
stm32h747-gameboy_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b34  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e24  08008dd4  08008dd4  00018dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abf8  0800abf8  000290d0  2**0
                  CONTENTS
  4 .ARM          00000000  0800abf8  0800abf8  000290d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800abf8  0800abf8  000290d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800abf8  0800abf8  0001abf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800abfc  0800abfc  0001abfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000090d0  24000000  0800ac00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010394  240090d0  08013cd0  000290d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24019464  08013cd0  00029464  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000290d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000440b6  00000000  00000000  000290fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006487  00000000  00000000  0006d1b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00015139  00000000  00000000  0007363b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002338  00000000  00000000  00088778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003530  00000000  00000000  0008aab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00044f67  00000000  00000000  0008dfe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000277ae  00000000  00000000  000d2f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001b869d  00000000  00000000  000fa6f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  002b2d92  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000068a0  00000000  00000000  002b2de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240090d0 	.word	0x240090d0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008dbc 	.word	0x08008dbc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240090d4 	.word	0x240090d4
 80002dc:	08008dbc 	.word	0x08008dbc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000380:	4b2d      	ldr	r3, [pc, #180]	; (8000438 <SystemInit+0xb8>)
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000382:	492e      	ldr	r1, [pc, #184]	; (800043c <SystemInit+0xbc>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000384:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000388:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 800038c:	b430      	push	{r4, r5}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800038e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000392:	691a      	ldr	r2, [r3, #16]
 8000394:	f042 0210 	orr.w	r2, r2, #16
 8000398:	611a      	str	r2, [r3, #16]
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800039a:	680b      	ldr	r3, [r1, #0]
 800039c:	f003 030f 	and.w	r3, r3, #15
 80003a0:	2b06      	cmp	r3, #6
 80003a2:	d805      	bhi.n	80003b0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003a4:	680b      	ldr	r3, [r1, #0]
 80003a6:	f023 030f 	bic.w	r3, r3, #15
 80003aa:	f043 0307 	orr.w	r3, r3, #7
 80003ae:	600b      	str	r3, [r1, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003b0:	4b23      	ldr	r3, [pc, #140]	; (8000440 <SystemInit+0xc0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003b2:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003b4:	4a23      	ldr	r2, [pc, #140]	; (8000444 <SystemInit+0xc4>)
  RCC->CR |= RCC_CR_HSION;
 80003b6:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003b8:	4820      	ldr	r0, [pc, #128]	; (800043c <SystemInit+0xbc>)
  RCC->CR |= RCC_CR_HSION;
 80003ba:	f041 0101 	orr.w	r1, r1, #1
 80003be:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 80003c0:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 80003c2:	6819      	ldr	r1, [r3, #0]
 80003c4:	400a      	ands	r2, r1
 80003c6:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003c8:	6803      	ldr	r3, [r0, #0]
 80003ca:	071b      	lsls	r3, r3, #28
 80003cc:	d505      	bpl.n	80003da <SystemInit+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003ce:	6803      	ldr	r3, [r0, #0]
 80003d0:	f023 030f 	bic.w	r3, r3, #15
 80003d4:	f043 0307 	orr.w	r3, r3, #7
 80003d8:	6003      	str	r3, [r0, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80003da:	4b19      	ldr	r3, [pc, #100]	; (8000440 <SystemInit+0xc0>)
 80003dc:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80003de:	491a      	ldr	r1, [pc, #104]	; (8000448 <SystemInit+0xc8>)
  RCC->PLLCKSELR = 0x02020200;
 80003e0:	4c1a      	ldr	r4, [pc, #104]	; (800044c <SystemInit+0xcc>)
  RCC->PLLCFGR = 0x01FF0000;
 80003e2:	481b      	ldr	r0, [pc, #108]	; (8000450 <SystemInit+0xd0>)
  RCC->D1CFGR = 0x00000000;
 80003e4:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80003e6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80003e8:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80003ea:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80003ec:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80003ee:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80003f2:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80003f4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80003f6:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80003f8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003fa:	6818      	ldr	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003fc:	4c15      	ldr	r4, [pc, #84]	; (8000454 <SystemInit+0xd4>)
  RCC->CR &= 0xFFFBFFFFU;
 80003fe:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000402:	4d15      	ldr	r5, [pc, #84]	; (8000458 <SystemInit+0xd8>)
 8000404:	4915      	ldr	r1, [pc, #84]	; (800045c <SystemInit+0xdc>)
  RCC->CR &= 0xFFFBFFFFU;
 8000406:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8000408:	661a      	str	r2, [r3, #96]	; 0x60
  EXTI_D2->EMR3 |= 0x4000UL;
 800040a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800040c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000410:	6263      	str	r3, [r4, #36]	; 0x24
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000412:	682b      	ldr	r3, [r5, #0]
 8000414:	4019      	ands	r1, r3
 8000416:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800041a:	d202      	bcs.n	8000422 <SystemInit+0xa2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800041c:	4b10      	ldr	r3, [pc, #64]	; (8000460 <SystemInit+0xe0>)
 800041e:	2201      	movs	r2, #1
 8000420:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000422:	4910      	ldr	r1, [pc, #64]	; (8000464 <SystemInit+0xe4>)
 8000424:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000428:	4b03      	ldr	r3, [pc, #12]	; (8000438 <SystemInit+0xb8>)
 800042a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800042e:	6008      	str	r0, [r1, #0]
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000430:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000432:	bc30      	pop	{r4, r5}
 8000434:	4770      	bx	lr
 8000436:	bf00      	nop
 8000438:	e000ed00 	.word	0xe000ed00
 800043c:	52002000 	.word	0x52002000
 8000440:	58024400 	.word	0x58024400
 8000444:	eaf6ed7f 	.word	0xeaf6ed7f
 8000448:	01010280 	.word	0x01010280
 800044c:	02020200 	.word	0x02020200
 8000450:	01ff0000 	.word	0x01ff0000
 8000454:	580000c0 	.word	0x580000c0
 8000458:	5c001000 	.word	0x5c001000
 800045c:	ffff0000 	.word	0xffff0000
 8000460:	51008108 	.word	0x51008108
 8000464:	52004000 	.word	0x52004000

08000468 <vNOP>:
};

/* Implementation*/

/*********************0x0X*/
void vNOP(){          }
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop

0800046c <vINCs_BC>:
void vLDs_BC_d16(){   reg.BC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_BC_A(){      vGBMemoryWrite(reg.BC, reg.A);}
void vINCs_BC(){      reg.BC++;}
 800046c:	4a02      	ldr	r2, [pc, #8]	; (8000478 <vINCs_BC+0xc>)
 800046e:	8853      	ldrh	r3, [r2, #2]
 8000470:	3301      	adds	r3, #1
 8000472:	8053      	strh	r3, [r2, #2]
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	240092b0 	.word	0x240092b0

0800047c <vDECs_BC>:
void vLD_B_d8(){      reg.B = ucGBMemoryRead(reg.PC - 1);}
void vRLCA(){         vGBFunctionRLCA(&reg.A, &reg.F);}
void vLDs_a16_SP(){   vGBMemoryWrite(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC -2), ucGBMemoryRead(reg.PC - 1)), reg.SP);}
void vADDs_HL_BC(){   vGBFunction16bitADD(&reg.HL, reg.BC, &reg.F);}
void vLD_A_BC(){      reg.A = ucGBMemoryRead(reg.BC);}
void vDECs_BC(){      reg.BC--;}
 800047c:	4a02      	ldr	r2, [pc, #8]	; (8000488 <vDECs_BC+0xc>)
 800047e:	8853      	ldrh	r3, [r2, #2]
 8000480:	3b01      	subs	r3, #1
 8000482:	8053      	strh	r3, [r2, #2]
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	240092b0 	.word	0x240092b0

0800048c <vSTOP>:
void vDEC_C(){        v8bitRegisterDEC(&reg.C, &reg.F);}
void vLD_C_d8(){      reg.C = ucGBMemoryRead(reg.PC - 1);}
void vRRCA(){         vGBFunctionRRCA(&reg.A, &reg.F);}

/*********************0x1X*/
void vSTOP(){         ucSTOPPED = 1;}                                    // MORE NEEDED TO IMPLEMENT LATER
 800048c:	4b01      	ldr	r3, [pc, #4]	; (8000494 <vSTOP+0x8>)
 800048e:	2201      	movs	r2, #1
 8000490:	701a      	strb	r2, [r3, #0]
 8000492:	4770      	bx	lr
 8000494:	240090f5 	.word	0x240090f5

08000498 <vINCs_DE>:
void vLDs_DE_d16(){   reg.DE = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_DE_A(){      vGBMemoryWrite(reg.DE, reg.A);}
void vINCs_DE(){      reg.DE++;}
 8000498:	4a02      	ldr	r2, [pc, #8]	; (80004a4 <vINCs_DE+0xc>)
 800049a:	8893      	ldrh	r3, [r2, #4]
 800049c:	3301      	adds	r3, #1
 800049e:	8093      	strh	r3, [r2, #4]
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	240092b0 	.word	0x240092b0

080004a8 <vDECs_DE>:
void vLD_D_d8(){      reg.D = ucGBMemoryRead(reg.PC - 1);}
void vRLA(){          vGBFunctionRLA(&reg.A, &reg.F);}
void vJR_r8(){        reg.PC += (int8_t) ucGBMemoryRead(reg.PC - 1);}
void vADDs_HL_DE(){   vGBFunction16bitADD(&reg.HL, reg.DE, &reg.F);}
void vLD_A_DE(){      reg.A = ucGBMemoryRead(reg.DE);}
void vDECs_DE(){      reg.DE--;}
 80004a8:	4a02      	ldr	r2, [pc, #8]	; (80004b4 <vDECs_DE+0xc>)
 80004aa:	8893      	ldrh	r3, [r2, #4]
 80004ac:	3b01      	subs	r3, #1
 80004ae:	8093      	strh	r3, [r2, #4]
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	240092b0 	.word	0x240092b0

080004b8 <vINCs_HL>:

/*********************0x2X*/
void vJR_NZ_r8(){     customDuration = vGBFunctionJR_NZ(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_HL_d16(){   reg.HL = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_HLI_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL++;}
void vINCs_HL(){      reg.HL++;}
 80004b8:	4a02      	ldr	r2, [pc, #8]	; (80004c4 <vINCs_HL+0xc>)
 80004ba:	88d3      	ldrh	r3, [r2, #6]
 80004bc:	3301      	adds	r3, #1
 80004be:	80d3      	strh	r3, [r2, #6]
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop
 80004c4:	240092b0 	.word	0x240092b0

080004c8 <vDECs_HL>:
void vLD_H_d8(){      reg.H = ucGBMemoryRead(reg.PC - 1);}
void vDAA(){          vGBFunctionDAA(&reg.A, &reg.F);}
void vJR_Z_r8(){      customDuration = vGBFunctionJR_Z(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vADDs_HL_HL(){   vGBFunction16bitADD(&reg.HL, reg.HL, &reg.F);}
void vLD_A_HLI(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL++;}
void vDECs_HL(){      reg.HL--;}
 80004c8:	4a02      	ldr	r2, [pc, #8]	; (80004d4 <vDECs_HL+0xc>)
 80004ca:	88d3      	ldrh	r3, [r2, #6]
 80004cc:	3b01      	subs	r3, #1
 80004ce:	80d3      	strh	r3, [r2, #6]
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	240092b0 	.word	0x240092b0

080004d8 <vINCs_SP>:

/*********************0x3X*/
void vJR_NC_r8(){     customDuration = vGBFunctionJR_NC(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_SP_d16(){   reg.SP = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
void vLD_HLD_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL--;}
void vINCs_SP(){      reg.SP++;}
 80004d8:	4a02      	ldr	r2, [pc, #8]	; (80004e4 <vINCs_SP+0xc>)
 80004da:	8913      	ldrh	r3, [r2, #8]
 80004dc:	3301      	adds	r3, #1
 80004de:	8113      	strh	r3, [r2, #8]
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	240092b0 	.word	0x240092b0

080004e8 <vDECs_SP>:
void vLD_HL_d8(){     vGBMemoryWrite(reg.HL, ucGBMemoryRead(reg.PC - 1));}
void vSCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); setbit(&reg.F, C_FLAG);}
void vJR_C_r8(){      customDuration = vGBFunctionJR_C(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vADDs_HL_SP(){   vGBFunction16bitADD(&reg.HL, reg.SP, &reg.F);}
void vLD_A_HLD(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL--;}
void vDECs_SP(){      reg.SP--;}
 80004e8:	4a02      	ldr	r2, [pc, #8]	; (80004f4 <vDECs_SP+0xc>)
 80004ea:	8913      	ldrh	r3, [r2, #8]
 80004ec:	3b01      	subs	r3, #1
 80004ee:	8113      	strh	r3, [r2, #8]
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	240092b0 	.word	0x240092b0

080004f8 <vLD_B_C>:
void vLD_A_d8(){      reg.A = ucGBMemoryRead(reg.PC - 1);}
void vCCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); (checkbit(reg.F, C_FLAG)) ? resetbit(&reg.F, C_FLAG) : setbit(&reg.F, C_FLAG);}

/*********************0x4X*/
void vLD_B_B(){       reg.B = reg.B;}
void vLD_B_C(){       reg.B = reg.C;}
 80004f8:	4b01      	ldr	r3, [pc, #4]	; (8000500 <vLD_B_C+0x8>)
 80004fa:	789a      	ldrb	r2, [r3, #2]
 80004fc:	70da      	strb	r2, [r3, #3]
 80004fe:	4770      	bx	lr
 8000500:	240092b0 	.word	0x240092b0

08000504 <vLD_B_D>:
void vLD_B_D(){       reg.B = reg.D;}
 8000504:	4b01      	ldr	r3, [pc, #4]	; (800050c <vLD_B_D+0x8>)
 8000506:	795a      	ldrb	r2, [r3, #5]
 8000508:	70da      	strb	r2, [r3, #3]
 800050a:	4770      	bx	lr
 800050c:	240092b0 	.word	0x240092b0

08000510 <vLD_B_E>:
void vLD_B_E(){       reg.B = reg.E;}
 8000510:	4b01      	ldr	r3, [pc, #4]	; (8000518 <vLD_B_E+0x8>)
 8000512:	791a      	ldrb	r2, [r3, #4]
 8000514:	70da      	strb	r2, [r3, #3]
 8000516:	4770      	bx	lr
 8000518:	240092b0 	.word	0x240092b0

0800051c <vLD_B_H>:
void vLD_B_H(){       reg.B = reg.H;}
 800051c:	4b01      	ldr	r3, [pc, #4]	; (8000524 <vLD_B_H+0x8>)
 800051e:	79da      	ldrb	r2, [r3, #7]
 8000520:	70da      	strb	r2, [r3, #3]
 8000522:	4770      	bx	lr
 8000524:	240092b0 	.word	0x240092b0

08000528 <vLD_B_L>:
void vLD_B_L(){       reg.B = reg.L;}
 8000528:	4b01      	ldr	r3, [pc, #4]	; (8000530 <vLD_B_L+0x8>)
 800052a:	799a      	ldrb	r2, [r3, #6]
 800052c:	70da      	strb	r2, [r3, #3]
 800052e:	4770      	bx	lr
 8000530:	240092b0 	.word	0x240092b0

08000534 <vLD_B_A>:
void vLD_B_HL(){      reg.B = ucGBMemoryRead(reg.HL);}
void vLD_B_A(){       reg.B = reg.A;}
 8000534:	4b01      	ldr	r3, [pc, #4]	; (800053c <vLD_B_A+0x8>)
 8000536:	785a      	ldrb	r2, [r3, #1]
 8000538:	70da      	strb	r2, [r3, #3]
 800053a:	4770      	bx	lr
 800053c:	240092b0 	.word	0x240092b0

08000540 <vLD_C_B>:
void vLD_C_B(){       reg.C = reg.B;}
 8000540:	4b01      	ldr	r3, [pc, #4]	; (8000548 <vLD_C_B+0x8>)
 8000542:	78da      	ldrb	r2, [r3, #3]
 8000544:	709a      	strb	r2, [r3, #2]
 8000546:	4770      	bx	lr
 8000548:	240092b0 	.word	0x240092b0

0800054c <vLD_C_D>:
void vLD_C_C(){       reg.C = reg.C;}
void vLD_C_D(){       reg.C = reg.D;}
 800054c:	4b01      	ldr	r3, [pc, #4]	; (8000554 <vLD_C_D+0x8>)
 800054e:	795a      	ldrb	r2, [r3, #5]
 8000550:	709a      	strb	r2, [r3, #2]
 8000552:	4770      	bx	lr
 8000554:	240092b0 	.word	0x240092b0

08000558 <vLD_C_E>:
void vLD_C_E(){       reg.C = reg.E;}
 8000558:	4b01      	ldr	r3, [pc, #4]	; (8000560 <vLD_C_E+0x8>)
 800055a:	791a      	ldrb	r2, [r3, #4]
 800055c:	709a      	strb	r2, [r3, #2]
 800055e:	4770      	bx	lr
 8000560:	240092b0 	.word	0x240092b0

08000564 <vLD_C_H>:
void vLD_C_H(){       reg.C = reg.H;}
 8000564:	4b01      	ldr	r3, [pc, #4]	; (800056c <vLD_C_H+0x8>)
 8000566:	79da      	ldrb	r2, [r3, #7]
 8000568:	709a      	strb	r2, [r3, #2]
 800056a:	4770      	bx	lr
 800056c:	240092b0 	.word	0x240092b0

08000570 <vLD_C_L>:
void vLD_C_L(){       reg.C = reg.L;}
 8000570:	4b01      	ldr	r3, [pc, #4]	; (8000578 <vLD_C_L+0x8>)
 8000572:	799a      	ldrb	r2, [r3, #6]
 8000574:	709a      	strb	r2, [r3, #2]
 8000576:	4770      	bx	lr
 8000578:	240092b0 	.word	0x240092b0

0800057c <vLD_C_A>:
void vLD_C_HL(){      reg.C = ucGBMemoryRead(reg.HL);}
void vLD_C_A(){       reg.C = reg.A;}
 800057c:	4b01      	ldr	r3, [pc, #4]	; (8000584 <vLD_C_A+0x8>)
 800057e:	785a      	ldrb	r2, [r3, #1]
 8000580:	709a      	strb	r2, [r3, #2]
 8000582:	4770      	bx	lr
 8000584:	240092b0 	.word	0x240092b0

08000588 <vLD_D_B>:

/*********************0x5X*/
void vLD_D_B(){       reg.D = reg.B;}
 8000588:	4b01      	ldr	r3, [pc, #4]	; (8000590 <vLD_D_B+0x8>)
 800058a:	78da      	ldrb	r2, [r3, #3]
 800058c:	715a      	strb	r2, [r3, #5]
 800058e:	4770      	bx	lr
 8000590:	240092b0 	.word	0x240092b0

08000594 <vLD_D_C>:
void vLD_D_C(){       reg.D = reg.C;}
 8000594:	4b01      	ldr	r3, [pc, #4]	; (800059c <vLD_D_C+0x8>)
 8000596:	789a      	ldrb	r2, [r3, #2]
 8000598:	715a      	strb	r2, [r3, #5]
 800059a:	4770      	bx	lr
 800059c:	240092b0 	.word	0x240092b0

080005a0 <vLD_D_E>:
void vLD_D_D(){       reg.D = reg.D;}
void vLD_D_E(){       reg.D = reg.E;}
 80005a0:	4b01      	ldr	r3, [pc, #4]	; (80005a8 <vLD_D_E+0x8>)
 80005a2:	791a      	ldrb	r2, [r3, #4]
 80005a4:	715a      	strb	r2, [r3, #5]
 80005a6:	4770      	bx	lr
 80005a8:	240092b0 	.word	0x240092b0

080005ac <vLD_D_H>:
void vLD_D_H(){       reg.D = reg.H;}
 80005ac:	4b01      	ldr	r3, [pc, #4]	; (80005b4 <vLD_D_H+0x8>)
 80005ae:	79da      	ldrb	r2, [r3, #7]
 80005b0:	715a      	strb	r2, [r3, #5]
 80005b2:	4770      	bx	lr
 80005b4:	240092b0 	.word	0x240092b0

080005b8 <vLD_D_L>:
void vLD_D_L(){       reg.D = reg.L;}
 80005b8:	4b01      	ldr	r3, [pc, #4]	; (80005c0 <vLD_D_L+0x8>)
 80005ba:	799a      	ldrb	r2, [r3, #6]
 80005bc:	715a      	strb	r2, [r3, #5]
 80005be:	4770      	bx	lr
 80005c0:	240092b0 	.word	0x240092b0

080005c4 <vLD_D_A>:
void vLD_D_HL(){      reg.D = ucGBMemoryRead(reg.HL);}
void vLD_D_A(){       reg.D = reg.A;}
 80005c4:	4b01      	ldr	r3, [pc, #4]	; (80005cc <vLD_D_A+0x8>)
 80005c6:	785a      	ldrb	r2, [r3, #1]
 80005c8:	715a      	strb	r2, [r3, #5]
 80005ca:	4770      	bx	lr
 80005cc:	240092b0 	.word	0x240092b0

080005d0 <vLD_E_B>:
void vLD_E_B(){       reg.E = reg.B;}
 80005d0:	4b01      	ldr	r3, [pc, #4]	; (80005d8 <vLD_E_B+0x8>)
 80005d2:	78da      	ldrb	r2, [r3, #3]
 80005d4:	711a      	strb	r2, [r3, #4]
 80005d6:	4770      	bx	lr
 80005d8:	240092b0 	.word	0x240092b0

080005dc <vLD_E_C>:
void vLD_E_C(){       reg.E = reg.C;}
 80005dc:	4b01      	ldr	r3, [pc, #4]	; (80005e4 <vLD_E_C+0x8>)
 80005de:	789a      	ldrb	r2, [r3, #2]
 80005e0:	711a      	strb	r2, [r3, #4]
 80005e2:	4770      	bx	lr
 80005e4:	240092b0 	.word	0x240092b0

080005e8 <vLD_E_D>:
void vLD_E_D(){       reg.E = reg.D;}
 80005e8:	4b01      	ldr	r3, [pc, #4]	; (80005f0 <vLD_E_D+0x8>)
 80005ea:	795a      	ldrb	r2, [r3, #5]
 80005ec:	711a      	strb	r2, [r3, #4]
 80005ee:	4770      	bx	lr
 80005f0:	240092b0 	.word	0x240092b0

080005f4 <vLD_E_H>:
void vLD_E_E(){       reg.E = reg.E;}
void vLD_E_H(){       reg.E = reg.H;}
 80005f4:	4b01      	ldr	r3, [pc, #4]	; (80005fc <vLD_E_H+0x8>)
 80005f6:	79da      	ldrb	r2, [r3, #7]
 80005f8:	711a      	strb	r2, [r3, #4]
 80005fa:	4770      	bx	lr
 80005fc:	240092b0 	.word	0x240092b0

08000600 <vLD_E_L>:
void vLD_E_L(){       reg.E = reg.L;}
 8000600:	4b01      	ldr	r3, [pc, #4]	; (8000608 <vLD_E_L+0x8>)
 8000602:	799a      	ldrb	r2, [r3, #6]
 8000604:	711a      	strb	r2, [r3, #4]
 8000606:	4770      	bx	lr
 8000608:	240092b0 	.word	0x240092b0

0800060c <vLD_E_A>:
void vLD_E_HL(){      reg.E = ucGBMemoryRead(reg.HL);}
void vLD_E_A(){       reg.E = reg.A;}
 800060c:	4b01      	ldr	r3, [pc, #4]	; (8000614 <vLD_E_A+0x8>)
 800060e:	785a      	ldrb	r2, [r3, #1]
 8000610:	711a      	strb	r2, [r3, #4]
 8000612:	4770      	bx	lr
 8000614:	240092b0 	.word	0x240092b0

08000618 <vLD_H_B>:

/*********************0x6X*/
void vLD_H_B(){       reg.H = reg.B;}
 8000618:	4b01      	ldr	r3, [pc, #4]	; (8000620 <vLD_H_B+0x8>)
 800061a:	78da      	ldrb	r2, [r3, #3]
 800061c:	71da      	strb	r2, [r3, #7]
 800061e:	4770      	bx	lr
 8000620:	240092b0 	.word	0x240092b0

08000624 <vLD_H_C>:
void vLD_H_C(){       reg.H = reg.C;}
 8000624:	4b01      	ldr	r3, [pc, #4]	; (800062c <vLD_H_C+0x8>)
 8000626:	789a      	ldrb	r2, [r3, #2]
 8000628:	71da      	strb	r2, [r3, #7]
 800062a:	4770      	bx	lr
 800062c:	240092b0 	.word	0x240092b0

08000630 <vLD_H_D>:
void vLD_H_D(){       reg.H = reg.D;}
 8000630:	4b01      	ldr	r3, [pc, #4]	; (8000638 <vLD_H_D+0x8>)
 8000632:	795a      	ldrb	r2, [r3, #5]
 8000634:	71da      	strb	r2, [r3, #7]
 8000636:	4770      	bx	lr
 8000638:	240092b0 	.word	0x240092b0

0800063c <vLD_H_E>:
void vLD_H_E(){       reg.H = reg.E;}
 800063c:	4b01      	ldr	r3, [pc, #4]	; (8000644 <vLD_H_E+0x8>)
 800063e:	791a      	ldrb	r2, [r3, #4]
 8000640:	71da      	strb	r2, [r3, #7]
 8000642:	4770      	bx	lr
 8000644:	240092b0 	.word	0x240092b0

08000648 <vLD_H_L>:
void vLD_H_H(){       reg.H = reg.H;}
void vLD_H_L(){       reg.H = reg.L;}
 8000648:	4b01      	ldr	r3, [pc, #4]	; (8000650 <vLD_H_L+0x8>)
 800064a:	799a      	ldrb	r2, [r3, #6]
 800064c:	71da      	strb	r2, [r3, #7]
 800064e:	4770      	bx	lr
 8000650:	240092b0 	.word	0x240092b0

08000654 <vLD_H_A>:
void vLD_H_HL(){      reg.H = ucGBMemoryRead(reg.HL);}
void vLD_H_A(){       reg.H = reg.A;}
 8000654:	4b01      	ldr	r3, [pc, #4]	; (800065c <vLD_H_A+0x8>)
 8000656:	785a      	ldrb	r2, [r3, #1]
 8000658:	71da      	strb	r2, [r3, #7]
 800065a:	4770      	bx	lr
 800065c:	240092b0 	.word	0x240092b0

08000660 <vLD_L_B>:
void vLD_L_B(){       reg.L = reg.B;}
 8000660:	4b01      	ldr	r3, [pc, #4]	; (8000668 <vLD_L_B+0x8>)
 8000662:	78da      	ldrb	r2, [r3, #3]
 8000664:	719a      	strb	r2, [r3, #6]
 8000666:	4770      	bx	lr
 8000668:	240092b0 	.word	0x240092b0

0800066c <vLD_L_C>:
void vLD_L_C(){       reg.L = reg.C;}
 800066c:	4b01      	ldr	r3, [pc, #4]	; (8000674 <vLD_L_C+0x8>)
 800066e:	789a      	ldrb	r2, [r3, #2]
 8000670:	719a      	strb	r2, [r3, #6]
 8000672:	4770      	bx	lr
 8000674:	240092b0 	.word	0x240092b0

08000678 <vLD_L_D>:
void vLD_L_D(){       reg.L = reg.D;}
 8000678:	4b01      	ldr	r3, [pc, #4]	; (8000680 <vLD_L_D+0x8>)
 800067a:	795a      	ldrb	r2, [r3, #5]
 800067c:	719a      	strb	r2, [r3, #6]
 800067e:	4770      	bx	lr
 8000680:	240092b0 	.word	0x240092b0

08000684 <vLD_L_E>:
void vLD_L_E(){       reg.L = reg.E;}
 8000684:	4b01      	ldr	r3, [pc, #4]	; (800068c <vLD_L_E+0x8>)
 8000686:	791a      	ldrb	r2, [r3, #4]
 8000688:	719a      	strb	r2, [r3, #6]
 800068a:	4770      	bx	lr
 800068c:	240092b0 	.word	0x240092b0

08000690 <vLD_L_H>:
void vLD_L_H(){       reg.L = reg.H;}
 8000690:	4b01      	ldr	r3, [pc, #4]	; (8000698 <vLD_L_H+0x8>)
 8000692:	79da      	ldrb	r2, [r3, #7]
 8000694:	719a      	strb	r2, [r3, #6]
 8000696:	4770      	bx	lr
 8000698:	240092b0 	.word	0x240092b0

0800069c <vLD_L_A>:
void vLD_L_L(){       reg.L = reg.L;}
void vLD_L_HL(){      reg.L = ucGBMemoryRead(reg.HL);}
void vLD_L_A(){       reg.L = reg.A;}
 800069c:	4b01      	ldr	r3, [pc, #4]	; (80006a4 <vLD_L_A+0x8>)
 800069e:	785a      	ldrb	r2, [r3, #1]
 80006a0:	719a      	strb	r2, [r3, #6]
 80006a2:	4770      	bx	lr
 80006a4:	240092b0 	.word	0x240092b0

080006a8 <vHALT>:
void vLD_HL_C(){      vGBMemoryWrite(reg.HL, reg.C);}
void vLD_HL_D(){      vGBMemoryWrite(reg.HL, reg.D);}
void vLD_HL_E(){      vGBMemoryWrite(reg.HL, reg.E);}
void vLD_HL_H(){      vGBMemoryWrite(reg.HL, reg.H);}
void vLD_HL_L(){      vGBMemoryWrite(reg.HL, reg.L);}
void vHALT(){         ucHALTED = 1;}
 80006a8:	4b01      	ldr	r3, [pc, #4]	; (80006b0 <vHALT+0x8>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
 80006ae:	4770      	bx	lr
 80006b0:	240090f4 	.word	0x240090f4

080006b4 <vLD_A_B>:
void vLD_HL_A(){      vGBMemoryWrite(reg.HL, reg.A);}
void vLD_A_B(){       reg.A = reg.B;}
 80006b4:	4b01      	ldr	r3, [pc, #4]	; (80006bc <vLD_A_B+0x8>)
 80006b6:	78da      	ldrb	r2, [r3, #3]
 80006b8:	705a      	strb	r2, [r3, #1]
 80006ba:	4770      	bx	lr
 80006bc:	240092b0 	.word	0x240092b0

080006c0 <vLD_A_C>:
void vLD_A_C(){       reg.A = reg.C;}
 80006c0:	4b01      	ldr	r3, [pc, #4]	; (80006c8 <vLD_A_C+0x8>)
 80006c2:	789a      	ldrb	r2, [r3, #2]
 80006c4:	705a      	strb	r2, [r3, #1]
 80006c6:	4770      	bx	lr
 80006c8:	240092b0 	.word	0x240092b0

080006cc <vLD_A_D>:
void vLD_A_D(){       reg.A = reg.D;}
 80006cc:	4b01      	ldr	r3, [pc, #4]	; (80006d4 <vLD_A_D+0x8>)
 80006ce:	795a      	ldrb	r2, [r3, #5]
 80006d0:	705a      	strb	r2, [r3, #1]
 80006d2:	4770      	bx	lr
 80006d4:	240092b0 	.word	0x240092b0

080006d8 <vLD_A_E>:
void vLD_A_E(){       reg.A = reg.E;}
 80006d8:	4b01      	ldr	r3, [pc, #4]	; (80006e0 <vLD_A_E+0x8>)
 80006da:	791a      	ldrb	r2, [r3, #4]
 80006dc:	705a      	strb	r2, [r3, #1]
 80006de:	4770      	bx	lr
 80006e0:	240092b0 	.word	0x240092b0

080006e4 <vLD_A_H>:
void vLD_A_H(){       reg.A = reg.H;}
 80006e4:	4b01      	ldr	r3, [pc, #4]	; (80006ec <vLD_A_H+0x8>)
 80006e6:	79da      	ldrb	r2, [r3, #7]
 80006e8:	705a      	strb	r2, [r3, #1]
 80006ea:	4770      	bx	lr
 80006ec:	240092b0 	.word	0x240092b0

080006f0 <vLD_A_L>:
void vLD_A_L(){       reg.A = reg.L;}
 80006f0:	4b01      	ldr	r3, [pc, #4]	; (80006f8 <vLD_A_L+0x8>)
 80006f2:	799a      	ldrb	r2, [r3, #6]
 80006f4:	705a      	strb	r2, [r3, #1]
 80006f6:	4770      	bx	lr
 80006f8:	240092b0 	.word	0x240092b0

080006fc <vAND_B>:
void vSBC_A_L(){      vGBFunctionSBC(&reg.A, &reg.F, reg.L);}
void vSBC_A_HL(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
void vSBC_A_A(){      vGBFunctionSBC(&reg.A, &reg.F, reg.A);}

/*********************0xAX*/
void vAND_B(){        reg.A &= reg.B; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 80006fc:	4b05      	ldr	r3, [pc, #20]	; (8000714 <vAND_B+0x18>)
 80006fe:	785a      	ldrb	r2, [r3, #1]
 8000700:	78d9      	ldrb	r1, [r3, #3]
 8000702:	400a      	ands	r2, r1
 8000704:	2a00      	cmp	r2, #0
 8000706:	705a      	strb	r2, [r3, #1]
 8000708:	bf0c      	ite	eq
 800070a:	22a0      	moveq	r2, #160	; 0xa0
 800070c:	2220      	movne	r2, #32
 800070e:	701a      	strb	r2, [r3, #0]
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	240092b0 	.word	0x240092b0

08000718 <vAND_C>:
void vAND_C(){        reg.A &= reg.C; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000718:	4b05      	ldr	r3, [pc, #20]	; (8000730 <vAND_C+0x18>)
 800071a:	785a      	ldrb	r2, [r3, #1]
 800071c:	7899      	ldrb	r1, [r3, #2]
 800071e:	400a      	ands	r2, r1
 8000720:	2a00      	cmp	r2, #0
 8000722:	705a      	strb	r2, [r3, #1]
 8000724:	bf0c      	ite	eq
 8000726:	22a0      	moveq	r2, #160	; 0xa0
 8000728:	2220      	movne	r2, #32
 800072a:	701a      	strb	r2, [r3, #0]
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	240092b0 	.word	0x240092b0

08000734 <vAND_D>:
void vAND_D(){        reg.A &= reg.D; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000734:	4b05      	ldr	r3, [pc, #20]	; (800074c <vAND_D+0x18>)
 8000736:	785a      	ldrb	r2, [r3, #1]
 8000738:	7959      	ldrb	r1, [r3, #5]
 800073a:	400a      	ands	r2, r1
 800073c:	2a00      	cmp	r2, #0
 800073e:	705a      	strb	r2, [r3, #1]
 8000740:	bf0c      	ite	eq
 8000742:	22a0      	moveq	r2, #160	; 0xa0
 8000744:	2220      	movne	r2, #32
 8000746:	701a      	strb	r2, [r3, #0]
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	240092b0 	.word	0x240092b0

08000750 <vAND_E>:
void vAND_E(){        reg.A &= reg.E; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <vAND_E+0x18>)
 8000752:	785a      	ldrb	r2, [r3, #1]
 8000754:	7919      	ldrb	r1, [r3, #4]
 8000756:	400a      	ands	r2, r1
 8000758:	2a00      	cmp	r2, #0
 800075a:	705a      	strb	r2, [r3, #1]
 800075c:	bf0c      	ite	eq
 800075e:	22a0      	moveq	r2, #160	; 0xa0
 8000760:	2220      	movne	r2, #32
 8000762:	701a      	strb	r2, [r3, #0]
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	240092b0 	.word	0x240092b0

0800076c <vAND_H>:
void vAND_H(){        reg.A &= reg.H; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <vAND_H+0x18>)
 800076e:	785a      	ldrb	r2, [r3, #1]
 8000770:	79d9      	ldrb	r1, [r3, #7]
 8000772:	400a      	ands	r2, r1
 8000774:	2a00      	cmp	r2, #0
 8000776:	705a      	strb	r2, [r3, #1]
 8000778:	bf0c      	ite	eq
 800077a:	22a0      	moveq	r2, #160	; 0xa0
 800077c:	2220      	movne	r2, #32
 800077e:	701a      	strb	r2, [r3, #0]
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	240092b0 	.word	0x240092b0

08000788 <vAND_L>:
void vAND_L(){        reg.A &= reg.L; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000788:	4b05      	ldr	r3, [pc, #20]	; (80007a0 <vAND_L+0x18>)
 800078a:	785a      	ldrb	r2, [r3, #1]
 800078c:	7999      	ldrb	r1, [r3, #6]
 800078e:	400a      	ands	r2, r1
 8000790:	2a00      	cmp	r2, #0
 8000792:	705a      	strb	r2, [r3, #1]
 8000794:	bf0c      	ite	eq
 8000796:	22a0      	moveq	r2, #160	; 0xa0
 8000798:	2220      	movne	r2, #32
 800079a:	701a      	strb	r2, [r3, #0]
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	240092b0 	.word	0x240092b0

080007a4 <vAND_A>:
void vAND_HL(){       reg.A &= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
void vAND_A(){        reg.A &= reg.A; reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 80007a4:	4b03      	ldr	r3, [pc, #12]	; (80007b4 <vAND_A+0x10>)
 80007a6:	785a      	ldrb	r2, [r3, #1]
 80007a8:	2a00      	cmp	r2, #0
 80007aa:	bf0c      	ite	eq
 80007ac:	22a0      	moveq	r2, #160	; 0xa0
 80007ae:	2220      	movne	r2, #32
 80007b0:	701a      	strb	r2, [r3, #0]
 80007b2:	4770      	bx	lr
 80007b4:	240092b0 	.word	0x240092b0

080007b8 <vXOR_B>:
void vXOR_B(){        reg.A ^= reg.B; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007b8:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <vXOR_B+0x18>)
 80007ba:	785a      	ldrb	r2, [r3, #1]
 80007bc:	78d9      	ldrb	r1, [r3, #3]
 80007be:	ea82 0001 	eor.w	r0, r2, r1
 80007c2:	428a      	cmp	r2, r1
 80007c4:	bf0c      	ite	eq
 80007c6:	2280      	moveq	r2, #128	; 0x80
 80007c8:	2200      	movne	r2, #0
 80007ca:	7058      	strb	r0, [r3, #1]
 80007cc:	701a      	strb	r2, [r3, #0]
 80007ce:	4770      	bx	lr
 80007d0:	240092b0 	.word	0x240092b0

080007d4 <vXOR_C>:
void vXOR_C(){        reg.A ^= reg.C; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007d4:	4b05      	ldr	r3, [pc, #20]	; (80007ec <vXOR_C+0x18>)
 80007d6:	785a      	ldrb	r2, [r3, #1]
 80007d8:	7899      	ldrb	r1, [r3, #2]
 80007da:	ea82 0001 	eor.w	r0, r2, r1
 80007de:	428a      	cmp	r2, r1
 80007e0:	bf0c      	ite	eq
 80007e2:	2280      	moveq	r2, #128	; 0x80
 80007e4:	2200      	movne	r2, #0
 80007e6:	7058      	strb	r0, [r3, #1]
 80007e8:	701a      	strb	r2, [r3, #0]
 80007ea:	4770      	bx	lr
 80007ec:	240092b0 	.word	0x240092b0

080007f0 <vXOR_D>:
void vXOR_D(){        reg.A ^= reg.D; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80007f0:	4b05      	ldr	r3, [pc, #20]	; (8000808 <vXOR_D+0x18>)
 80007f2:	785a      	ldrb	r2, [r3, #1]
 80007f4:	7959      	ldrb	r1, [r3, #5]
 80007f6:	ea82 0001 	eor.w	r0, r2, r1
 80007fa:	428a      	cmp	r2, r1
 80007fc:	bf0c      	ite	eq
 80007fe:	2280      	moveq	r2, #128	; 0x80
 8000800:	2200      	movne	r2, #0
 8000802:	7058      	strb	r0, [r3, #1]
 8000804:	701a      	strb	r2, [r3, #0]
 8000806:	4770      	bx	lr
 8000808:	240092b0 	.word	0x240092b0

0800080c <vXOR_E>:
void vXOR_E(){        reg.A ^= reg.E; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 800080c:	4b05      	ldr	r3, [pc, #20]	; (8000824 <vXOR_E+0x18>)
 800080e:	785a      	ldrb	r2, [r3, #1]
 8000810:	7919      	ldrb	r1, [r3, #4]
 8000812:	ea82 0001 	eor.w	r0, r2, r1
 8000816:	428a      	cmp	r2, r1
 8000818:	bf0c      	ite	eq
 800081a:	2280      	moveq	r2, #128	; 0x80
 800081c:	2200      	movne	r2, #0
 800081e:	7058      	strb	r0, [r3, #1]
 8000820:	701a      	strb	r2, [r3, #0]
 8000822:	4770      	bx	lr
 8000824:	240092b0 	.word	0x240092b0

08000828 <vXOR_H>:
void vXOR_H(){        reg.A ^= reg.H; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000828:	4b05      	ldr	r3, [pc, #20]	; (8000840 <vXOR_H+0x18>)
 800082a:	785a      	ldrb	r2, [r3, #1]
 800082c:	79d9      	ldrb	r1, [r3, #7]
 800082e:	ea82 0001 	eor.w	r0, r2, r1
 8000832:	428a      	cmp	r2, r1
 8000834:	bf0c      	ite	eq
 8000836:	2280      	moveq	r2, #128	; 0x80
 8000838:	2200      	movne	r2, #0
 800083a:	7058      	strb	r0, [r3, #1]
 800083c:	701a      	strb	r2, [r3, #0]
 800083e:	4770      	bx	lr
 8000840:	240092b0 	.word	0x240092b0

08000844 <vXOR_L>:
void vXOR_L(){        reg.A ^= reg.L; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <vXOR_L+0x18>)
 8000846:	785a      	ldrb	r2, [r3, #1]
 8000848:	7999      	ldrb	r1, [r3, #6]
 800084a:	ea82 0001 	eor.w	r0, r2, r1
 800084e:	428a      	cmp	r2, r1
 8000850:	bf0c      	ite	eq
 8000852:	2280      	moveq	r2, #128	; 0x80
 8000854:	2200      	movne	r2, #0
 8000856:	7058      	strb	r0, [r3, #1]
 8000858:	701a      	strb	r2, [r3, #0]
 800085a:	4770      	bx	lr
 800085c:	240092b0 	.word	0x240092b0

08000860 <vXOR_A>:
void vXOR_HL(){       reg.A ^= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vXOR_A(){        reg.A ^= reg.A; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000860:	4b01      	ldr	r3, [pc, #4]	; (8000868 <vXOR_A+0x8>)
 8000862:	2280      	movs	r2, #128	; 0x80
 8000864:	801a      	strh	r2, [r3, #0]
 8000866:	4770      	bx	lr
 8000868:	240092b0 	.word	0x240092b0

0800086c <vOR_B>:

/*********************0xBX*/
void vOR_B(){         reg.A |= reg.B; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <vOR_B+0x18>)
 800086e:	785a      	ldrb	r2, [r3, #1]
 8000870:	78d9      	ldrb	r1, [r3, #3]
 8000872:	430a      	orrs	r2, r1
 8000874:	2a00      	cmp	r2, #0
 8000876:	705a      	strb	r2, [r3, #1]
 8000878:	bf0c      	ite	eq
 800087a:	2280      	moveq	r2, #128	; 0x80
 800087c:	2200      	movne	r2, #0
 800087e:	701a      	strb	r2, [r3, #0]
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	240092b0 	.word	0x240092b0

08000888 <vOR_C>:
void vOR_C(){         reg.A |= reg.C; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000888:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <vOR_C+0x18>)
 800088a:	785a      	ldrb	r2, [r3, #1]
 800088c:	7899      	ldrb	r1, [r3, #2]
 800088e:	430a      	orrs	r2, r1
 8000890:	2a00      	cmp	r2, #0
 8000892:	705a      	strb	r2, [r3, #1]
 8000894:	bf0c      	ite	eq
 8000896:	2280      	moveq	r2, #128	; 0x80
 8000898:	2200      	movne	r2, #0
 800089a:	701a      	strb	r2, [r3, #0]
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	240092b0 	.word	0x240092b0

080008a4 <vOR_D>:
void vOR_D(){         reg.A |= reg.D; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <vOR_D+0x18>)
 80008a6:	785a      	ldrb	r2, [r3, #1]
 80008a8:	7959      	ldrb	r1, [r3, #5]
 80008aa:	430a      	orrs	r2, r1
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	705a      	strb	r2, [r3, #1]
 80008b0:	bf0c      	ite	eq
 80008b2:	2280      	moveq	r2, #128	; 0x80
 80008b4:	2200      	movne	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	240092b0 	.word	0x240092b0

080008c0 <vOR_E>:
void vOR_E(){         reg.A |= reg.E; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <vOR_E+0x18>)
 80008c2:	785a      	ldrb	r2, [r3, #1]
 80008c4:	7919      	ldrb	r1, [r3, #4]
 80008c6:	430a      	orrs	r2, r1
 80008c8:	2a00      	cmp	r2, #0
 80008ca:	705a      	strb	r2, [r3, #1]
 80008cc:	bf0c      	ite	eq
 80008ce:	2280      	moveq	r2, #128	; 0x80
 80008d0:	2200      	movne	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	240092b0 	.word	0x240092b0

080008dc <vOR_H>:
void vOR_H(){         reg.A |= reg.H; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80008dc:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <vOR_H+0x18>)
 80008de:	785a      	ldrb	r2, [r3, #1]
 80008e0:	79d9      	ldrb	r1, [r3, #7]
 80008e2:	430a      	orrs	r2, r1
 80008e4:	2a00      	cmp	r2, #0
 80008e6:	705a      	strb	r2, [r3, #1]
 80008e8:	bf0c      	ite	eq
 80008ea:	2280      	moveq	r2, #128	; 0x80
 80008ec:	2200      	movne	r2, #0
 80008ee:	701a      	strb	r2, [r3, #0]
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	240092b0 	.word	0x240092b0

080008f8 <vOR_L>:
void vOR_L(){         reg.A |= reg.L; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 80008f8:	4b05      	ldr	r3, [pc, #20]	; (8000910 <vOR_L+0x18>)
 80008fa:	785a      	ldrb	r2, [r3, #1]
 80008fc:	7999      	ldrb	r1, [r3, #6]
 80008fe:	430a      	orrs	r2, r1
 8000900:	2a00      	cmp	r2, #0
 8000902:	705a      	strb	r2, [r3, #1]
 8000904:	bf0c      	ite	eq
 8000906:	2280      	moveq	r2, #128	; 0x80
 8000908:	2200      	movne	r2, #0
 800090a:	701a      	strb	r2, [r3, #0]
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	240092b0 	.word	0x240092b0

08000914 <vOR_A>:
void vOR_HL(){        reg.A |= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vOR_A(){         reg.A |= reg.A; reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000914:	4b03      	ldr	r3, [pc, #12]	; (8000924 <vOR_A+0x10>)
 8000916:	785a      	ldrb	r2, [r3, #1]
 8000918:	2a00      	cmp	r2, #0
 800091a:	bf0c      	ite	eq
 800091c:	2280      	moveq	r2, #128	; 0x80
 800091e:	2200      	movne	r2, #0
 8000920:	701a      	strb	r2, [r3, #0]
 8000922:	4770      	bx	lr
 8000924:	240092b0 	.word	0x240092b0

08000928 <vJP_HL>:
// -----------
void vPUSH_HL(){      vGBFunctionPUSH(&reg.SP, &reg.HL);}
void vAND_d8(){       reg.A &= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
void vRST20H(){       vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0020;}
void vADDs_SP_r8(){   vGBFunctionADD_SP_r8(&reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vJP_HL(){        reg.PC = reg.HL;}
 8000928:	4b01      	ldr	r3, [pc, #4]	; (8000930 <vJP_HL+0x8>)
 800092a:	88da      	ldrh	r2, [r3, #6]
 800092c:	815a      	strh	r2, [r3, #10]
 800092e:	4770      	bx	lr
 8000930:	240092b0 	.word	0x240092b0

08000934 <vDI>:

/*********************0xFX*/
void vLDH_A_a8(){     reg.A = ucGBMemoryRead(0xFF00 + ucGBMemoryRead(reg.PC - 1));}
void vPOP_AF(){       vGBFunctionPOP(&reg.SP, &reg.AF); reg.AF &= 0xFFF0;}
void vLD_A_fC(){      reg.A = ucGBMemoryRead(0xFF00 + reg.C);}
void vDI(){           InterruptDisabled = 1;}
 8000934:	4b01      	ldr	r3, [pc, #4]	; (800093c <vDI+0x8>)
 8000936:	2201      	movs	r2, #1
 8000938:	701a      	strb	r2, [r3, #0]
 800093a:	4770      	bx	lr
 800093c:	240090ec 	.word	0x240090ec

08000940 <vLDs_SP_HL>:
// -----------
void vPUSH_AF(){      vGBFunctionPUSH(&reg.SP, &reg.AF);}
void vOR_d8(){        reg.A |= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
void vRST_30H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0030;}
void vLDs_HL_SP_r8(){ vGBFunctionLD_HL_SP_r8(&reg.HL, &reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
void vLDs_SP_HL(){    reg.SP = reg.HL;}
 8000940:	4b01      	ldr	r3, [pc, #4]	; (8000948 <vLDs_SP_HL+0x8>)
 8000942:	88da      	ldrh	r2, [r3, #6]
 8000944:	811a      	strh	r2, [r3, #8]
 8000946:	4770      	bx	lr
 8000948:	240092b0 	.word	0x240092b0

0800094c <vEI>:
void vLD_A_a16(){     reg.A = ucGBMemoryRead(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
void vEI(){           InterruptDisabled = 0;}
 800094c:	4b01      	ldr	r3, [pc, #4]	; (8000954 <vEI+0x8>)
 800094e:	2200      	movs	r2, #0
 8000950:	701a      	strb	r2, [r3, #0]
 8000952:	4770      	bx	lr
 8000954:	240090ec 	.word	0x240090ec

08000958 <vLD_B_d8>:
void vLD_B_d8(){      reg.B = ucGBMemoryRead(reg.PC - 1);}
 8000958:	b510      	push	{r4, lr}
 800095a:	4c04      	ldr	r4, [pc, #16]	; (800096c <vLD_B_d8+0x14>)
 800095c:	8960      	ldrh	r0, [r4, #10]
 800095e:	3801      	subs	r0, #1
 8000960:	b280      	uxth	r0, r0
 8000962:	f002 fcf5 	bl	8003350 <ucGBMemoryRead>
 8000966:	70e0      	strb	r0, [r4, #3]
 8000968:	bd10      	pop	{r4, pc}
 800096a:	bf00      	nop
 800096c:	240092b0 	.word	0x240092b0

08000970 <vLD_A_BC>:
void vLD_A_BC(){      reg.A = ucGBMemoryRead(reg.BC);}
 8000970:	b510      	push	{r4, lr}
 8000972:	4c03      	ldr	r4, [pc, #12]	; (8000980 <vLD_A_BC+0x10>)
 8000974:	8860      	ldrh	r0, [r4, #2]
 8000976:	f002 fceb 	bl	8003350 <ucGBMemoryRead>
 800097a:	7060      	strb	r0, [r4, #1]
 800097c:	bd10      	pop	{r4, pc}
 800097e:	bf00      	nop
 8000980:	240092b0 	.word	0x240092b0

08000984 <vLD_C_d8>:
void vLD_C_d8(){      reg.C = ucGBMemoryRead(reg.PC - 1);}
 8000984:	b510      	push	{r4, lr}
 8000986:	4c04      	ldr	r4, [pc, #16]	; (8000998 <vLD_C_d8+0x14>)
 8000988:	8960      	ldrh	r0, [r4, #10]
 800098a:	3801      	subs	r0, #1
 800098c:	b280      	uxth	r0, r0
 800098e:	f002 fcdf 	bl	8003350 <ucGBMemoryRead>
 8000992:	70a0      	strb	r0, [r4, #2]
 8000994:	bd10      	pop	{r4, pc}
 8000996:	bf00      	nop
 8000998:	240092b0 	.word	0x240092b0

0800099c <vLD_D_d8>:
void vLD_D_d8(){      reg.D = ucGBMemoryRead(reg.PC - 1);}
 800099c:	b510      	push	{r4, lr}
 800099e:	4c04      	ldr	r4, [pc, #16]	; (80009b0 <vLD_D_d8+0x14>)
 80009a0:	8960      	ldrh	r0, [r4, #10]
 80009a2:	3801      	subs	r0, #1
 80009a4:	b280      	uxth	r0, r0
 80009a6:	f002 fcd3 	bl	8003350 <ucGBMemoryRead>
 80009aa:	7160      	strb	r0, [r4, #5]
 80009ac:	bd10      	pop	{r4, pc}
 80009ae:	bf00      	nop
 80009b0:	240092b0 	.word	0x240092b0

080009b4 <vJR_r8>:
void vJR_r8(){        reg.PC += (int8_t) ucGBMemoryRead(reg.PC - 1);}
 80009b4:	b510      	push	{r4, lr}
 80009b6:	4c05      	ldr	r4, [pc, #20]	; (80009cc <vJR_r8+0x18>)
 80009b8:	8960      	ldrh	r0, [r4, #10]
 80009ba:	3801      	subs	r0, #1
 80009bc:	b280      	uxth	r0, r0
 80009be:	f002 fcc7 	bl	8003350 <ucGBMemoryRead>
 80009c2:	8963      	ldrh	r3, [r4, #10]
 80009c4:	fa43 f080 	sxtab	r0, r3, r0
 80009c8:	8160      	strh	r0, [r4, #10]
 80009ca:	bd10      	pop	{r4, pc}
 80009cc:	240092b0 	.word	0x240092b0

080009d0 <vLD_A_DE>:
void vLD_A_DE(){      reg.A = ucGBMemoryRead(reg.DE);}
 80009d0:	b510      	push	{r4, lr}
 80009d2:	4c03      	ldr	r4, [pc, #12]	; (80009e0 <vLD_A_DE+0x10>)
 80009d4:	88a0      	ldrh	r0, [r4, #4]
 80009d6:	f002 fcbb 	bl	8003350 <ucGBMemoryRead>
 80009da:	7060      	strb	r0, [r4, #1]
 80009dc:	bd10      	pop	{r4, pc}
 80009de:	bf00      	nop
 80009e0:	240092b0 	.word	0x240092b0

080009e4 <vLD_E_d8>:
void vLD_E_d8(){      reg.E = ucGBMemoryRead(reg.PC - 1);}
 80009e4:	b510      	push	{r4, lr}
 80009e6:	4c04      	ldr	r4, [pc, #16]	; (80009f8 <vLD_E_d8+0x14>)
 80009e8:	8960      	ldrh	r0, [r4, #10]
 80009ea:	3801      	subs	r0, #1
 80009ec:	b280      	uxth	r0, r0
 80009ee:	f002 fcaf 	bl	8003350 <ucGBMemoryRead>
 80009f2:	7120      	strb	r0, [r4, #4]
 80009f4:	bd10      	pop	{r4, pc}
 80009f6:	bf00      	nop
 80009f8:	240092b0 	.word	0x240092b0

080009fc <vLD_H_d8>:
void vLD_H_d8(){      reg.H = ucGBMemoryRead(reg.PC - 1);}
 80009fc:	b510      	push	{r4, lr}
 80009fe:	4c04      	ldr	r4, [pc, #16]	; (8000a10 <vLD_H_d8+0x14>)
 8000a00:	8960      	ldrh	r0, [r4, #10]
 8000a02:	3801      	subs	r0, #1
 8000a04:	b280      	uxth	r0, r0
 8000a06:	f002 fca3 	bl	8003350 <ucGBMemoryRead>
 8000a0a:	71e0      	strb	r0, [r4, #7]
 8000a0c:	bd10      	pop	{r4, pc}
 8000a0e:	bf00      	nop
 8000a10:	240092b0 	.word	0x240092b0

08000a14 <vLD_L_d8>:
 8000a14:	f7ff bff2 	b.w	80009fc <vLD_H_d8>

08000a18 <vLD_A_HLI>:
void vLD_A_HLI(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL++;}
 8000a18:	b510      	push	{r4, lr}
 8000a1a:	4c04      	ldr	r4, [pc, #16]	; (8000a2c <vLD_A_HLI+0x14>)
 8000a1c:	88e0      	ldrh	r0, [r4, #6]
 8000a1e:	f002 fc97 	bl	8003350 <ucGBMemoryRead>
 8000a22:	88e3      	ldrh	r3, [r4, #6]
 8000a24:	7060      	strb	r0, [r4, #1]
 8000a26:	3301      	adds	r3, #1
 8000a28:	80e3      	strh	r3, [r4, #6]
 8000a2a:	bd10      	pop	{r4, pc}
 8000a2c:	240092b0 	.word	0x240092b0

08000a30 <vLD_A_HLD>:
void vLD_A_HLD(){     reg.A = ucGBMemoryRead(reg.HL); reg.HL--;}
 8000a30:	b510      	push	{r4, lr}
 8000a32:	4c04      	ldr	r4, [pc, #16]	; (8000a44 <vLD_A_HLD+0x14>)
 8000a34:	88e0      	ldrh	r0, [r4, #6]
 8000a36:	f002 fc8b 	bl	8003350 <ucGBMemoryRead>
 8000a3a:	88e3      	ldrh	r3, [r4, #6]
 8000a3c:	7060      	strb	r0, [r4, #1]
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	80e3      	strh	r3, [r4, #6]
 8000a42:	bd10      	pop	{r4, pc}
 8000a44:	240092b0 	.word	0x240092b0

08000a48 <vLD_A_d8>:
void vLD_A_d8(){      reg.A = ucGBMemoryRead(reg.PC - 1);}
 8000a48:	b510      	push	{r4, lr}
 8000a4a:	4c04      	ldr	r4, [pc, #16]	; (8000a5c <vLD_A_d8+0x14>)
 8000a4c:	8960      	ldrh	r0, [r4, #10]
 8000a4e:	3801      	subs	r0, #1
 8000a50:	b280      	uxth	r0, r0
 8000a52:	f002 fc7d 	bl	8003350 <ucGBMemoryRead>
 8000a56:	7060      	strb	r0, [r4, #1]
 8000a58:	bd10      	pop	{r4, pc}
 8000a5a:	bf00      	nop
 8000a5c:	240092b0 	.word	0x240092b0

08000a60 <vLD_B_HL>:
void vLD_B_HL(){      reg.B = ucGBMemoryRead(reg.HL);}
 8000a60:	b510      	push	{r4, lr}
 8000a62:	4c03      	ldr	r4, [pc, #12]	; (8000a70 <vLD_B_HL+0x10>)
 8000a64:	88e0      	ldrh	r0, [r4, #6]
 8000a66:	f002 fc73 	bl	8003350 <ucGBMemoryRead>
 8000a6a:	70e0      	strb	r0, [r4, #3]
 8000a6c:	bd10      	pop	{r4, pc}
 8000a6e:	bf00      	nop
 8000a70:	240092b0 	.word	0x240092b0

08000a74 <vLD_C_HL>:
void vLD_C_HL(){      reg.C = ucGBMemoryRead(reg.HL);}
 8000a74:	b510      	push	{r4, lr}
 8000a76:	4c03      	ldr	r4, [pc, #12]	; (8000a84 <vLD_C_HL+0x10>)
 8000a78:	88e0      	ldrh	r0, [r4, #6]
 8000a7a:	f002 fc69 	bl	8003350 <ucGBMemoryRead>
 8000a7e:	70a0      	strb	r0, [r4, #2]
 8000a80:	bd10      	pop	{r4, pc}
 8000a82:	bf00      	nop
 8000a84:	240092b0 	.word	0x240092b0

08000a88 <vLD_D_HL>:
void vLD_D_HL(){      reg.D = ucGBMemoryRead(reg.HL);}
 8000a88:	b510      	push	{r4, lr}
 8000a8a:	4c03      	ldr	r4, [pc, #12]	; (8000a98 <vLD_D_HL+0x10>)
 8000a8c:	88e0      	ldrh	r0, [r4, #6]
 8000a8e:	f002 fc5f 	bl	8003350 <ucGBMemoryRead>
 8000a92:	7160      	strb	r0, [r4, #5]
 8000a94:	bd10      	pop	{r4, pc}
 8000a96:	bf00      	nop
 8000a98:	240092b0 	.word	0x240092b0

08000a9c <vLD_E_HL>:
void vLD_E_HL(){      reg.E = ucGBMemoryRead(reg.HL);}
 8000a9c:	b510      	push	{r4, lr}
 8000a9e:	4c03      	ldr	r4, [pc, #12]	; (8000aac <vLD_E_HL+0x10>)
 8000aa0:	88e0      	ldrh	r0, [r4, #6]
 8000aa2:	f002 fc55 	bl	8003350 <ucGBMemoryRead>
 8000aa6:	7120      	strb	r0, [r4, #4]
 8000aa8:	bd10      	pop	{r4, pc}
 8000aaa:	bf00      	nop
 8000aac:	240092b0 	.word	0x240092b0

08000ab0 <vLD_H_HL>:
void vLD_H_HL(){      reg.H = ucGBMemoryRead(reg.HL);}
 8000ab0:	b510      	push	{r4, lr}
 8000ab2:	4c03      	ldr	r4, [pc, #12]	; (8000ac0 <vLD_H_HL+0x10>)
 8000ab4:	88e0      	ldrh	r0, [r4, #6]
 8000ab6:	f002 fc4b 	bl	8003350 <ucGBMemoryRead>
 8000aba:	71e0      	strb	r0, [r4, #7]
 8000abc:	bd10      	pop	{r4, pc}
 8000abe:	bf00      	nop
 8000ac0:	240092b0 	.word	0x240092b0

08000ac4 <vLD_L_HL>:
void vLD_L_HL(){      reg.L = ucGBMemoryRead(reg.HL);}
 8000ac4:	b510      	push	{r4, lr}
 8000ac6:	4c03      	ldr	r4, [pc, #12]	; (8000ad4 <vLD_L_HL+0x10>)
 8000ac8:	88e0      	ldrh	r0, [r4, #6]
 8000aca:	f002 fc41 	bl	8003350 <ucGBMemoryRead>
 8000ace:	71a0      	strb	r0, [r4, #6]
 8000ad0:	bd10      	pop	{r4, pc}
 8000ad2:	bf00      	nop
 8000ad4:	240092b0 	.word	0x240092b0

08000ad8 <vLD_A_HL>:
void vLD_A_HL(){      reg.A = ucGBMemoryRead(reg.HL);}
 8000ad8:	b510      	push	{r4, lr}
 8000ada:	4c03      	ldr	r4, [pc, #12]	; (8000ae8 <vLD_A_HL+0x10>)
 8000adc:	88e0      	ldrh	r0, [r4, #6]
 8000ade:	f002 fc37 	bl	8003350 <ucGBMemoryRead>
 8000ae2:	7060      	strb	r0, [r4, #1]
 8000ae4:	bd10      	pop	{r4, pc}
 8000ae6:	bf00      	nop
 8000ae8:	240092b0 	.word	0x240092b0

08000aec <vAND_HL>:
void vAND_HL(){       reg.A &= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000aec:	b510      	push	{r4, lr}
 8000aee:	4c06      	ldr	r4, [pc, #24]	; (8000b08 <vAND_HL+0x1c>)
 8000af0:	88e0      	ldrh	r0, [r4, #6]
 8000af2:	f002 fc2d 	bl	8003350 <ucGBMemoryRead>
 8000af6:	7863      	ldrb	r3, [r4, #1]
 8000af8:	4018      	ands	r0, r3
 8000afa:	2800      	cmp	r0, #0
 8000afc:	7060      	strb	r0, [r4, #1]
 8000afe:	bf0c      	ite	eq
 8000b00:	23a0      	moveq	r3, #160	; 0xa0
 8000b02:	2320      	movne	r3, #32
 8000b04:	7023      	strb	r3, [r4, #0]
 8000b06:	bd10      	pop	{r4, pc}
 8000b08:	240092b0 	.word	0x240092b0

08000b0c <vXOR_HL>:
void vXOR_HL(){       reg.A ^= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000b0c:	b510      	push	{r4, lr}
 8000b0e:	4c07      	ldr	r4, [pc, #28]	; (8000b2c <vXOR_HL+0x20>)
 8000b10:	88e0      	ldrh	r0, [r4, #6]
 8000b12:	f002 fc1d 	bl	8003350 <ucGBMemoryRead>
 8000b16:	7863      	ldrb	r3, [r4, #1]
 8000b18:	ea83 0200 	eor.w	r2, r3, r0
 8000b1c:	4283      	cmp	r3, r0
 8000b1e:	bf0c      	ite	eq
 8000b20:	2080      	moveq	r0, #128	; 0x80
 8000b22:	2000      	movne	r0, #0
 8000b24:	7062      	strb	r2, [r4, #1]
 8000b26:	7020      	strb	r0, [r4, #0]
 8000b28:	bd10      	pop	{r4, pc}
 8000b2a:	bf00      	nop
 8000b2c:	240092b0 	.word	0x240092b0

08000b30 <vOR_HL>:
void vOR_HL(){        reg.A |= ucGBMemoryRead(reg.HL); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000b30:	b510      	push	{r4, lr}
 8000b32:	4c07      	ldr	r4, [pc, #28]	; (8000b50 <vOR_HL+0x20>)
 8000b34:	88e0      	ldrh	r0, [r4, #6]
 8000b36:	f002 fc0b 	bl	8003350 <ucGBMemoryRead>
 8000b3a:	7863      	ldrb	r3, [r4, #1]
 8000b3c:	4318      	orrs	r0, r3
 8000b3e:	b2c0      	uxtb	r0, r0
 8000b40:	2800      	cmp	r0, #0
 8000b42:	7060      	strb	r0, [r4, #1]
 8000b44:	bf0c      	ite	eq
 8000b46:	2380      	moveq	r3, #128	; 0x80
 8000b48:	2300      	movne	r3, #0
 8000b4a:	7023      	strb	r3, [r4, #0]
 8000b4c:	bd10      	pop	{r4, pc}
 8000b4e:	bf00      	nop
 8000b50:	240092b0 	.word	0x240092b0

08000b54 <vPREFIX>:
void vPREFIX(){       ((void (*)(void))prefix_instructions[ucGBMemoryRead(reg.PC - 1)].instr)();}
 8000b54:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <vPREFIX+0x1c>)
 8000b56:	8958      	ldrh	r0, [r3, #10]
 8000b58:	3801      	subs	r0, #1
 8000b5a:	b510      	push	{r4, lr}
 8000b5c:	b280      	uxth	r0, r0
 8000b5e:	f002 fbf7 	bl	8003350 <ucGBMemoryRead>
 8000b62:	4b04      	ldr	r3, [pc, #16]	; (8000b74 <vPREFIX+0x20>)
 8000b64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000b68:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8000b6c:	4718      	bx	r3
 8000b6e:	bf00      	nop
 8000b70:	240092b0 	.word	0x240092b0
 8000b74:	24000808 	.word	0x24000808

08000b78 <vAND_d8>:
void vAND_d8(){       reg.A &= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0xA0 : 0x20;}
 8000b78:	b510      	push	{r4, lr}
 8000b7a:	4c07      	ldr	r4, [pc, #28]	; (8000b98 <vAND_d8+0x20>)
 8000b7c:	8960      	ldrh	r0, [r4, #10]
 8000b7e:	3801      	subs	r0, #1
 8000b80:	b280      	uxth	r0, r0
 8000b82:	f002 fbe5 	bl	8003350 <ucGBMemoryRead>
 8000b86:	7863      	ldrb	r3, [r4, #1]
 8000b88:	4018      	ands	r0, r3
 8000b8a:	2800      	cmp	r0, #0
 8000b8c:	7060      	strb	r0, [r4, #1]
 8000b8e:	bf0c      	ite	eq
 8000b90:	23a0      	moveq	r3, #160	; 0xa0
 8000b92:	2320      	movne	r3, #32
 8000b94:	7023      	strb	r3, [r4, #0]
 8000b96:	bd10      	pop	{r4, pc}
 8000b98:	240092b0 	.word	0x240092b0

08000b9c <vXOR_d8>:
void vXOR_d8(){       reg.A ^= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000b9c:	b510      	push	{r4, lr}
 8000b9e:	4c08      	ldr	r4, [pc, #32]	; (8000bc0 <vXOR_d8+0x24>)
 8000ba0:	8960      	ldrh	r0, [r4, #10]
 8000ba2:	3801      	subs	r0, #1
 8000ba4:	b280      	uxth	r0, r0
 8000ba6:	f002 fbd3 	bl	8003350 <ucGBMemoryRead>
 8000baa:	7863      	ldrb	r3, [r4, #1]
 8000bac:	ea83 0200 	eor.w	r2, r3, r0
 8000bb0:	4283      	cmp	r3, r0
 8000bb2:	bf0c      	ite	eq
 8000bb4:	2080      	moveq	r0, #128	; 0x80
 8000bb6:	2000      	movne	r0, #0
 8000bb8:	7062      	strb	r2, [r4, #1]
 8000bba:	7020      	strb	r0, [r4, #0]
 8000bbc:	bd10      	pop	{r4, pc}
 8000bbe:	bf00      	nop
 8000bc0:	240092b0 	.word	0x240092b0

08000bc4 <vLDH_A_a8>:
void vLDH_A_a8(){     reg.A = ucGBMemoryRead(0xFF00 + ucGBMemoryRead(reg.PC - 1));}
 8000bc4:	b510      	push	{r4, lr}
 8000bc6:	4c06      	ldr	r4, [pc, #24]	; (8000be0 <vLDH_A_a8+0x1c>)
 8000bc8:	8960      	ldrh	r0, [r4, #10]
 8000bca:	3801      	subs	r0, #1
 8000bcc:	b280      	uxth	r0, r0
 8000bce:	f002 fbbf 	bl	8003350 <ucGBMemoryRead>
 8000bd2:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000bd6:	b280      	uxth	r0, r0
 8000bd8:	f002 fbba 	bl	8003350 <ucGBMemoryRead>
 8000bdc:	7060      	strb	r0, [r4, #1]
 8000bde:	bd10      	pop	{r4, pc}
 8000be0:	240092b0 	.word	0x240092b0

08000be4 <vLD_A_fC>:
void vLD_A_fC(){      reg.A = ucGBMemoryRead(0xFF00 + reg.C);}
 8000be4:	b510      	push	{r4, lr}
 8000be6:	4c04      	ldr	r4, [pc, #16]	; (8000bf8 <vLD_A_fC+0x14>)
 8000be8:	78a0      	ldrb	r0, [r4, #2]
 8000bea:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000bee:	b280      	uxth	r0, r0
 8000bf0:	f002 fbae 	bl	8003350 <ucGBMemoryRead>
 8000bf4:	7060      	strb	r0, [r4, #1]
 8000bf6:	bd10      	pop	{r4, pc}
 8000bf8:	240092b0 	.word	0x240092b0

08000bfc <vOR_d8>:
void vOR_d8(){        reg.A |= ucGBMemoryRead(reg.PC - 1); reg.F = (reg.A == 0) ? 0x80 : 0x00;}
 8000bfc:	b510      	push	{r4, lr}
 8000bfe:	4c08      	ldr	r4, [pc, #32]	; (8000c20 <vOR_d8+0x24>)
 8000c00:	8960      	ldrh	r0, [r4, #10]
 8000c02:	3801      	subs	r0, #1
 8000c04:	b280      	uxth	r0, r0
 8000c06:	f002 fba3 	bl	8003350 <ucGBMemoryRead>
 8000c0a:	7863      	ldrb	r3, [r4, #1]
 8000c0c:	4318      	orrs	r0, r3
 8000c0e:	b2c0      	uxtb	r0, r0
 8000c10:	2800      	cmp	r0, #0
 8000c12:	7060      	strb	r0, [r4, #1]
 8000c14:	bf0c      	ite	eq
 8000c16:	2380      	moveq	r3, #128	; 0x80
 8000c18:	2300      	movne	r3, #0
 8000c1a:	7023      	strb	r3, [r4, #0]
 8000c1c:	bd10      	pop	{r4, pc}
 8000c1e:	bf00      	nop
 8000c20:	240092b0 	.word	0x240092b0

08000c24 <vLDs_BC_d16>:
void vLDs_BC_d16(){   reg.BC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c24:	b538      	push	{r3, r4, r5, lr}
 8000c26:	4c09      	ldr	r4, [pc, #36]	; (8000c4c <vLDs_BC_d16+0x28>)
 8000c28:	8960      	ldrh	r0, [r4, #10]
 8000c2a:	3802      	subs	r0, #2
 8000c2c:	b280      	uxth	r0, r0
 8000c2e:	f002 fb8f 	bl	8003350 <ucGBMemoryRead>
 8000c32:	8963      	ldrh	r3, [r4, #10]
 8000c34:	4605      	mov	r5, r0
 8000c36:	1e58      	subs	r0, r3, #1
 8000c38:	b280      	uxth	r0, r0
 8000c3a:	f002 fb89 	bl	8003350 <ucGBMemoryRead>
 8000c3e:	4601      	mov	r1, r0
 8000c40:	4628      	mov	r0, r5
 8000c42:	f001 ff19 	bl	8002a78 <concat_16bit_bigEndian>
 8000c46:	8060      	strh	r0, [r4, #2]
 8000c48:	bd38      	pop	{r3, r4, r5, pc}
 8000c4a:	bf00      	nop
 8000c4c:	240092b0 	.word	0x240092b0

08000c50 <vLDs_DE_d16>:
void vLDs_DE_d16(){   reg.DE = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c50:	b538      	push	{r3, r4, r5, lr}
 8000c52:	4c09      	ldr	r4, [pc, #36]	; (8000c78 <vLDs_DE_d16+0x28>)
 8000c54:	8960      	ldrh	r0, [r4, #10]
 8000c56:	3802      	subs	r0, #2
 8000c58:	b280      	uxth	r0, r0
 8000c5a:	f002 fb79 	bl	8003350 <ucGBMemoryRead>
 8000c5e:	8963      	ldrh	r3, [r4, #10]
 8000c60:	4605      	mov	r5, r0
 8000c62:	1e58      	subs	r0, r3, #1
 8000c64:	b280      	uxth	r0, r0
 8000c66:	f002 fb73 	bl	8003350 <ucGBMemoryRead>
 8000c6a:	4601      	mov	r1, r0
 8000c6c:	4628      	mov	r0, r5
 8000c6e:	f001 ff03 	bl	8002a78 <concat_16bit_bigEndian>
 8000c72:	80a0      	strh	r0, [r4, #4]
 8000c74:	bd38      	pop	{r3, r4, r5, pc}
 8000c76:	bf00      	nop
 8000c78:	240092b0 	.word	0x240092b0

08000c7c <vLDs_HL_d16>:
void vLDs_HL_d16(){   reg.HL = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000c7c:	b538      	push	{r3, r4, r5, lr}
 8000c7e:	4c09      	ldr	r4, [pc, #36]	; (8000ca4 <vLDs_HL_d16+0x28>)
 8000c80:	8960      	ldrh	r0, [r4, #10]
 8000c82:	3802      	subs	r0, #2
 8000c84:	b280      	uxth	r0, r0
 8000c86:	f002 fb63 	bl	8003350 <ucGBMemoryRead>
 8000c8a:	8963      	ldrh	r3, [r4, #10]
 8000c8c:	4605      	mov	r5, r0
 8000c8e:	1e58      	subs	r0, r3, #1
 8000c90:	b280      	uxth	r0, r0
 8000c92:	f002 fb5d 	bl	8003350 <ucGBMemoryRead>
 8000c96:	4601      	mov	r1, r0
 8000c98:	4628      	mov	r0, r5
 8000c9a:	f001 feed 	bl	8002a78 <concat_16bit_bigEndian>
 8000c9e:	80e0      	strh	r0, [r4, #6]
 8000ca0:	bd38      	pop	{r3, r4, r5, pc}
 8000ca2:	bf00      	nop
 8000ca4:	240092b0 	.word	0x240092b0

08000ca8 <vLDs_SP_d16>:
void vLDs_SP_d16(){   reg.SP = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	4c09      	ldr	r4, [pc, #36]	; (8000cd0 <vLDs_SP_d16+0x28>)
 8000cac:	8960      	ldrh	r0, [r4, #10]
 8000cae:	3802      	subs	r0, #2
 8000cb0:	b280      	uxth	r0, r0
 8000cb2:	f002 fb4d 	bl	8003350 <ucGBMemoryRead>
 8000cb6:	8963      	ldrh	r3, [r4, #10]
 8000cb8:	4605      	mov	r5, r0
 8000cba:	1e58      	subs	r0, r3, #1
 8000cbc:	b280      	uxth	r0, r0
 8000cbe:	f002 fb47 	bl	8003350 <ucGBMemoryRead>
 8000cc2:	4601      	mov	r1, r0
 8000cc4:	4628      	mov	r0, r5
 8000cc6:	f001 fed7 	bl	8002a78 <concat_16bit_bigEndian>
 8000cca:	8120      	strh	r0, [r4, #8]
 8000ccc:	bd38      	pop	{r3, r4, r5, pc}
 8000cce:	bf00      	nop
 8000cd0:	240092b0 	.word	0x240092b0

08000cd4 <vJP_a16>:
void vJP_a16(){       reg.PC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8000cd4:	b538      	push	{r3, r4, r5, lr}
 8000cd6:	4c09      	ldr	r4, [pc, #36]	; (8000cfc <vJP_a16+0x28>)
 8000cd8:	8960      	ldrh	r0, [r4, #10]
 8000cda:	3802      	subs	r0, #2
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	f002 fb37 	bl	8003350 <ucGBMemoryRead>
 8000ce2:	8963      	ldrh	r3, [r4, #10]
 8000ce4:	4605      	mov	r5, r0
 8000ce6:	1e58      	subs	r0, r3, #1
 8000ce8:	b280      	uxth	r0, r0
 8000cea:	f002 fb31 	bl	8003350 <ucGBMemoryRead>
 8000cee:	4601      	mov	r1, r0
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	f001 fec1 	bl	8002a78 <concat_16bit_bigEndian>
 8000cf6:	8160      	strh	r0, [r4, #10]
 8000cf8:	bd38      	pop	{r3, r4, r5, pc}
 8000cfa:	bf00      	nop
 8000cfc:	240092b0 	.word	0x240092b0

08000d00 <vLD_A_a16>:
void vLD_A_a16(){     reg.A = ucGBMemoryRead(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8000d00:	b538      	push	{r3, r4, r5, lr}
 8000d02:	4c0a      	ldr	r4, [pc, #40]	; (8000d2c <vLD_A_a16+0x2c>)
 8000d04:	8960      	ldrh	r0, [r4, #10]
 8000d06:	3802      	subs	r0, #2
 8000d08:	b280      	uxth	r0, r0
 8000d0a:	f002 fb21 	bl	8003350 <ucGBMemoryRead>
 8000d0e:	8963      	ldrh	r3, [r4, #10]
 8000d10:	4605      	mov	r5, r0
 8000d12:	1e58      	subs	r0, r3, #1
 8000d14:	b280      	uxth	r0, r0
 8000d16:	f002 fb1b 	bl	8003350 <ucGBMemoryRead>
 8000d1a:	4601      	mov	r1, r0
 8000d1c:	4628      	mov	r0, r5
 8000d1e:	f001 feab 	bl	8002a78 <concat_16bit_bigEndian>
 8000d22:	f002 fb15 	bl	8003350 <ucGBMemoryRead>
 8000d26:	7060      	strb	r0, [r4, #1]
 8000d28:	bd38      	pop	{r3, r4, r5, pc}
 8000d2a:	bf00      	nop
 8000d2c:	240092b0 	.word	0x240092b0

08000d30 <vLD_BC_A>:
void vLD_BC_A(){      vGBMemoryWrite(reg.BC, reg.A);}
 8000d30:	4b02      	ldr	r3, [pc, #8]	; (8000d3c <vLD_BC_A+0xc>)
 8000d32:	7859      	ldrb	r1, [r3, #1]
 8000d34:	8858      	ldrh	r0, [r3, #2]
 8000d36:	f002 baef 	b.w	8003318 <vGBMemoryWrite>
 8000d3a:	bf00      	nop
 8000d3c:	240092b0 	.word	0x240092b0

08000d40 <vLDs_a16_SP>:
void vLDs_a16_SP(){   vGBMemoryWrite(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC -2), ucGBMemoryRead(reg.PC - 1)), reg.SP);}
 8000d40:	b538      	push	{r3, r4, r5, lr}
 8000d42:	4c0a      	ldr	r4, [pc, #40]	; (8000d6c <vLDs_a16_SP+0x2c>)
 8000d44:	8960      	ldrh	r0, [r4, #10]
 8000d46:	3802      	subs	r0, #2
 8000d48:	b280      	uxth	r0, r0
 8000d4a:	f002 fb01 	bl	8003350 <ucGBMemoryRead>
 8000d4e:	8963      	ldrh	r3, [r4, #10]
 8000d50:	4605      	mov	r5, r0
 8000d52:	1e58      	subs	r0, r3, #1
 8000d54:	b280      	uxth	r0, r0
 8000d56:	f002 fafb 	bl	8003350 <ucGBMemoryRead>
 8000d5a:	4601      	mov	r1, r0
 8000d5c:	4628      	mov	r0, r5
 8000d5e:	f001 fe8b 	bl	8002a78 <concat_16bit_bigEndian>
 8000d62:	7a21      	ldrb	r1, [r4, #8]
 8000d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d68:	f002 bad6 	b.w	8003318 <vGBMemoryWrite>
 8000d6c:	240092b0 	.word	0x240092b0

08000d70 <vLD_DE_A>:
void vLD_DE_A(){      vGBMemoryWrite(reg.DE, reg.A);}
 8000d70:	4b02      	ldr	r3, [pc, #8]	; (8000d7c <vLD_DE_A+0xc>)
 8000d72:	7859      	ldrb	r1, [r3, #1]
 8000d74:	8898      	ldrh	r0, [r3, #4]
 8000d76:	f002 bacf 	b.w	8003318 <vGBMemoryWrite>
 8000d7a:	bf00      	nop
 8000d7c:	240092b0 	.word	0x240092b0

08000d80 <vLD_HLI_A>:
void vLD_HLI_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL++;}
 8000d80:	b510      	push	{r4, lr}
 8000d82:	4c04      	ldr	r4, [pc, #16]	; (8000d94 <vLD_HLI_A+0x14>)
 8000d84:	7861      	ldrb	r1, [r4, #1]
 8000d86:	88e0      	ldrh	r0, [r4, #6]
 8000d88:	f002 fac6 	bl	8003318 <vGBMemoryWrite>
 8000d8c:	88e3      	ldrh	r3, [r4, #6]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	80e3      	strh	r3, [r4, #6]
 8000d92:	bd10      	pop	{r4, pc}
 8000d94:	240092b0 	.word	0x240092b0

08000d98 <vLD_HLD_A>:
void vLD_HLD_A(){     vGBMemoryWrite(reg.HL, reg.A); reg.HL--;}
 8000d98:	b510      	push	{r4, lr}
 8000d9a:	4c04      	ldr	r4, [pc, #16]	; (8000dac <vLD_HLD_A+0x14>)
 8000d9c:	7861      	ldrb	r1, [r4, #1]
 8000d9e:	88e0      	ldrh	r0, [r4, #6]
 8000da0:	f002 faba 	bl	8003318 <vGBMemoryWrite>
 8000da4:	88e3      	ldrh	r3, [r4, #6]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	80e3      	strh	r3, [r4, #6]
 8000daa:	bd10      	pop	{r4, pc}
 8000dac:	240092b0 	.word	0x240092b0

08000db0 <vLD_HL_d8>:
void vLD_HL_d8(){     vGBMemoryWrite(reg.HL, ucGBMemoryRead(reg.PC - 1));}
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <vLD_HL_d8+0x1c>)
 8000db2:	8958      	ldrh	r0, [r3, #10]
 8000db4:	3801      	subs	r0, #1
 8000db6:	b510      	push	{r4, lr}
 8000db8:	88dc      	ldrh	r4, [r3, #6]
 8000dba:	b280      	uxth	r0, r0
 8000dbc:	f002 fac8 	bl	8003350 <ucGBMemoryRead>
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	4620      	mov	r0, r4
 8000dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000dc8:	f002 baa6 	b.w	8003318 <vGBMemoryWrite>
 8000dcc:	240092b0 	.word	0x240092b0

08000dd0 <vLD_HL_B>:
void vLD_HL_B(){      vGBMemoryWrite(reg.HL, reg.B);}
 8000dd0:	4b02      	ldr	r3, [pc, #8]	; (8000ddc <vLD_HL_B+0xc>)
 8000dd2:	78d9      	ldrb	r1, [r3, #3]
 8000dd4:	88d8      	ldrh	r0, [r3, #6]
 8000dd6:	f002 ba9f 	b.w	8003318 <vGBMemoryWrite>
 8000dda:	bf00      	nop
 8000ddc:	240092b0 	.word	0x240092b0

08000de0 <vLD_HL_C>:
void vLD_HL_C(){      vGBMemoryWrite(reg.HL, reg.C);}
 8000de0:	4b02      	ldr	r3, [pc, #8]	; (8000dec <vLD_HL_C+0xc>)
 8000de2:	7899      	ldrb	r1, [r3, #2]
 8000de4:	88d8      	ldrh	r0, [r3, #6]
 8000de6:	f002 ba97 	b.w	8003318 <vGBMemoryWrite>
 8000dea:	bf00      	nop
 8000dec:	240092b0 	.word	0x240092b0

08000df0 <vLD_HL_D>:
void vLD_HL_D(){      vGBMemoryWrite(reg.HL, reg.D);}
 8000df0:	4b02      	ldr	r3, [pc, #8]	; (8000dfc <vLD_HL_D+0xc>)
 8000df2:	7959      	ldrb	r1, [r3, #5]
 8000df4:	88d8      	ldrh	r0, [r3, #6]
 8000df6:	f002 ba8f 	b.w	8003318 <vGBMemoryWrite>
 8000dfa:	bf00      	nop
 8000dfc:	240092b0 	.word	0x240092b0

08000e00 <vLD_HL_E>:
void vLD_HL_E(){      vGBMemoryWrite(reg.HL, reg.E);}
 8000e00:	4b02      	ldr	r3, [pc, #8]	; (8000e0c <vLD_HL_E+0xc>)
 8000e02:	7919      	ldrb	r1, [r3, #4]
 8000e04:	88d8      	ldrh	r0, [r3, #6]
 8000e06:	f002 ba87 	b.w	8003318 <vGBMemoryWrite>
 8000e0a:	bf00      	nop
 8000e0c:	240092b0 	.word	0x240092b0

08000e10 <vLD_HL_H>:
void vLD_HL_H(){      vGBMemoryWrite(reg.HL, reg.H);}
 8000e10:	4b02      	ldr	r3, [pc, #8]	; (8000e1c <vLD_HL_H+0xc>)
 8000e12:	79d9      	ldrb	r1, [r3, #7]
 8000e14:	88d8      	ldrh	r0, [r3, #6]
 8000e16:	f002 ba7f 	b.w	8003318 <vGBMemoryWrite>
 8000e1a:	bf00      	nop
 8000e1c:	240092b0 	.word	0x240092b0

08000e20 <vLD_HL_L>:
void vLD_HL_L(){      vGBMemoryWrite(reg.HL, reg.L);}
 8000e20:	4b02      	ldr	r3, [pc, #8]	; (8000e2c <vLD_HL_L+0xc>)
 8000e22:	7999      	ldrb	r1, [r3, #6]
 8000e24:	88d8      	ldrh	r0, [r3, #6]
 8000e26:	f002 ba77 	b.w	8003318 <vGBMemoryWrite>
 8000e2a:	bf00      	nop
 8000e2c:	240092b0 	.word	0x240092b0

08000e30 <vLD_HL_A>:
void vLD_HL_A(){      vGBMemoryWrite(reg.HL, reg.A);}
 8000e30:	4b02      	ldr	r3, [pc, #8]	; (8000e3c <vLD_HL_A+0xc>)
 8000e32:	7859      	ldrb	r1, [r3, #1]
 8000e34:	88d8      	ldrh	r0, [r3, #6]
 8000e36:	f002 ba6f 	b.w	8003318 <vGBMemoryWrite>
 8000e3a:	bf00      	nop
 8000e3c:	240092b0 	.word	0x240092b0

08000e40 <vLDH_a8_A>:
void vLDH_a8_A(){     vGBMemoryWrite(0xFF00 + ucGBMemoryRead(reg.PC - 1), reg.A);}
 8000e40:	b510      	push	{r4, lr}
 8000e42:	4c07      	ldr	r4, [pc, #28]	; (8000e60 <vLDH_a8_A+0x20>)
 8000e44:	8960      	ldrh	r0, [r4, #10]
 8000e46:	3801      	subs	r0, #1
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	f002 fa81 	bl	8003350 <ucGBMemoryRead>
 8000e4e:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000e52:	7861      	ldrb	r1, [r4, #1]
 8000e54:	b280      	uxth	r0, r0
 8000e56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000e5a:	f002 ba5d 	b.w	8003318 <vGBMemoryWrite>
 8000e5e:	bf00      	nop
 8000e60:	240092b0 	.word	0x240092b0

08000e64 <vLD_fC_A>:
void vLD_fC_A(){      vGBMemoryWrite(0xFF00 + reg.C, reg.A);}
 8000e64:	4b03      	ldr	r3, [pc, #12]	; (8000e74 <vLD_fC_A+0x10>)
 8000e66:	7898      	ldrb	r0, [r3, #2]
 8000e68:	7859      	ldrb	r1, [r3, #1]
 8000e6a:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	f002 ba52 	b.w	8003318 <vGBMemoryWrite>
 8000e74:	240092b0 	.word	0x240092b0

08000e78 <vLD_a16_A>:
void vLD_a16_A(){     vGBMemoryWrite(concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)), reg.A);}
 8000e78:	b538      	push	{r3, r4, r5, lr}
 8000e7a:	4c0a      	ldr	r4, [pc, #40]	; (8000ea4 <vLD_a16_A+0x2c>)
 8000e7c:	8960      	ldrh	r0, [r4, #10]
 8000e7e:	3802      	subs	r0, #2
 8000e80:	b280      	uxth	r0, r0
 8000e82:	f002 fa65 	bl	8003350 <ucGBMemoryRead>
 8000e86:	8963      	ldrh	r3, [r4, #10]
 8000e88:	4605      	mov	r5, r0
 8000e8a:	1e58      	subs	r0, r3, #1
 8000e8c:	b280      	uxth	r0, r0
 8000e8e:	f002 fa5f 	bl	8003350 <ucGBMemoryRead>
 8000e92:	4601      	mov	r1, r0
 8000e94:	4628      	mov	r0, r5
 8000e96:	f001 fdef 	bl	8002a78 <concat_16bit_bigEndian>
 8000e9a:	7861      	ldrb	r1, [r4, #1]
 8000e9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ea0:	f002 ba3a 	b.w	8003318 <vGBMemoryWrite>
 8000ea4:	240092b0 	.word	0x240092b0

08000ea8 <vINC_B>:
void vINC_B(){        v8bitRegisterINC(&reg.B, &reg.F);}
 8000ea8:	4901      	ldr	r1, [pc, #4]	; (8000eb0 <vINC_B+0x8>)
 8000eaa:	1cc8      	adds	r0, r1, #3
 8000eac:	f001 bdfc 	b.w	8002aa8 <v8bitRegisterINC>
 8000eb0:	240092b0 	.word	0x240092b0

08000eb4 <vINC_C>:
void vINC_C(){        v8bitRegisterINC(&reg.C, &reg.F);}
 8000eb4:	4901      	ldr	r1, [pc, #4]	; (8000ebc <vINC_C+0x8>)
 8000eb6:	1c88      	adds	r0, r1, #2
 8000eb8:	f001 bdf6 	b.w	8002aa8 <v8bitRegisterINC>
 8000ebc:	240092b0 	.word	0x240092b0

08000ec0 <vINC_D>:
void vINC_D(){        v8bitRegisterINC(&reg.D, &reg.F);}
 8000ec0:	4901      	ldr	r1, [pc, #4]	; (8000ec8 <vINC_D+0x8>)
 8000ec2:	1d48      	adds	r0, r1, #5
 8000ec4:	f001 bdf0 	b.w	8002aa8 <v8bitRegisterINC>
 8000ec8:	240092b0 	.word	0x240092b0

08000ecc <vINC_E>:
void vINC_E(){        v8bitRegisterINC(&reg.E, &reg.F);}
 8000ecc:	4901      	ldr	r1, [pc, #4]	; (8000ed4 <vINC_E+0x8>)
 8000ece:	1d08      	adds	r0, r1, #4
 8000ed0:	f001 bdea 	b.w	8002aa8 <v8bitRegisterINC>
 8000ed4:	240092b0 	.word	0x240092b0

08000ed8 <vINC_H>:
void vINC_H(){        v8bitRegisterINC(&reg.H, &reg.F);}
 8000ed8:	4901      	ldr	r1, [pc, #4]	; (8000ee0 <vINC_H+0x8>)
 8000eda:	1dc8      	adds	r0, r1, #7
 8000edc:	f001 bde4 	b.w	8002aa8 <v8bitRegisterINC>
 8000ee0:	240092b0 	.word	0x240092b0

08000ee4 <vINC_L>:
void vINC_L(){        v8bitRegisterINC(&reg.L, &reg.F);}
 8000ee4:	4901      	ldr	r1, [pc, #4]	; (8000eec <vINC_L+0x8>)
 8000ee6:	1d88      	adds	r0, r1, #6
 8000ee8:	f001 bdde 	b.w	8002aa8 <v8bitRegisterINC>
 8000eec:	240092b0 	.word	0x240092b0

08000ef0 <vINC_A>:
void vINC_A(){        v8bitRegisterINC(&reg.A, &reg.F);}
 8000ef0:	4901      	ldr	r1, [pc, #4]	; (8000ef8 <vINC_A+0x8>)
 8000ef2:	1c48      	adds	r0, r1, #1
 8000ef4:	f001 bdd8 	b.w	8002aa8 <v8bitRegisterINC>
 8000ef8:	240092b0 	.word	0x240092b0

08000efc <vDEC_B>:
void vDEC_B(){        v8bitRegisterDEC(&reg.B, &reg.F);}
 8000efc:	4901      	ldr	r1, [pc, #4]	; (8000f04 <vDEC_B+0x8>)
 8000efe:	1cc8      	adds	r0, r1, #3
 8000f00:	f001 bdf0 	b.w	8002ae4 <v8bitRegisterDEC>
 8000f04:	240092b0 	.word	0x240092b0

08000f08 <vDEC_C>:
void vDEC_C(){        v8bitRegisterDEC(&reg.C, &reg.F);}
 8000f08:	4901      	ldr	r1, [pc, #4]	; (8000f10 <vDEC_C+0x8>)
 8000f0a:	1c88      	adds	r0, r1, #2
 8000f0c:	f001 bdea 	b.w	8002ae4 <v8bitRegisterDEC>
 8000f10:	240092b0 	.word	0x240092b0

08000f14 <vDEC_D>:
void vDEC_D(){        v8bitRegisterDEC(&reg.D, &reg.F);}
 8000f14:	4901      	ldr	r1, [pc, #4]	; (8000f1c <vDEC_D+0x8>)
 8000f16:	1d48      	adds	r0, r1, #5
 8000f18:	f001 bde4 	b.w	8002ae4 <v8bitRegisterDEC>
 8000f1c:	240092b0 	.word	0x240092b0

08000f20 <vDEC_E>:
void vDEC_E(){        v8bitRegisterDEC(&reg.E, &reg.F);}
 8000f20:	4901      	ldr	r1, [pc, #4]	; (8000f28 <vDEC_E+0x8>)
 8000f22:	1d08      	adds	r0, r1, #4
 8000f24:	f001 bdde 	b.w	8002ae4 <v8bitRegisterDEC>
 8000f28:	240092b0 	.word	0x240092b0

08000f2c <vDEC_H>:
void vDEC_H(){        v8bitRegisterDEC(&reg.H, &reg.F);}
 8000f2c:	4901      	ldr	r1, [pc, #4]	; (8000f34 <vDEC_H+0x8>)
 8000f2e:	1dc8      	adds	r0, r1, #7
 8000f30:	f001 bdd8 	b.w	8002ae4 <v8bitRegisterDEC>
 8000f34:	240092b0 	.word	0x240092b0

08000f38 <vDEC_L>:
void vDEC_L(){        v8bitRegisterDEC(&reg.L, &reg.F);}
 8000f38:	4901      	ldr	r1, [pc, #4]	; (8000f40 <vDEC_L+0x8>)
 8000f3a:	1d88      	adds	r0, r1, #6
 8000f3c:	f001 bdd2 	b.w	8002ae4 <v8bitRegisterDEC>
 8000f40:	240092b0 	.word	0x240092b0

08000f44 <vDEC_A>:
void vDEC_A(){        v8bitRegisterDEC(&reg.A, &reg.F);}
 8000f44:	4901      	ldr	r1, [pc, #4]	; (8000f4c <vDEC_A+0x8>)
 8000f46:	1c48      	adds	r0, r1, #1
 8000f48:	f001 bdcc 	b.w	8002ae4 <v8bitRegisterDEC>
 8000f4c:	240092b0 	.word	0x240092b0

08000f50 <vRLCA>:
void vRLCA(){         vGBFunctionRLCA(&reg.A, &reg.F);}
 8000f50:	4901      	ldr	r1, [pc, #4]	; (8000f58 <vRLCA+0x8>)
 8000f52:	1c48      	adds	r0, r1, #1
 8000f54:	f001 bde6 	b.w	8002b24 <vGBFunctionRLCA>
 8000f58:	240092b0 	.word	0x240092b0

08000f5c <vADDs_HL_BC>:
void vADDs_HL_BC(){   vGBFunction16bitADD(&reg.HL, reg.BC, &reg.F);}
 8000f5c:	4a02      	ldr	r2, [pc, #8]	; (8000f68 <vADDs_HL_BC+0xc>)
 8000f5e:	8851      	ldrh	r1, [r2, #2]
 8000f60:	1d90      	adds	r0, r2, #6
 8000f62:	f001 bdfd 	b.w	8002b60 <vGBFunction16bitADD>
 8000f66:	bf00      	nop
 8000f68:	240092b0 	.word	0x240092b0

08000f6c <vADDs_HL_DE>:
void vADDs_HL_DE(){   vGBFunction16bitADD(&reg.HL, reg.DE, &reg.F);}
 8000f6c:	4a02      	ldr	r2, [pc, #8]	; (8000f78 <vADDs_HL_DE+0xc>)
 8000f6e:	8891      	ldrh	r1, [r2, #4]
 8000f70:	1d90      	adds	r0, r2, #6
 8000f72:	f001 bdf5 	b.w	8002b60 <vGBFunction16bitADD>
 8000f76:	bf00      	nop
 8000f78:	240092b0 	.word	0x240092b0

08000f7c <vADDs_HL_HL>:
void vADDs_HL_HL(){   vGBFunction16bitADD(&reg.HL, reg.HL, &reg.F);}
 8000f7c:	4802      	ldr	r0, [pc, #8]	; (8000f88 <vADDs_HL_HL+0xc>)
 8000f7e:	4602      	mov	r2, r0
 8000f80:	f830 1f06 	ldrh.w	r1, [r0, #6]!
 8000f84:	f001 bdec 	b.w	8002b60 <vGBFunction16bitADD>
 8000f88:	240092b0 	.word	0x240092b0

08000f8c <vADDs_HL_SP>:
void vADDs_HL_SP(){   vGBFunction16bitADD(&reg.HL, reg.SP, &reg.F);}
 8000f8c:	4a02      	ldr	r2, [pc, #8]	; (8000f98 <vADDs_HL_SP+0xc>)
 8000f8e:	8911      	ldrh	r1, [r2, #8]
 8000f90:	1d90      	adds	r0, r2, #6
 8000f92:	f001 bde5 	b.w	8002b60 <vGBFunction16bitADD>
 8000f96:	bf00      	nop
 8000f98:	240092b0 	.word	0x240092b0

08000f9c <vRRCA>:
void vRRCA(){         vGBFunctionRRCA(&reg.A, &reg.F);}
 8000f9c:	4901      	ldr	r1, [pc, #4]	; (8000fa4 <vRRCA+0x8>)
 8000f9e:	1c48      	adds	r0, r1, #1
 8000fa0:	f001 bdcc 	b.w	8002b3c <vGBFunctionRRCA>
 8000fa4:	240092b0 	.word	0x240092b0

08000fa8 <vRLA>:
void vRLA(){          vGBFunctionRLA(&reg.A, &reg.F);}
 8000fa8:	4901      	ldr	r1, [pc, #4]	; (8000fb0 <vRLA+0x8>)
 8000faa:	1c48      	adds	r0, r1, #1
 8000fac:	f001 be00 	b.w	8002bb0 <vGBFunctionRLA>
 8000fb0:	240092b0 	.word	0x240092b0

08000fb4 <vRRA>:
void vRRA(){          vGBFunctionRRA(&reg.A, &reg.F);}
 8000fb4:	4901      	ldr	r1, [pc, #4]	; (8000fbc <vRRA+0x8>)
 8000fb6:	1c48      	adds	r0, r1, #1
 8000fb8:	f001 be08 	b.w	8002bcc <vGBFunctionRRA>
 8000fbc:	240092b0 	.word	0x240092b0

08000fc0 <vJR_NZ_r8>:
void vJR_NZ_r8(){     customDuration = vGBFunctionJR_NZ(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8000fc0:	b538      	push	{r3, r4, r5, lr}
 8000fc2:	4d08      	ldr	r5, [pc, #32]	; (8000fe4 <vJR_NZ_r8+0x24>)
 8000fc4:	462c      	mov	r4, r5
 8000fc6:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 8000fca:	3801      	subs	r0, #1
 8000fcc:	b280      	uxth	r0, r0
 8000fce:	f002 f9bf 	bl	8003350 <ucGBMemoryRead>
 8000fd2:	4629      	mov	r1, r5
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	f001 fe06 	bl	8002be8 <vGBFunctionJR_NZ>
 8000fdc:	4b02      	ldr	r3, [pc, #8]	; (8000fe8 <vJR_NZ_r8+0x28>)
 8000fde:	7018      	strb	r0, [r3, #0]
 8000fe0:	bd38      	pop	{r3, r4, r5, pc}
 8000fe2:	bf00      	nop
 8000fe4:	240092b0 	.word	0x240092b0
 8000fe8:	240090ed 	.word	0x240090ed

08000fec <vDAA>:
void vDAA(){          vGBFunctionDAA(&reg.A, &reg.F);}
 8000fec:	4901      	ldr	r1, [pc, #4]	; (8000ff4 <vDAA+0x8>)
 8000fee:	1c48      	adds	r0, r1, #1
 8000ff0:	f001 be06 	b.w	8002c00 <vGBFunctionDAA>
 8000ff4:	240092b0 	.word	0x240092b0

08000ff8 <vJR_Z_r8>:
void vJR_Z_r8(){      customDuration = vGBFunctionJR_Z(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8000ff8:	b538      	push	{r3, r4, r5, lr}
 8000ffa:	4d08      	ldr	r5, [pc, #32]	; (800101c <vJR_Z_r8+0x24>)
 8000ffc:	462c      	mov	r4, r5
 8000ffe:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 8001002:	3801      	subs	r0, #1
 8001004:	b280      	uxth	r0, r0
 8001006:	f002 f9a3 	bl	8003350 <ucGBMemoryRead>
 800100a:	4629      	mov	r1, r5
 800100c:	4602      	mov	r2, r0
 800100e:	4620      	mov	r0, r4
 8001010:	f001 fe2a 	bl	8002c68 <vGBFunctionJR_Z>
 8001014:	4b02      	ldr	r3, [pc, #8]	; (8001020 <vJR_Z_r8+0x28>)
 8001016:	7018      	strb	r0, [r3, #0]
 8001018:	bd38      	pop	{r3, r4, r5, pc}
 800101a:	bf00      	nop
 800101c:	240092b0 	.word	0x240092b0
 8001020:	240090ed 	.word	0x240090ed

08001024 <vCPL>:
void vCPL(){          reg.A = ~(reg.A); setbit(&reg.F, N_FLAG); setbit(&reg.F, H_FLAG);}
 8001024:	b510      	push	{r4, lr}
 8001026:	4c07      	ldr	r4, [pc, #28]	; (8001044 <vCPL+0x20>)
 8001028:	2106      	movs	r1, #6
 800102a:	7863      	ldrb	r3, [r4, #1]
 800102c:	4620      	mov	r0, r4
 800102e:	43db      	mvns	r3, r3
 8001030:	7063      	strb	r3, [r4, #1]
 8001032:	f001 fd25 	bl	8002a80 <setbit>
 8001036:	4620      	mov	r0, r4
 8001038:	2105      	movs	r1, #5
 800103a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800103e:	f001 bd1f 	b.w	8002a80 <setbit>
 8001042:	bf00      	nop
 8001044:	240092b0 	.word	0x240092b0

08001048 <vSET_0_B>:
void vRES_7_L(){      resetbit(&reg.L, 7);}
void vRES_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 7));}
void vRES_7_A(){      resetbit(&reg.A, 7);}

/*********************0xCX*/
void vSET_0_B(){      setbit(&reg.B, 0);}
 8001048:	2100      	movs	r1, #0
 800104a:	4801      	ldr	r0, [pc, #4]	; (8001050 <vSET_0_B+0x8>)
 800104c:	f001 bd18 	b.w	8002a80 <setbit>
 8001050:	240092b3 	.word	0x240092b3

08001054 <vSET_0_C>:
void vSET_0_C(){      setbit(&reg.C, 0);}
 8001054:	2100      	movs	r1, #0
 8001056:	4801      	ldr	r0, [pc, #4]	; (800105c <vSET_0_C+0x8>)
 8001058:	f001 bd12 	b.w	8002a80 <setbit>
 800105c:	240092b2 	.word	0x240092b2

08001060 <vSET_0_D>:
void vSET_0_D(){      setbit(&reg.D, 0);}
 8001060:	2100      	movs	r1, #0
 8001062:	4801      	ldr	r0, [pc, #4]	; (8001068 <vSET_0_D+0x8>)
 8001064:	f001 bd0c 	b.w	8002a80 <setbit>
 8001068:	240092b5 	.word	0x240092b5

0800106c <vSET_0_E>:
void vSET_0_E(){      setbit(&reg.E, 0);}
 800106c:	2100      	movs	r1, #0
 800106e:	4801      	ldr	r0, [pc, #4]	; (8001074 <vSET_0_E+0x8>)
 8001070:	f001 bd06 	b.w	8002a80 <setbit>
 8001074:	240092b4 	.word	0x240092b4

08001078 <vSET_0_H>:
void vSET_0_H(){      setbit(&reg.H, 0);}
 8001078:	2100      	movs	r1, #0
 800107a:	4801      	ldr	r0, [pc, #4]	; (8001080 <vSET_0_H+0x8>)
 800107c:	f001 bd00 	b.w	8002a80 <setbit>
 8001080:	240092b7 	.word	0x240092b7

08001084 <vSET_0_L>:
void vSET_0_L(){      setbit(&reg.L, 0);}
 8001084:	2100      	movs	r1, #0
 8001086:	4801      	ldr	r0, [pc, #4]	; (800108c <vSET_0_L+0x8>)
 8001088:	f001 bcfa 	b.w	8002a80 <setbit>
 800108c:	240092b6 	.word	0x240092b6

08001090 <vSET_0_A>:
void vSET_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 0));}
void vSET_0_A(){      setbit(&reg.A, 0);}
 8001090:	2100      	movs	r1, #0
 8001092:	4801      	ldr	r0, [pc, #4]	; (8001098 <vSET_0_A+0x8>)
 8001094:	f001 bcf4 	b.w	8002a80 <setbit>
 8001098:	240092b1 	.word	0x240092b1

0800109c <vSET_1_B>:
void vSET_1_B(){      setbit(&reg.B, 1);}
 800109c:	2101      	movs	r1, #1
 800109e:	4801      	ldr	r0, [pc, #4]	; (80010a4 <vSET_1_B+0x8>)
 80010a0:	f001 bcee 	b.w	8002a80 <setbit>
 80010a4:	240092b3 	.word	0x240092b3

080010a8 <vSET_1_C>:
void vSET_1_C(){      setbit(&reg.C, 1);}
 80010a8:	2101      	movs	r1, #1
 80010aa:	4801      	ldr	r0, [pc, #4]	; (80010b0 <vSET_1_C+0x8>)
 80010ac:	f001 bce8 	b.w	8002a80 <setbit>
 80010b0:	240092b2 	.word	0x240092b2

080010b4 <vSET_1_D>:
void vSET_1_D(){      setbit(&reg.D, 1);}
 80010b4:	2101      	movs	r1, #1
 80010b6:	4801      	ldr	r0, [pc, #4]	; (80010bc <vSET_1_D+0x8>)
 80010b8:	f001 bce2 	b.w	8002a80 <setbit>
 80010bc:	240092b5 	.word	0x240092b5

080010c0 <vSET_1_E>:
void vSET_1_E(){      setbit(&reg.E, 1);}
 80010c0:	2101      	movs	r1, #1
 80010c2:	4801      	ldr	r0, [pc, #4]	; (80010c8 <vSET_1_E+0x8>)
 80010c4:	f001 bcdc 	b.w	8002a80 <setbit>
 80010c8:	240092b4 	.word	0x240092b4

080010cc <vSET_1_H>:
void vSET_1_H(){      setbit(&reg.H, 1);}
 80010cc:	2101      	movs	r1, #1
 80010ce:	4801      	ldr	r0, [pc, #4]	; (80010d4 <vSET_1_H+0x8>)
 80010d0:	f001 bcd6 	b.w	8002a80 <setbit>
 80010d4:	240092b7 	.word	0x240092b7

080010d8 <vSET_1_L>:
void vSET_1_L(){      setbit(&reg.L, 1);}
 80010d8:	2101      	movs	r1, #1
 80010da:	4801      	ldr	r0, [pc, #4]	; (80010e0 <vSET_1_L+0x8>)
 80010dc:	f001 bcd0 	b.w	8002a80 <setbit>
 80010e0:	240092b6 	.word	0x240092b6

080010e4 <vSET_1_A>:
void vSET_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 1));}
void vSET_1_A(){      setbit(&reg.A, 1);}
 80010e4:	2101      	movs	r1, #1
 80010e6:	4801      	ldr	r0, [pc, #4]	; (80010ec <vSET_1_A+0x8>)
 80010e8:	f001 bcca 	b.w	8002a80 <setbit>
 80010ec:	240092b1 	.word	0x240092b1

080010f0 <vSET_2_B>:

/*********************0xDX*/
void vSET_2_B(){      setbit(&reg.B, 2);}
 80010f0:	2102      	movs	r1, #2
 80010f2:	4801      	ldr	r0, [pc, #4]	; (80010f8 <vSET_2_B+0x8>)
 80010f4:	f001 bcc4 	b.w	8002a80 <setbit>
 80010f8:	240092b3 	.word	0x240092b3

080010fc <vSET_2_C>:
void vSET_2_C(){      setbit(&reg.C, 2);}
 80010fc:	2102      	movs	r1, #2
 80010fe:	4801      	ldr	r0, [pc, #4]	; (8001104 <vSET_2_C+0x8>)
 8001100:	f001 bcbe 	b.w	8002a80 <setbit>
 8001104:	240092b2 	.word	0x240092b2

08001108 <vSET_2_D>:
void vSET_2_D(){      setbit(&reg.D, 2);}
 8001108:	2102      	movs	r1, #2
 800110a:	4801      	ldr	r0, [pc, #4]	; (8001110 <vSET_2_D+0x8>)
 800110c:	f001 bcb8 	b.w	8002a80 <setbit>
 8001110:	240092b5 	.word	0x240092b5

08001114 <vSET_2_E>:
void vSET_2_E(){      setbit(&reg.E, 2);}
 8001114:	2102      	movs	r1, #2
 8001116:	4801      	ldr	r0, [pc, #4]	; (800111c <vSET_2_E+0x8>)
 8001118:	f001 bcb2 	b.w	8002a80 <setbit>
 800111c:	240092b4 	.word	0x240092b4

08001120 <vSET_2_H>:
void vSET_2_H(){      setbit(&reg.H, 2);}
 8001120:	2102      	movs	r1, #2
 8001122:	4801      	ldr	r0, [pc, #4]	; (8001128 <vSET_2_H+0x8>)
 8001124:	f001 bcac 	b.w	8002a80 <setbit>
 8001128:	240092b7 	.word	0x240092b7

0800112c <vSET_2_L>:
void vSET_2_L(){      setbit(&reg.L, 2);}
 800112c:	2102      	movs	r1, #2
 800112e:	4801      	ldr	r0, [pc, #4]	; (8001134 <vSET_2_L+0x8>)
 8001130:	f001 bca6 	b.w	8002a80 <setbit>
 8001134:	240092b6 	.word	0x240092b6

08001138 <vSET_2_A>:
void vSET_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 2));}
void vSET_2_A(){      setbit(&reg.A, 2);}
 8001138:	2102      	movs	r1, #2
 800113a:	4801      	ldr	r0, [pc, #4]	; (8001140 <vSET_2_A+0x8>)
 800113c:	f001 bca0 	b.w	8002a80 <setbit>
 8001140:	240092b1 	.word	0x240092b1

08001144 <vSET_3_B>:
void vSET_3_B(){      setbit(&reg.B, 3);}
 8001144:	2103      	movs	r1, #3
 8001146:	4801      	ldr	r0, [pc, #4]	; (800114c <vSET_3_B+0x8>)
 8001148:	f001 bc9a 	b.w	8002a80 <setbit>
 800114c:	240092b3 	.word	0x240092b3

08001150 <vSET_3_C>:
void vSET_3_C(){      setbit(&reg.C, 3);}
 8001150:	2103      	movs	r1, #3
 8001152:	4801      	ldr	r0, [pc, #4]	; (8001158 <vSET_3_C+0x8>)
 8001154:	f001 bc94 	b.w	8002a80 <setbit>
 8001158:	240092b2 	.word	0x240092b2

0800115c <vSET_3_D>:
void vSET_3_D(){      setbit(&reg.D, 3);}
 800115c:	2103      	movs	r1, #3
 800115e:	4801      	ldr	r0, [pc, #4]	; (8001164 <vSET_3_D+0x8>)
 8001160:	f001 bc8e 	b.w	8002a80 <setbit>
 8001164:	240092b5 	.word	0x240092b5

08001168 <vSET_3_E>:
void vSET_3_E(){      setbit(&reg.E, 3);}
 8001168:	2103      	movs	r1, #3
 800116a:	4801      	ldr	r0, [pc, #4]	; (8001170 <vSET_3_E+0x8>)
 800116c:	f001 bc88 	b.w	8002a80 <setbit>
 8001170:	240092b4 	.word	0x240092b4

08001174 <vSET_3_H>:
void vSET_3_H(){      setbit(&reg.H, 3);}
 8001174:	2103      	movs	r1, #3
 8001176:	4801      	ldr	r0, [pc, #4]	; (800117c <vSET_3_H+0x8>)
 8001178:	f001 bc82 	b.w	8002a80 <setbit>
 800117c:	240092b7 	.word	0x240092b7

08001180 <vSET_3_L>:
void vSET_3_L(){      setbit(&reg.L, 3);}
 8001180:	2103      	movs	r1, #3
 8001182:	4801      	ldr	r0, [pc, #4]	; (8001188 <vSET_3_L+0x8>)
 8001184:	f001 bc7c 	b.w	8002a80 <setbit>
 8001188:	240092b6 	.word	0x240092b6

0800118c <vSET_3_A>:
void vSET_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 3));}
void vSET_3_A(){      setbit(&reg.A, 3);}
 800118c:	2103      	movs	r1, #3
 800118e:	4801      	ldr	r0, [pc, #4]	; (8001194 <vSET_3_A+0x8>)
 8001190:	f001 bc76 	b.w	8002a80 <setbit>
 8001194:	240092b1 	.word	0x240092b1

08001198 <vSET_4_B>:

/*********************0xEX*/
void vSET_4_B(){      setbit(&reg.B, 4);}
 8001198:	2104      	movs	r1, #4
 800119a:	4801      	ldr	r0, [pc, #4]	; (80011a0 <vSET_4_B+0x8>)
 800119c:	f001 bc70 	b.w	8002a80 <setbit>
 80011a0:	240092b3 	.word	0x240092b3

080011a4 <vSET_4_C>:
void vSET_4_C(){      setbit(&reg.C, 4);}
 80011a4:	2104      	movs	r1, #4
 80011a6:	4801      	ldr	r0, [pc, #4]	; (80011ac <vSET_4_C+0x8>)
 80011a8:	f001 bc6a 	b.w	8002a80 <setbit>
 80011ac:	240092b2 	.word	0x240092b2

080011b0 <vSET_4_D>:
void vSET_4_D(){      setbit(&reg.D, 4);}
 80011b0:	2104      	movs	r1, #4
 80011b2:	4801      	ldr	r0, [pc, #4]	; (80011b8 <vSET_4_D+0x8>)
 80011b4:	f001 bc64 	b.w	8002a80 <setbit>
 80011b8:	240092b5 	.word	0x240092b5

080011bc <vSET_4_E>:
void vSET_4_E(){      setbit(&reg.E, 4);}
 80011bc:	2104      	movs	r1, #4
 80011be:	4801      	ldr	r0, [pc, #4]	; (80011c4 <vSET_4_E+0x8>)
 80011c0:	f001 bc5e 	b.w	8002a80 <setbit>
 80011c4:	240092b4 	.word	0x240092b4

080011c8 <vSET_4_H>:
void vSET_4_H(){      setbit(&reg.H, 4);}
 80011c8:	2104      	movs	r1, #4
 80011ca:	4801      	ldr	r0, [pc, #4]	; (80011d0 <vSET_4_H+0x8>)
 80011cc:	f001 bc58 	b.w	8002a80 <setbit>
 80011d0:	240092b7 	.word	0x240092b7

080011d4 <vSET_4_L>:
void vSET_4_L(){      setbit(&reg.L, 4);}
 80011d4:	2104      	movs	r1, #4
 80011d6:	4801      	ldr	r0, [pc, #4]	; (80011dc <vSET_4_L+0x8>)
 80011d8:	f001 bc52 	b.w	8002a80 <setbit>
 80011dc:	240092b6 	.word	0x240092b6

080011e0 <vSET_4_A>:
void vSET_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 4));}
void vSET_4_A(){      setbit(&reg.A, 4);}
 80011e0:	2104      	movs	r1, #4
 80011e2:	4801      	ldr	r0, [pc, #4]	; (80011e8 <vSET_4_A+0x8>)
 80011e4:	f001 bc4c 	b.w	8002a80 <setbit>
 80011e8:	240092b1 	.word	0x240092b1

080011ec <vSET_5_B>:
void vSET_5_B(){      setbit(&reg.B, 5);}
 80011ec:	2105      	movs	r1, #5
 80011ee:	4801      	ldr	r0, [pc, #4]	; (80011f4 <vSET_5_B+0x8>)
 80011f0:	f001 bc46 	b.w	8002a80 <setbit>
 80011f4:	240092b3 	.word	0x240092b3

080011f8 <vSET_5_C>:
void vSET_5_C(){      setbit(&reg.C, 5);}
 80011f8:	2105      	movs	r1, #5
 80011fa:	4801      	ldr	r0, [pc, #4]	; (8001200 <vSET_5_C+0x8>)
 80011fc:	f001 bc40 	b.w	8002a80 <setbit>
 8001200:	240092b2 	.word	0x240092b2

08001204 <vSET_5_D>:
void vSET_5_D(){      setbit(&reg.D, 5);}
 8001204:	2105      	movs	r1, #5
 8001206:	4801      	ldr	r0, [pc, #4]	; (800120c <vSET_5_D+0x8>)
 8001208:	f001 bc3a 	b.w	8002a80 <setbit>
 800120c:	240092b5 	.word	0x240092b5

08001210 <vSET_5_E>:
void vSET_5_E(){      setbit(&reg.E, 5);}
 8001210:	2105      	movs	r1, #5
 8001212:	4801      	ldr	r0, [pc, #4]	; (8001218 <vSET_5_E+0x8>)
 8001214:	f001 bc34 	b.w	8002a80 <setbit>
 8001218:	240092b4 	.word	0x240092b4

0800121c <vSET_5_H>:
void vSET_5_H(){      setbit(&reg.H, 5);}
 800121c:	2105      	movs	r1, #5
 800121e:	4801      	ldr	r0, [pc, #4]	; (8001224 <vSET_5_H+0x8>)
 8001220:	f001 bc2e 	b.w	8002a80 <setbit>
 8001224:	240092b7 	.word	0x240092b7

08001228 <vSET_5_L>:
void vSET_5_L(){      setbit(&reg.L, 5);}
 8001228:	2105      	movs	r1, #5
 800122a:	4801      	ldr	r0, [pc, #4]	; (8001230 <vSET_5_L+0x8>)
 800122c:	f001 bc28 	b.w	8002a80 <setbit>
 8001230:	240092b6 	.word	0x240092b6

08001234 <vSET_5_A>:
void vSET_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 5));}
void vSET_5_A(){      setbit(&reg.A, 5);}
 8001234:	2105      	movs	r1, #5
 8001236:	4801      	ldr	r0, [pc, #4]	; (800123c <vSET_5_A+0x8>)
 8001238:	f001 bc22 	b.w	8002a80 <setbit>
 800123c:	240092b1 	.word	0x240092b1

08001240 <vSET_6_B>:

/*********************0xFX*/
void vSET_6_B(){      setbit(&reg.B, 6);}
 8001240:	2106      	movs	r1, #6
 8001242:	4801      	ldr	r0, [pc, #4]	; (8001248 <vSET_6_B+0x8>)
 8001244:	f001 bc1c 	b.w	8002a80 <setbit>
 8001248:	240092b3 	.word	0x240092b3

0800124c <vSET_6_C>:
void vSET_6_C(){      setbit(&reg.C, 6);}
 800124c:	2106      	movs	r1, #6
 800124e:	4801      	ldr	r0, [pc, #4]	; (8001254 <vSET_6_C+0x8>)
 8001250:	f001 bc16 	b.w	8002a80 <setbit>
 8001254:	240092b2 	.word	0x240092b2

08001258 <vSET_6_D>:
void vSET_6_D(){      setbit(&reg.D, 6);}
 8001258:	2106      	movs	r1, #6
 800125a:	4801      	ldr	r0, [pc, #4]	; (8001260 <vSET_6_D+0x8>)
 800125c:	f001 bc10 	b.w	8002a80 <setbit>
 8001260:	240092b5 	.word	0x240092b5

08001264 <vSET_6_E>:
void vSET_6_E(){      setbit(&reg.E, 6);}
 8001264:	2106      	movs	r1, #6
 8001266:	4801      	ldr	r0, [pc, #4]	; (800126c <vSET_6_E+0x8>)
 8001268:	f001 bc0a 	b.w	8002a80 <setbit>
 800126c:	240092b4 	.word	0x240092b4

08001270 <vSET_6_H>:
void vSET_6_H(){      setbit(&reg.H, 6);}
 8001270:	2106      	movs	r1, #6
 8001272:	4801      	ldr	r0, [pc, #4]	; (8001278 <vSET_6_H+0x8>)
 8001274:	f001 bc04 	b.w	8002a80 <setbit>
 8001278:	240092b7 	.word	0x240092b7

0800127c <vSET_6_L>:
void vSET_6_L(){      setbit(&reg.L, 6);}
 800127c:	2106      	movs	r1, #6
 800127e:	4801      	ldr	r0, [pc, #4]	; (8001284 <vSET_6_L+0x8>)
 8001280:	f001 bbfe 	b.w	8002a80 <setbit>
 8001284:	240092b6 	.word	0x240092b6

08001288 <vSET_6_A>:
void vSET_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 6));}
void vSET_6_A(){      setbit(&reg.A, 6);}
 8001288:	2106      	movs	r1, #6
 800128a:	4801      	ldr	r0, [pc, #4]	; (8001290 <vSET_6_A+0x8>)
 800128c:	f001 bbf8 	b.w	8002a80 <setbit>
 8001290:	240092b1 	.word	0x240092b1

08001294 <vSET_7_B>:
void vSET_7_B(){      setbit(&reg.B, 7);}
 8001294:	2107      	movs	r1, #7
 8001296:	4801      	ldr	r0, [pc, #4]	; (800129c <vSET_7_B+0x8>)
 8001298:	f001 bbf2 	b.w	8002a80 <setbit>
 800129c:	240092b3 	.word	0x240092b3

080012a0 <vSET_7_C>:
void vSET_7_C(){      setbit(&reg.C, 7);}
 80012a0:	2107      	movs	r1, #7
 80012a2:	4801      	ldr	r0, [pc, #4]	; (80012a8 <vSET_7_C+0x8>)
 80012a4:	f001 bbec 	b.w	8002a80 <setbit>
 80012a8:	240092b2 	.word	0x240092b2

080012ac <vSET_7_D>:
void vSET_7_D(){      setbit(&reg.D, 7);}
 80012ac:	2107      	movs	r1, #7
 80012ae:	4801      	ldr	r0, [pc, #4]	; (80012b4 <vSET_7_D+0x8>)
 80012b0:	f001 bbe6 	b.w	8002a80 <setbit>
 80012b4:	240092b5 	.word	0x240092b5

080012b8 <vSET_7_E>:
void vSET_7_E(){      setbit(&reg.E, 7);}
 80012b8:	2107      	movs	r1, #7
 80012ba:	4801      	ldr	r0, [pc, #4]	; (80012c0 <vSET_7_E+0x8>)
 80012bc:	f001 bbe0 	b.w	8002a80 <setbit>
 80012c0:	240092b4 	.word	0x240092b4

080012c4 <vSET_7_H>:
void vSET_7_H(){      setbit(&reg.H, 7);}
 80012c4:	2107      	movs	r1, #7
 80012c6:	4801      	ldr	r0, [pc, #4]	; (80012cc <vSET_7_H+0x8>)
 80012c8:	f001 bbda 	b.w	8002a80 <setbit>
 80012cc:	240092b7 	.word	0x240092b7

080012d0 <vSET_7_L>:
void vSET_7_L(){      setbit(&reg.L, 7);}
 80012d0:	2107      	movs	r1, #7
 80012d2:	4801      	ldr	r0, [pc, #4]	; (80012d8 <vSET_7_L+0x8>)
 80012d4:	f001 bbd4 	b.w	8002a80 <setbit>
 80012d8:	240092b6 	.word	0x240092b6

080012dc <vSET_7_A>:
void vSET_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 7));}
void vSET_7_A(){      setbit(&reg.A, 7);}
 80012dc:	2107      	movs	r1, #7
 80012de:	4801      	ldr	r0, [pc, #4]	; (80012e4 <vSET_7_A+0x8>)
 80012e0:	f001 bbce 	b.w	8002a80 <setbit>
 80012e4:	240092b1 	.word	0x240092b1

080012e8 <vJR_NC_r8>:
void vJR_NC_r8(){     customDuration = vGBFunctionJR_NC(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80012e8:	b538      	push	{r3, r4, r5, lr}
 80012ea:	4d08      	ldr	r5, [pc, #32]	; (800130c <vJR_NC_r8+0x24>)
 80012ec:	462c      	mov	r4, r5
 80012ee:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 80012f2:	3801      	subs	r0, #1
 80012f4:	b280      	uxth	r0, r0
 80012f6:	f002 f82b 	bl	8003350 <ucGBMemoryRead>
 80012fa:	4629      	mov	r1, r5
 80012fc:	4602      	mov	r2, r0
 80012fe:	4620      	mov	r0, r4
 8001300:	f001 fcbe 	bl	8002c80 <vGBFunctionJR_NC>
 8001304:	4b02      	ldr	r3, [pc, #8]	; (8001310 <vJR_NC_r8+0x28>)
 8001306:	7018      	strb	r0, [r3, #0]
 8001308:	bd38      	pop	{r3, r4, r5, pc}
 800130a:	bf00      	nop
 800130c:	240092b0 	.word	0x240092b0
 8001310:	240090ed 	.word	0x240090ed

08001314 <vINC_HL>:
void vINC_HL(){       vMemoryLocationINC(reg.HL, &reg.F);}
 8001314:	4901      	ldr	r1, [pc, #4]	; (800131c <vINC_HL+0x8>)
 8001316:	88c8      	ldrh	r0, [r1, #6]
 8001318:	f001 bcbe 	b.w	8002c98 <vMemoryLocationINC>
 800131c:	240092b0 	.word	0x240092b0

08001320 <vDEC_HL>:
void vDEC_HL(){       vMemoryLocationDEC(reg.HL, &reg.F);}
 8001320:	4901      	ldr	r1, [pc, #4]	; (8001328 <vDEC_HL+0x8>)
 8001322:	88c8      	ldrh	r0, [r1, #6]
 8001324:	f001 bce2 	b.w	8002cec <vMemoryLocationDEC>
 8001328:	240092b0 	.word	0x240092b0

0800132c <vSCF>:
void vSCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); setbit(&reg.F, C_FLAG);}
 800132c:	b508      	push	{r3, lr}
 800132e:	4807      	ldr	r0, [pc, #28]	; (800134c <vSCF+0x20>)
 8001330:	2106      	movs	r1, #6
 8001332:	f001 fbad 	bl	8002a90 <resetbit>
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <vSCF+0x20>)
 8001338:	2105      	movs	r1, #5
 800133a:	f001 fba9 	bl	8002a90 <resetbit>
 800133e:	4803      	ldr	r0, [pc, #12]	; (800134c <vSCF+0x20>)
 8001340:	2104      	movs	r1, #4
 8001342:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001346:	f001 bb9b 	b.w	8002a80 <setbit>
 800134a:	bf00      	nop
 800134c:	240092b0 	.word	0x240092b0

08001350 <vRES_0_B>:
void vRES_0_B(){      resetbit(&reg.B, 0);}
 8001350:	2100      	movs	r1, #0
 8001352:	4801      	ldr	r0, [pc, #4]	; (8001358 <vRES_0_B+0x8>)
 8001354:	f001 bb9c 	b.w	8002a90 <resetbit>
 8001358:	240092b3 	.word	0x240092b3

0800135c <vRES_0_C>:
void vRES_0_C(){      resetbit(&reg.C, 0);}
 800135c:	2100      	movs	r1, #0
 800135e:	4801      	ldr	r0, [pc, #4]	; (8001364 <vRES_0_C+0x8>)
 8001360:	f001 bb96 	b.w	8002a90 <resetbit>
 8001364:	240092b2 	.word	0x240092b2

08001368 <vRES_0_D>:
void vRES_0_D(){      resetbit(&reg.D, 0);}
 8001368:	2100      	movs	r1, #0
 800136a:	4801      	ldr	r0, [pc, #4]	; (8001370 <vRES_0_D+0x8>)
 800136c:	f001 bb90 	b.w	8002a90 <resetbit>
 8001370:	240092b5 	.word	0x240092b5

08001374 <vRES_0_E>:
void vRES_0_E(){      resetbit(&reg.E, 0);}
 8001374:	2100      	movs	r1, #0
 8001376:	4801      	ldr	r0, [pc, #4]	; (800137c <vRES_0_E+0x8>)
 8001378:	f001 bb8a 	b.w	8002a90 <resetbit>
 800137c:	240092b4 	.word	0x240092b4

08001380 <vRES_0_H>:
void vRES_0_H(){      resetbit(&reg.H, 0);}
 8001380:	2100      	movs	r1, #0
 8001382:	4801      	ldr	r0, [pc, #4]	; (8001388 <vRES_0_H+0x8>)
 8001384:	f001 bb84 	b.w	8002a90 <resetbit>
 8001388:	240092b7 	.word	0x240092b7

0800138c <vRES_0_L>:
void vRES_0_L(){      resetbit(&reg.L, 0);}
 800138c:	2100      	movs	r1, #0
 800138e:	4801      	ldr	r0, [pc, #4]	; (8001394 <vRES_0_L+0x8>)
 8001390:	f001 bb7e 	b.w	8002a90 <resetbit>
 8001394:	240092b6 	.word	0x240092b6

08001398 <vRES_0_A>:
void vRES_0_A(){      resetbit(&reg.A, 0);}
 8001398:	2100      	movs	r1, #0
 800139a:	4801      	ldr	r0, [pc, #4]	; (80013a0 <vRES_0_A+0x8>)
 800139c:	f001 bb78 	b.w	8002a90 <resetbit>
 80013a0:	240092b1 	.word	0x240092b1

080013a4 <vRES_1_B>:
void vRES_1_B(){      resetbit(&reg.B, 1);}
 80013a4:	2101      	movs	r1, #1
 80013a6:	4801      	ldr	r0, [pc, #4]	; (80013ac <vRES_1_B+0x8>)
 80013a8:	f001 bb72 	b.w	8002a90 <resetbit>
 80013ac:	240092b3 	.word	0x240092b3

080013b0 <vRES_1_C>:
void vRES_1_C(){      resetbit(&reg.C, 1);}
 80013b0:	2101      	movs	r1, #1
 80013b2:	4801      	ldr	r0, [pc, #4]	; (80013b8 <vRES_1_C+0x8>)
 80013b4:	f001 bb6c 	b.w	8002a90 <resetbit>
 80013b8:	240092b2 	.word	0x240092b2

080013bc <vRES_1_D>:
void vRES_1_D(){      resetbit(&reg.D, 1);}
 80013bc:	2101      	movs	r1, #1
 80013be:	4801      	ldr	r0, [pc, #4]	; (80013c4 <vRES_1_D+0x8>)
 80013c0:	f001 bb66 	b.w	8002a90 <resetbit>
 80013c4:	240092b5 	.word	0x240092b5

080013c8 <vRES_1_E>:
void vRES_1_E(){      resetbit(&reg.E, 1);}
 80013c8:	2101      	movs	r1, #1
 80013ca:	4801      	ldr	r0, [pc, #4]	; (80013d0 <vRES_1_E+0x8>)
 80013cc:	f001 bb60 	b.w	8002a90 <resetbit>
 80013d0:	240092b4 	.word	0x240092b4

080013d4 <vRES_1_H>:
void vRES_1_H(){      resetbit(&reg.H, 1);}
 80013d4:	2101      	movs	r1, #1
 80013d6:	4801      	ldr	r0, [pc, #4]	; (80013dc <vRES_1_H+0x8>)
 80013d8:	f001 bb5a 	b.w	8002a90 <resetbit>
 80013dc:	240092b7 	.word	0x240092b7

080013e0 <vRES_1_L>:
void vRES_1_L(){      resetbit(&reg.L, 1);}
 80013e0:	2101      	movs	r1, #1
 80013e2:	4801      	ldr	r0, [pc, #4]	; (80013e8 <vRES_1_L+0x8>)
 80013e4:	f001 bb54 	b.w	8002a90 <resetbit>
 80013e8:	240092b6 	.word	0x240092b6

080013ec <vRES_1_A>:
void vRES_1_A(){      resetbit(&reg.A, 1);}
 80013ec:	2101      	movs	r1, #1
 80013ee:	4801      	ldr	r0, [pc, #4]	; (80013f4 <vRES_1_A+0x8>)
 80013f0:	f001 bb4e 	b.w	8002a90 <resetbit>
 80013f4:	240092b1 	.word	0x240092b1

080013f8 <vRES_2_B>:
void vRES_2_B(){      resetbit(&reg.B, 2);}
 80013f8:	2102      	movs	r1, #2
 80013fa:	4801      	ldr	r0, [pc, #4]	; (8001400 <vRES_2_B+0x8>)
 80013fc:	f001 bb48 	b.w	8002a90 <resetbit>
 8001400:	240092b3 	.word	0x240092b3

08001404 <vRES_2_C>:
void vRES_2_C(){      resetbit(&reg.C, 2);}
 8001404:	2102      	movs	r1, #2
 8001406:	4801      	ldr	r0, [pc, #4]	; (800140c <vRES_2_C+0x8>)
 8001408:	f001 bb42 	b.w	8002a90 <resetbit>
 800140c:	240092b2 	.word	0x240092b2

08001410 <vRES_2_D>:
void vRES_2_D(){      resetbit(&reg.D, 2);}
 8001410:	2102      	movs	r1, #2
 8001412:	4801      	ldr	r0, [pc, #4]	; (8001418 <vRES_2_D+0x8>)
 8001414:	f001 bb3c 	b.w	8002a90 <resetbit>
 8001418:	240092b5 	.word	0x240092b5

0800141c <vRES_2_E>:
void vRES_2_E(){      resetbit(&reg.E, 2);}
 800141c:	2102      	movs	r1, #2
 800141e:	4801      	ldr	r0, [pc, #4]	; (8001424 <vRES_2_E+0x8>)
 8001420:	f001 bb36 	b.w	8002a90 <resetbit>
 8001424:	240092b4 	.word	0x240092b4

08001428 <vRES_2_H>:
void vRES_2_H(){      resetbit(&reg.H, 2);}
 8001428:	2102      	movs	r1, #2
 800142a:	4801      	ldr	r0, [pc, #4]	; (8001430 <vRES_2_H+0x8>)
 800142c:	f001 bb30 	b.w	8002a90 <resetbit>
 8001430:	240092b7 	.word	0x240092b7

08001434 <vRES_2_L>:
void vRES_2_L(){      resetbit(&reg.L, 2);}
 8001434:	2102      	movs	r1, #2
 8001436:	4801      	ldr	r0, [pc, #4]	; (800143c <vRES_2_L+0x8>)
 8001438:	f001 bb2a 	b.w	8002a90 <resetbit>
 800143c:	240092b6 	.word	0x240092b6

08001440 <vRES_2_A>:
void vRES_2_A(){      resetbit(&reg.A, 2);}
 8001440:	2102      	movs	r1, #2
 8001442:	4801      	ldr	r0, [pc, #4]	; (8001448 <vRES_2_A+0x8>)
 8001444:	f001 bb24 	b.w	8002a90 <resetbit>
 8001448:	240092b1 	.word	0x240092b1

0800144c <vRES_3_B>:
void vRES_3_B(){      resetbit(&reg.B, 3);}
 800144c:	2103      	movs	r1, #3
 800144e:	4801      	ldr	r0, [pc, #4]	; (8001454 <vRES_3_B+0x8>)
 8001450:	f001 bb1e 	b.w	8002a90 <resetbit>
 8001454:	240092b3 	.word	0x240092b3

08001458 <vRES_3_C>:
void vRES_3_C(){      resetbit(&reg.C, 3);}
 8001458:	2103      	movs	r1, #3
 800145a:	4801      	ldr	r0, [pc, #4]	; (8001460 <vRES_3_C+0x8>)
 800145c:	f001 bb18 	b.w	8002a90 <resetbit>
 8001460:	240092b2 	.word	0x240092b2

08001464 <vRES_3_D>:
void vRES_3_D(){      resetbit(&reg.D, 3);}
 8001464:	2103      	movs	r1, #3
 8001466:	4801      	ldr	r0, [pc, #4]	; (800146c <vRES_3_D+0x8>)
 8001468:	f001 bb12 	b.w	8002a90 <resetbit>
 800146c:	240092b5 	.word	0x240092b5

08001470 <vRES_3_E>:
void vRES_3_E(){      resetbit(&reg.E, 3);}
 8001470:	2103      	movs	r1, #3
 8001472:	4801      	ldr	r0, [pc, #4]	; (8001478 <vRES_3_E+0x8>)
 8001474:	f001 bb0c 	b.w	8002a90 <resetbit>
 8001478:	240092b4 	.word	0x240092b4

0800147c <vRES_3_H>:
void vRES_3_H(){      resetbit(&reg.H, 3);}
 800147c:	2103      	movs	r1, #3
 800147e:	4801      	ldr	r0, [pc, #4]	; (8001484 <vRES_3_H+0x8>)
 8001480:	f001 bb06 	b.w	8002a90 <resetbit>
 8001484:	240092b7 	.word	0x240092b7

08001488 <vRES_3_L>:
void vRES_3_L(){      resetbit(&reg.L, 3);}
 8001488:	2103      	movs	r1, #3
 800148a:	4801      	ldr	r0, [pc, #4]	; (8001490 <vRES_3_L+0x8>)
 800148c:	f001 bb00 	b.w	8002a90 <resetbit>
 8001490:	240092b6 	.word	0x240092b6

08001494 <vRES_3_A>:
void vRES_3_A(){      resetbit(&reg.A, 3);}
 8001494:	2103      	movs	r1, #3
 8001496:	4801      	ldr	r0, [pc, #4]	; (800149c <vRES_3_A+0x8>)
 8001498:	f001 bafa 	b.w	8002a90 <resetbit>
 800149c:	240092b1 	.word	0x240092b1

080014a0 <vRES_4_B>:
void vRES_4_B(){      resetbit(&reg.B, 4);}
 80014a0:	2104      	movs	r1, #4
 80014a2:	4801      	ldr	r0, [pc, #4]	; (80014a8 <vRES_4_B+0x8>)
 80014a4:	f001 baf4 	b.w	8002a90 <resetbit>
 80014a8:	240092b3 	.word	0x240092b3

080014ac <vRES_4_C>:
void vRES_4_C(){      resetbit(&reg.C, 4);}
 80014ac:	2104      	movs	r1, #4
 80014ae:	4801      	ldr	r0, [pc, #4]	; (80014b4 <vRES_4_C+0x8>)
 80014b0:	f001 baee 	b.w	8002a90 <resetbit>
 80014b4:	240092b2 	.word	0x240092b2

080014b8 <vRES_4_D>:
void vRES_4_D(){      resetbit(&reg.D, 4);}
 80014b8:	2104      	movs	r1, #4
 80014ba:	4801      	ldr	r0, [pc, #4]	; (80014c0 <vRES_4_D+0x8>)
 80014bc:	f001 bae8 	b.w	8002a90 <resetbit>
 80014c0:	240092b5 	.word	0x240092b5

080014c4 <vRES_4_E>:
void vRES_4_E(){      resetbit(&reg.E, 4);}
 80014c4:	2104      	movs	r1, #4
 80014c6:	4801      	ldr	r0, [pc, #4]	; (80014cc <vRES_4_E+0x8>)
 80014c8:	f001 bae2 	b.w	8002a90 <resetbit>
 80014cc:	240092b4 	.word	0x240092b4

080014d0 <vRES_4_H>:
void vRES_4_H(){      resetbit(&reg.H, 4);}
 80014d0:	2104      	movs	r1, #4
 80014d2:	4801      	ldr	r0, [pc, #4]	; (80014d8 <vRES_4_H+0x8>)
 80014d4:	f001 badc 	b.w	8002a90 <resetbit>
 80014d8:	240092b7 	.word	0x240092b7

080014dc <vRES_4_L>:
void vRES_4_L(){      resetbit(&reg.L, 4);}
 80014dc:	2104      	movs	r1, #4
 80014de:	4801      	ldr	r0, [pc, #4]	; (80014e4 <vRES_4_L+0x8>)
 80014e0:	f001 bad6 	b.w	8002a90 <resetbit>
 80014e4:	240092b6 	.word	0x240092b6

080014e8 <vRES_4_A>:
void vRES_4_A(){      resetbit(&reg.A, 4);}
 80014e8:	2104      	movs	r1, #4
 80014ea:	4801      	ldr	r0, [pc, #4]	; (80014f0 <vRES_4_A+0x8>)
 80014ec:	f001 bad0 	b.w	8002a90 <resetbit>
 80014f0:	240092b1 	.word	0x240092b1

080014f4 <vRES_5_B>:
void vRES_5_B(){      resetbit(&reg.B, 5);}
 80014f4:	2105      	movs	r1, #5
 80014f6:	4801      	ldr	r0, [pc, #4]	; (80014fc <vRES_5_B+0x8>)
 80014f8:	f001 baca 	b.w	8002a90 <resetbit>
 80014fc:	240092b3 	.word	0x240092b3

08001500 <vRES_5_C>:
void vRES_5_C(){      resetbit(&reg.C, 5);}
 8001500:	2105      	movs	r1, #5
 8001502:	4801      	ldr	r0, [pc, #4]	; (8001508 <vRES_5_C+0x8>)
 8001504:	f001 bac4 	b.w	8002a90 <resetbit>
 8001508:	240092b2 	.word	0x240092b2

0800150c <vRES_5_D>:
void vRES_5_D(){      resetbit(&reg.D, 5);}
 800150c:	2105      	movs	r1, #5
 800150e:	4801      	ldr	r0, [pc, #4]	; (8001514 <vRES_5_D+0x8>)
 8001510:	f001 babe 	b.w	8002a90 <resetbit>
 8001514:	240092b5 	.word	0x240092b5

08001518 <vRES_5_E>:
void vRES_5_E(){      resetbit(&reg.E, 5);}
 8001518:	2105      	movs	r1, #5
 800151a:	4801      	ldr	r0, [pc, #4]	; (8001520 <vRES_5_E+0x8>)
 800151c:	f001 bab8 	b.w	8002a90 <resetbit>
 8001520:	240092b4 	.word	0x240092b4

08001524 <vRES_5_H>:
void vRES_5_H(){      resetbit(&reg.H, 5);}
 8001524:	2105      	movs	r1, #5
 8001526:	4801      	ldr	r0, [pc, #4]	; (800152c <vRES_5_H+0x8>)
 8001528:	f001 bab2 	b.w	8002a90 <resetbit>
 800152c:	240092b7 	.word	0x240092b7

08001530 <vRES_5_L>:
void vRES_5_L(){      resetbit(&reg.L, 5);}
 8001530:	2105      	movs	r1, #5
 8001532:	4801      	ldr	r0, [pc, #4]	; (8001538 <vRES_5_L+0x8>)
 8001534:	f001 baac 	b.w	8002a90 <resetbit>
 8001538:	240092b6 	.word	0x240092b6

0800153c <vRES_5_A>:
void vRES_5_A(){      resetbit(&reg.A, 5);}
 800153c:	2105      	movs	r1, #5
 800153e:	4801      	ldr	r0, [pc, #4]	; (8001544 <vRES_5_A+0x8>)
 8001540:	f001 baa6 	b.w	8002a90 <resetbit>
 8001544:	240092b1 	.word	0x240092b1

08001548 <vRES_6_B>:
void vRES_6_B(){      resetbit(&reg.B, 6);}
 8001548:	2106      	movs	r1, #6
 800154a:	4801      	ldr	r0, [pc, #4]	; (8001550 <vRES_6_B+0x8>)
 800154c:	f001 baa0 	b.w	8002a90 <resetbit>
 8001550:	240092b3 	.word	0x240092b3

08001554 <vRES_6_C>:
void vRES_6_C(){      resetbit(&reg.C, 6);}
 8001554:	2106      	movs	r1, #6
 8001556:	4801      	ldr	r0, [pc, #4]	; (800155c <vRES_6_C+0x8>)
 8001558:	f001 ba9a 	b.w	8002a90 <resetbit>
 800155c:	240092b2 	.word	0x240092b2

08001560 <vRES_6_D>:
void vRES_6_D(){      resetbit(&reg.D, 6);}
 8001560:	2106      	movs	r1, #6
 8001562:	4801      	ldr	r0, [pc, #4]	; (8001568 <vRES_6_D+0x8>)
 8001564:	f001 ba94 	b.w	8002a90 <resetbit>
 8001568:	240092b5 	.word	0x240092b5

0800156c <vRES_6_E>:
void vRES_6_E(){      resetbit(&reg.E, 6);}
 800156c:	2106      	movs	r1, #6
 800156e:	4801      	ldr	r0, [pc, #4]	; (8001574 <vRES_6_E+0x8>)
 8001570:	f001 ba8e 	b.w	8002a90 <resetbit>
 8001574:	240092b4 	.word	0x240092b4

08001578 <vRES_6_H>:
void vRES_6_H(){      resetbit(&reg.H, 6);}
 8001578:	2106      	movs	r1, #6
 800157a:	4801      	ldr	r0, [pc, #4]	; (8001580 <vRES_6_H+0x8>)
 800157c:	f001 ba88 	b.w	8002a90 <resetbit>
 8001580:	240092b7 	.word	0x240092b7

08001584 <vRES_6_L>:
void vRES_6_L(){      resetbit(&reg.L, 6);}
 8001584:	2106      	movs	r1, #6
 8001586:	4801      	ldr	r0, [pc, #4]	; (800158c <vRES_6_L+0x8>)
 8001588:	f001 ba82 	b.w	8002a90 <resetbit>
 800158c:	240092b6 	.word	0x240092b6

08001590 <vRES_6_A>:
void vRES_6_A(){      resetbit(&reg.A, 6);}
 8001590:	2106      	movs	r1, #6
 8001592:	4801      	ldr	r0, [pc, #4]	; (8001598 <vRES_6_A+0x8>)
 8001594:	f001 ba7c 	b.w	8002a90 <resetbit>
 8001598:	240092b1 	.word	0x240092b1

0800159c <vRES_7_B>:
void vRES_7_B(){      resetbit(&reg.B, 7);}
 800159c:	2107      	movs	r1, #7
 800159e:	4801      	ldr	r0, [pc, #4]	; (80015a4 <vRES_7_B+0x8>)
 80015a0:	f001 ba76 	b.w	8002a90 <resetbit>
 80015a4:	240092b3 	.word	0x240092b3

080015a8 <vRES_7_C>:
void vRES_7_C(){      resetbit(&reg.C, 7);}
 80015a8:	2107      	movs	r1, #7
 80015aa:	4801      	ldr	r0, [pc, #4]	; (80015b0 <vRES_7_C+0x8>)
 80015ac:	f001 ba70 	b.w	8002a90 <resetbit>
 80015b0:	240092b2 	.word	0x240092b2

080015b4 <vRES_7_D>:
void vRES_7_D(){      resetbit(&reg.D, 7);}
 80015b4:	2107      	movs	r1, #7
 80015b6:	4801      	ldr	r0, [pc, #4]	; (80015bc <vRES_7_D+0x8>)
 80015b8:	f001 ba6a 	b.w	8002a90 <resetbit>
 80015bc:	240092b5 	.word	0x240092b5

080015c0 <vRES_7_E>:
void vRES_7_E(){      resetbit(&reg.E, 7);}
 80015c0:	2107      	movs	r1, #7
 80015c2:	4801      	ldr	r0, [pc, #4]	; (80015c8 <vRES_7_E+0x8>)
 80015c4:	f001 ba64 	b.w	8002a90 <resetbit>
 80015c8:	240092b4 	.word	0x240092b4

080015cc <vRES_7_H>:
void vRES_7_H(){      resetbit(&reg.H, 7);}
 80015cc:	2107      	movs	r1, #7
 80015ce:	4801      	ldr	r0, [pc, #4]	; (80015d4 <vRES_7_H+0x8>)
 80015d0:	f001 ba5e 	b.w	8002a90 <resetbit>
 80015d4:	240092b7 	.word	0x240092b7

080015d8 <vRES_7_L>:
void vRES_7_L(){      resetbit(&reg.L, 7);}
 80015d8:	2107      	movs	r1, #7
 80015da:	4801      	ldr	r0, [pc, #4]	; (80015e0 <vRES_7_L+0x8>)
 80015dc:	f001 ba58 	b.w	8002a90 <resetbit>
 80015e0:	240092b6 	.word	0x240092b6

080015e4 <vRES_7_A>:
void vRES_7_A(){      resetbit(&reg.A, 7);}
 80015e4:	2107      	movs	r1, #7
 80015e6:	4801      	ldr	r0, [pc, #4]	; (80015ec <vRES_7_A+0x8>)
 80015e8:	f001 ba52 	b.w	8002a90 <resetbit>
 80015ec:	240092b1 	.word	0x240092b1

080015f0 <vJR_C_r8>:
void vJR_C_r8(){      customDuration = vGBFunctionJR_C(&reg.PC, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80015f0:	b538      	push	{r3, r4, r5, lr}
 80015f2:	4d08      	ldr	r5, [pc, #32]	; (8001614 <vJR_C_r8+0x24>)
 80015f4:	462c      	mov	r4, r5
 80015f6:	f834 0f0a 	ldrh.w	r0, [r4, #10]!
 80015fa:	3801      	subs	r0, #1
 80015fc:	b280      	uxth	r0, r0
 80015fe:	f001 fea7 	bl	8003350 <ucGBMemoryRead>
 8001602:	4629      	mov	r1, r5
 8001604:	4602      	mov	r2, r0
 8001606:	4620      	mov	r0, r4
 8001608:	f001 fb98 	bl	8002d3c <vGBFunctionJR_C>
 800160c:	4b02      	ldr	r3, [pc, #8]	; (8001618 <vJR_C_r8+0x28>)
 800160e:	7018      	strb	r0, [r3, #0]
 8001610:	bd38      	pop	{r3, r4, r5, pc}
 8001612:	bf00      	nop
 8001614:	240092b0 	.word	0x240092b0
 8001618:	240090ed 	.word	0x240090ed

0800161c <vADD_A_B>:
void vADD_A_B(){      vGBFunctionADD(&reg.A, &reg.F, reg.B);}
 800161c:	4902      	ldr	r1, [pc, #8]	; (8001628 <vADD_A_B+0xc>)
 800161e:	78ca      	ldrb	r2, [r1, #3]
 8001620:	1c48      	adds	r0, r1, #1
 8001622:	f001 bb97 	b.w	8002d54 <vGBFunctionADD>
 8001626:	bf00      	nop
 8001628:	240092b0 	.word	0x240092b0

0800162c <vADD_A_C>:
void vADD_A_C(){      vGBFunctionADD(&reg.A, &reg.F, reg.C);}
 800162c:	4902      	ldr	r1, [pc, #8]	; (8001638 <vADD_A_C+0xc>)
 800162e:	788a      	ldrb	r2, [r1, #2]
 8001630:	1c48      	adds	r0, r1, #1
 8001632:	f001 bb8f 	b.w	8002d54 <vGBFunctionADD>
 8001636:	bf00      	nop
 8001638:	240092b0 	.word	0x240092b0

0800163c <vADD_A_D>:
void vADD_A_D(){      vGBFunctionADD(&reg.A, &reg.F, reg.D);}
 800163c:	4902      	ldr	r1, [pc, #8]	; (8001648 <vADD_A_D+0xc>)
 800163e:	794a      	ldrb	r2, [r1, #5]
 8001640:	1c48      	adds	r0, r1, #1
 8001642:	f001 bb87 	b.w	8002d54 <vGBFunctionADD>
 8001646:	bf00      	nop
 8001648:	240092b0 	.word	0x240092b0

0800164c <vADD_A_E>:
void vADD_A_E(){      vGBFunctionADD(&reg.A, &reg.F, reg.E);}
 800164c:	4902      	ldr	r1, [pc, #8]	; (8001658 <vADD_A_E+0xc>)
 800164e:	790a      	ldrb	r2, [r1, #4]
 8001650:	1c48      	adds	r0, r1, #1
 8001652:	f001 bb7f 	b.w	8002d54 <vGBFunctionADD>
 8001656:	bf00      	nop
 8001658:	240092b0 	.word	0x240092b0

0800165c <vADD_A_H>:
void vADD_A_H(){      vGBFunctionADD(&reg.A, &reg.F, reg.H);}
 800165c:	4902      	ldr	r1, [pc, #8]	; (8001668 <vADD_A_H+0xc>)
 800165e:	79ca      	ldrb	r2, [r1, #7]
 8001660:	1c48      	adds	r0, r1, #1
 8001662:	f001 bb77 	b.w	8002d54 <vGBFunctionADD>
 8001666:	bf00      	nop
 8001668:	240092b0 	.word	0x240092b0

0800166c <vADD_A_L>:
void vADD_A_L(){      vGBFunctionADD(&reg.A, &reg.F, reg.L);}
 800166c:	4902      	ldr	r1, [pc, #8]	; (8001678 <vADD_A_L+0xc>)
 800166e:	798a      	ldrb	r2, [r1, #6]
 8001670:	1c48      	adds	r0, r1, #1
 8001672:	f001 bb6f 	b.w	8002d54 <vGBFunctionADD>
 8001676:	bf00      	nop
 8001678:	240092b0 	.word	0x240092b0

0800167c <vADD_A_HL>:
void vADD_A_HL(){     vGBFunctionADD(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 800167c:	b510      	push	{r4, lr}
 800167e:	4c05      	ldr	r4, [pc, #20]	; (8001694 <vADD_A_HL+0x18>)
 8001680:	88e0      	ldrh	r0, [r4, #6]
 8001682:	f001 fe65 	bl	8003350 <ucGBMemoryRead>
 8001686:	4621      	mov	r1, r4
 8001688:	4602      	mov	r2, r0
 800168a:	1c60      	adds	r0, r4, #1
 800168c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001690:	f001 bb60 	b.w	8002d54 <vGBFunctionADD>
 8001694:	240092b0 	.word	0x240092b0

08001698 <vADD_A_A>:
void vADD_A_A(){      vGBFunctionADD(&reg.A, &reg.F, reg.A);}
 8001698:	4802      	ldr	r0, [pc, #8]	; (80016a4 <vADD_A_A+0xc>)
 800169a:	4601      	mov	r1, r0
 800169c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80016a0:	f001 bb58 	b.w	8002d54 <vGBFunctionADD>
 80016a4:	240092b0 	.word	0x240092b0

080016a8 <vADD_A_d8>:
void vADD_A_d8(){     vGBFunctionADD(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80016a8:	b510      	push	{r4, lr}
 80016aa:	4c06      	ldr	r4, [pc, #24]	; (80016c4 <vADD_A_d8+0x1c>)
 80016ac:	8960      	ldrh	r0, [r4, #10]
 80016ae:	3801      	subs	r0, #1
 80016b0:	b280      	uxth	r0, r0
 80016b2:	f001 fe4d 	bl	8003350 <ucGBMemoryRead>
 80016b6:	4621      	mov	r1, r4
 80016b8:	4602      	mov	r2, r0
 80016ba:	1c60      	adds	r0, r4, #1
 80016bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016c0:	f001 bb48 	b.w	8002d54 <vGBFunctionADD>
 80016c4:	240092b0 	.word	0x240092b0

080016c8 <vADC_A_d8>:
 80016c8:	f7ff bfee 	b.w	80016a8 <vADD_A_d8>

080016cc <vADC_A_B>:
void vADC_A_B(){      vGBFunctionADC(&reg.A, &reg.F, reg.B);}
 80016cc:	4902      	ldr	r1, [pc, #8]	; (80016d8 <vADC_A_B+0xc>)
 80016ce:	78ca      	ldrb	r2, [r1, #3]
 80016d0:	1c48      	adds	r0, r1, #1
 80016d2:	f001 bb63 	b.w	8002d9c <vGBFunctionADC>
 80016d6:	bf00      	nop
 80016d8:	240092b0 	.word	0x240092b0

080016dc <vADC_A_C>:
void vADC_A_C(){      vGBFunctionADC(&reg.A, &reg.F, reg.C);}
 80016dc:	4902      	ldr	r1, [pc, #8]	; (80016e8 <vADC_A_C+0xc>)
 80016de:	788a      	ldrb	r2, [r1, #2]
 80016e0:	1c48      	adds	r0, r1, #1
 80016e2:	f001 bb5b 	b.w	8002d9c <vGBFunctionADC>
 80016e6:	bf00      	nop
 80016e8:	240092b0 	.word	0x240092b0

080016ec <vADC_A_D>:
void vADC_A_D(){      vGBFunctionADC(&reg.A, &reg.F, reg.D);}
 80016ec:	4902      	ldr	r1, [pc, #8]	; (80016f8 <vADC_A_D+0xc>)
 80016ee:	794a      	ldrb	r2, [r1, #5]
 80016f0:	1c48      	adds	r0, r1, #1
 80016f2:	f001 bb53 	b.w	8002d9c <vGBFunctionADC>
 80016f6:	bf00      	nop
 80016f8:	240092b0 	.word	0x240092b0

080016fc <vADC_A_E>:
void vADC_A_E(){      vGBFunctionADC(&reg.A, &reg.F, reg.E);}
 80016fc:	4902      	ldr	r1, [pc, #8]	; (8001708 <vADC_A_E+0xc>)
 80016fe:	790a      	ldrb	r2, [r1, #4]
 8001700:	1c48      	adds	r0, r1, #1
 8001702:	f001 bb4b 	b.w	8002d9c <vGBFunctionADC>
 8001706:	bf00      	nop
 8001708:	240092b0 	.word	0x240092b0

0800170c <vADC_A_H>:
void vADC_A_H(){      vGBFunctionADC(&reg.A, &reg.F, reg.H);}
 800170c:	4902      	ldr	r1, [pc, #8]	; (8001718 <vADC_A_H+0xc>)
 800170e:	79ca      	ldrb	r2, [r1, #7]
 8001710:	1c48      	adds	r0, r1, #1
 8001712:	f001 bb43 	b.w	8002d9c <vGBFunctionADC>
 8001716:	bf00      	nop
 8001718:	240092b0 	.word	0x240092b0

0800171c <vADC_A_L>:
void vADC_A_L(){      vGBFunctionADC(&reg.A, &reg.F, reg.L);}
 800171c:	4902      	ldr	r1, [pc, #8]	; (8001728 <vADC_A_L+0xc>)
 800171e:	798a      	ldrb	r2, [r1, #6]
 8001720:	1c48      	adds	r0, r1, #1
 8001722:	f001 bb3b 	b.w	8002d9c <vGBFunctionADC>
 8001726:	bf00      	nop
 8001728:	240092b0 	.word	0x240092b0

0800172c <vADC_A_HL>:
void vADC_A_HL(){     vGBFunctionADC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 800172c:	b510      	push	{r4, lr}
 800172e:	4c05      	ldr	r4, [pc, #20]	; (8001744 <vADC_A_HL+0x18>)
 8001730:	88e0      	ldrh	r0, [r4, #6]
 8001732:	f001 fe0d 	bl	8003350 <ucGBMemoryRead>
 8001736:	4621      	mov	r1, r4
 8001738:	4602      	mov	r2, r0
 800173a:	1c60      	adds	r0, r4, #1
 800173c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001740:	f001 bb2c 	b.w	8002d9c <vGBFunctionADC>
 8001744:	240092b0 	.word	0x240092b0

08001748 <vADC_A_A>:
void vADC_A_A(){      vGBFunctionADC(&reg.A, &reg.F, reg.A);}
 8001748:	4802      	ldr	r0, [pc, #8]	; (8001754 <vADC_A_A+0xc>)
 800174a:	4601      	mov	r1, r0
 800174c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8001750:	f001 bb24 	b.w	8002d9c <vGBFunctionADC>
 8001754:	240092b0 	.word	0x240092b0

08001758 <vSUB_B>:
void vSUB_B(){        vGBFunctionSUB(&reg.A, &reg.F, reg.B);}
 8001758:	4902      	ldr	r1, [pc, #8]	; (8001764 <vSUB_B+0xc>)
 800175a:	78ca      	ldrb	r2, [r1, #3]
 800175c:	1c48      	adds	r0, r1, #1
 800175e:	f001 bb43 	b.w	8002de8 <vGBFunctionSUB>
 8001762:	bf00      	nop
 8001764:	240092b0 	.word	0x240092b0

08001768 <vSUB_C>:
void vSUB_C(){        vGBFunctionSUB(&reg.A, &reg.F, reg.C);}
 8001768:	4902      	ldr	r1, [pc, #8]	; (8001774 <vSUB_C+0xc>)
 800176a:	788a      	ldrb	r2, [r1, #2]
 800176c:	1c48      	adds	r0, r1, #1
 800176e:	f001 bb3b 	b.w	8002de8 <vGBFunctionSUB>
 8001772:	bf00      	nop
 8001774:	240092b0 	.word	0x240092b0

08001778 <vSUB_D>:
void vSUB_D(){        vGBFunctionSUB(&reg.A, &reg.F, reg.D);}
 8001778:	4902      	ldr	r1, [pc, #8]	; (8001784 <vSUB_D+0xc>)
 800177a:	794a      	ldrb	r2, [r1, #5]
 800177c:	1c48      	adds	r0, r1, #1
 800177e:	f001 bb33 	b.w	8002de8 <vGBFunctionSUB>
 8001782:	bf00      	nop
 8001784:	240092b0 	.word	0x240092b0

08001788 <vSUB_E>:
void vSUB_E(){        vGBFunctionSUB(&reg.A, &reg.F, reg.E);}
 8001788:	4902      	ldr	r1, [pc, #8]	; (8001794 <vSUB_E+0xc>)
 800178a:	790a      	ldrb	r2, [r1, #4]
 800178c:	1c48      	adds	r0, r1, #1
 800178e:	f001 bb2b 	b.w	8002de8 <vGBFunctionSUB>
 8001792:	bf00      	nop
 8001794:	240092b0 	.word	0x240092b0

08001798 <vSUB_H>:
void vSUB_H(){        vGBFunctionSUB(&reg.A, &reg.F, reg.H);}
 8001798:	4902      	ldr	r1, [pc, #8]	; (80017a4 <vSUB_H+0xc>)
 800179a:	79ca      	ldrb	r2, [r1, #7]
 800179c:	1c48      	adds	r0, r1, #1
 800179e:	f001 bb23 	b.w	8002de8 <vGBFunctionSUB>
 80017a2:	bf00      	nop
 80017a4:	240092b0 	.word	0x240092b0

080017a8 <vSUB_L>:
void vSUB_L(){        vGBFunctionSUB(&reg.A, &reg.F, reg.L);}
 80017a8:	4902      	ldr	r1, [pc, #8]	; (80017b4 <vSUB_L+0xc>)
 80017aa:	798a      	ldrb	r2, [r1, #6]
 80017ac:	1c48      	adds	r0, r1, #1
 80017ae:	f001 bb1b 	b.w	8002de8 <vGBFunctionSUB>
 80017b2:	bf00      	nop
 80017b4:	240092b0 	.word	0x240092b0

080017b8 <vSUB_HL>:
void vSUB_HL(){       vGBFunctionSUB(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 80017b8:	b510      	push	{r4, lr}
 80017ba:	4c05      	ldr	r4, [pc, #20]	; (80017d0 <vSUB_HL+0x18>)
 80017bc:	88e0      	ldrh	r0, [r4, #6]
 80017be:	f001 fdc7 	bl	8003350 <ucGBMemoryRead>
 80017c2:	4621      	mov	r1, r4
 80017c4:	4602      	mov	r2, r0
 80017c6:	1c60      	adds	r0, r4, #1
 80017c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017cc:	f001 bb0c 	b.w	8002de8 <vGBFunctionSUB>
 80017d0:	240092b0 	.word	0x240092b0

080017d4 <vSUB_A>:
void vSUB_A(){        vGBFunctionSUB(&reg.A, &reg.F, reg.A);}
 80017d4:	4802      	ldr	r0, [pc, #8]	; (80017e0 <vSUB_A+0xc>)
 80017d6:	4601      	mov	r1, r0
 80017d8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80017dc:	f001 bb04 	b.w	8002de8 <vGBFunctionSUB>
 80017e0:	240092b0 	.word	0x240092b0

080017e4 <vSUB_d8>:
void vSUB_d8(){       vGBFunctionSUB(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 80017e4:	b510      	push	{r4, lr}
 80017e6:	4c06      	ldr	r4, [pc, #24]	; (8001800 <vSUB_d8+0x1c>)
 80017e8:	8960      	ldrh	r0, [r4, #10]
 80017ea:	3801      	subs	r0, #1
 80017ec:	b280      	uxth	r0, r0
 80017ee:	f001 fdaf 	bl	8003350 <ucGBMemoryRead>
 80017f2:	4621      	mov	r1, r4
 80017f4:	4602      	mov	r2, r0
 80017f6:	1c60      	adds	r0, r4, #1
 80017f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017fc:	f001 baf4 	b.w	8002de8 <vGBFunctionSUB>
 8001800:	240092b0 	.word	0x240092b0

08001804 <vSBC_A_B>:
void vSBC_A_B(){      vGBFunctionSBC(&reg.A, &reg.F, reg.B);}
 8001804:	4902      	ldr	r1, [pc, #8]	; (8001810 <vSBC_A_B+0xc>)
 8001806:	78ca      	ldrb	r2, [r1, #3]
 8001808:	1c48      	adds	r0, r1, #1
 800180a:	f001 bb23 	b.w	8002e54 <vGBFunctionSBC>
 800180e:	bf00      	nop
 8001810:	240092b0 	.word	0x240092b0

08001814 <vSBC_A_C>:
void vSBC_A_C(){      vGBFunctionSBC(&reg.A, &reg.F, reg.C);}
 8001814:	4902      	ldr	r1, [pc, #8]	; (8001820 <vSBC_A_C+0xc>)
 8001816:	788a      	ldrb	r2, [r1, #2]
 8001818:	1c48      	adds	r0, r1, #1
 800181a:	f001 bb1b 	b.w	8002e54 <vGBFunctionSBC>
 800181e:	bf00      	nop
 8001820:	240092b0 	.word	0x240092b0

08001824 <vSBC_A_D>:
void vSBC_A_D(){      vGBFunctionSBC(&reg.A, &reg.F, reg.D);}
 8001824:	4902      	ldr	r1, [pc, #8]	; (8001830 <vSBC_A_D+0xc>)
 8001826:	794a      	ldrb	r2, [r1, #5]
 8001828:	1c48      	adds	r0, r1, #1
 800182a:	f001 bb13 	b.w	8002e54 <vGBFunctionSBC>
 800182e:	bf00      	nop
 8001830:	240092b0 	.word	0x240092b0

08001834 <vSBC_A_E>:
void vSBC_A_E(){      vGBFunctionSBC(&reg.A, &reg.F, reg.E);}
 8001834:	4902      	ldr	r1, [pc, #8]	; (8001840 <vSBC_A_E+0xc>)
 8001836:	790a      	ldrb	r2, [r1, #4]
 8001838:	1c48      	adds	r0, r1, #1
 800183a:	f001 bb0b 	b.w	8002e54 <vGBFunctionSBC>
 800183e:	bf00      	nop
 8001840:	240092b0 	.word	0x240092b0

08001844 <vSBC_A_H>:
void vSBC_A_H(){      vGBFunctionSBC(&reg.A, &reg.F, reg.H);}
 8001844:	4902      	ldr	r1, [pc, #8]	; (8001850 <vSBC_A_H+0xc>)
 8001846:	79ca      	ldrb	r2, [r1, #7]
 8001848:	1c48      	adds	r0, r1, #1
 800184a:	f001 bb03 	b.w	8002e54 <vGBFunctionSBC>
 800184e:	bf00      	nop
 8001850:	240092b0 	.word	0x240092b0

08001854 <vSBC_A_L>:
void vSBC_A_L(){      vGBFunctionSBC(&reg.A, &reg.F, reg.L);}
 8001854:	4902      	ldr	r1, [pc, #8]	; (8001860 <vSBC_A_L+0xc>)
 8001856:	798a      	ldrb	r2, [r1, #6]
 8001858:	1c48      	adds	r0, r1, #1
 800185a:	f001 bafb 	b.w	8002e54 <vGBFunctionSBC>
 800185e:	bf00      	nop
 8001860:	240092b0 	.word	0x240092b0

08001864 <vSBC_A_HL>:
void vSBC_A_HL(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 8001864:	b510      	push	{r4, lr}
 8001866:	4c05      	ldr	r4, [pc, #20]	; (800187c <vSBC_A_HL+0x18>)
 8001868:	88e0      	ldrh	r0, [r4, #6]
 800186a:	f001 fd71 	bl	8003350 <ucGBMemoryRead>
 800186e:	4621      	mov	r1, r4
 8001870:	4602      	mov	r2, r0
 8001872:	1c60      	adds	r0, r4, #1
 8001874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001878:	f001 baec 	b.w	8002e54 <vGBFunctionSBC>
 800187c:	240092b0 	.word	0x240092b0

08001880 <vSBC_A_A>:
void vSBC_A_A(){      vGBFunctionSBC(&reg.A, &reg.F, reg.A);}
 8001880:	4802      	ldr	r0, [pc, #8]	; (800188c <vSBC_A_A+0xc>)
 8001882:	4601      	mov	r1, r0
 8001884:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8001888:	f001 bae4 	b.w	8002e54 <vGBFunctionSBC>
 800188c:	240092b0 	.word	0x240092b0

08001890 <vSBC_A_d8>:
void vSBC_A_d8(){     vGBFunctionSBC(&reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001890:	b510      	push	{r4, lr}
 8001892:	4c06      	ldr	r4, [pc, #24]	; (80018ac <vSBC_A_d8+0x1c>)
 8001894:	8960      	ldrh	r0, [r4, #10]
 8001896:	3801      	subs	r0, #1
 8001898:	b280      	uxth	r0, r0
 800189a:	f001 fd59 	bl	8003350 <ucGBMemoryRead>
 800189e:	4621      	mov	r1, r4
 80018a0:	4602      	mov	r2, r0
 80018a2:	1c60      	adds	r0, r4, #1
 80018a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018a8:	f001 bad4 	b.w	8002e54 <vGBFunctionSBC>
 80018ac:	240092b0 	.word	0x240092b0

080018b0 <vCP_B>:
void vCP_B(){         vGBFunctionCP(reg.A, &reg.F, reg.B);}
 80018b0:	4902      	ldr	r1, [pc, #8]	; (80018bc <vCP_B+0xc>)
 80018b2:	78ca      	ldrb	r2, [r1, #3]
 80018b4:	7848      	ldrb	r0, [r1, #1]
 80018b6:	f001 bb01 	b.w	8002ebc <vGBFunctionCP>
 80018ba:	bf00      	nop
 80018bc:	240092b0 	.word	0x240092b0

080018c0 <vCP_C>:
void vCP_C(){         vGBFunctionCP(reg.A, &reg.F, reg.C);}
 80018c0:	4902      	ldr	r1, [pc, #8]	; (80018cc <vCP_C+0xc>)
 80018c2:	788a      	ldrb	r2, [r1, #2]
 80018c4:	7848      	ldrb	r0, [r1, #1]
 80018c6:	f001 baf9 	b.w	8002ebc <vGBFunctionCP>
 80018ca:	bf00      	nop
 80018cc:	240092b0 	.word	0x240092b0

080018d0 <vCP_D>:
void vCP_D(){         vGBFunctionCP(reg.A, &reg.F, reg.D);}
 80018d0:	4902      	ldr	r1, [pc, #8]	; (80018dc <vCP_D+0xc>)
 80018d2:	794a      	ldrb	r2, [r1, #5]
 80018d4:	7848      	ldrb	r0, [r1, #1]
 80018d6:	f001 baf1 	b.w	8002ebc <vGBFunctionCP>
 80018da:	bf00      	nop
 80018dc:	240092b0 	.word	0x240092b0

080018e0 <vCP_E>:
void vCP_E(){         vGBFunctionCP(reg.A, &reg.F, reg.E);}
 80018e0:	4902      	ldr	r1, [pc, #8]	; (80018ec <vCP_E+0xc>)
 80018e2:	790a      	ldrb	r2, [r1, #4]
 80018e4:	7848      	ldrb	r0, [r1, #1]
 80018e6:	f001 bae9 	b.w	8002ebc <vGBFunctionCP>
 80018ea:	bf00      	nop
 80018ec:	240092b0 	.word	0x240092b0

080018f0 <vCP_H>:
void vCP_H(){         vGBFunctionCP(reg.A, &reg.F, reg.H);}
 80018f0:	4902      	ldr	r1, [pc, #8]	; (80018fc <vCP_H+0xc>)
 80018f2:	79ca      	ldrb	r2, [r1, #7]
 80018f4:	7848      	ldrb	r0, [r1, #1]
 80018f6:	f001 bae1 	b.w	8002ebc <vGBFunctionCP>
 80018fa:	bf00      	nop
 80018fc:	240092b0 	.word	0x240092b0

08001900 <vCP_L>:
void vCP_L(){         vGBFunctionCP(reg.A, &reg.F, reg.L);}
 8001900:	4902      	ldr	r1, [pc, #8]	; (800190c <vCP_L+0xc>)
 8001902:	798a      	ldrb	r2, [r1, #6]
 8001904:	7848      	ldrb	r0, [r1, #1]
 8001906:	f001 bad9 	b.w	8002ebc <vGBFunctionCP>
 800190a:	bf00      	nop
 800190c:	240092b0 	.word	0x240092b0

08001910 <vCP_HL>:
void vCP_HL(){        vGBFunctionCP(reg.A, &reg.F, ucGBMemoryRead(reg.HL));}
 8001910:	b538      	push	{r3, r4, r5, lr}
 8001912:	4c06      	ldr	r4, [pc, #24]	; (800192c <vCP_HL+0x1c>)
 8001914:	7865      	ldrb	r5, [r4, #1]
 8001916:	88e0      	ldrh	r0, [r4, #6]
 8001918:	f001 fd1a 	bl	8003350 <ucGBMemoryRead>
 800191c:	4621      	mov	r1, r4
 800191e:	4602      	mov	r2, r0
 8001920:	4628      	mov	r0, r5
 8001922:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001926:	f001 bac9 	b.w	8002ebc <vGBFunctionCP>
 800192a:	bf00      	nop
 800192c:	240092b0 	.word	0x240092b0

08001930 <vCP_A>:
void vCP_A(){         vGBFunctionCP(reg.A, &reg.F, reg.A);}
 8001930:	4902      	ldr	r1, [pc, #8]	; (800193c <vCP_A+0xc>)
 8001932:	784a      	ldrb	r2, [r1, #1]
 8001934:	4610      	mov	r0, r2
 8001936:	f001 bac1 	b.w	8002ebc <vGBFunctionCP>
 800193a:	bf00      	nop
 800193c:	240092b0 	.word	0x240092b0

08001940 <vCP_d8>:
void vCP_d8(){        vGBFunctionCP(reg.A, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001940:	b538      	push	{r3, r4, r5, lr}
 8001942:	4c07      	ldr	r4, [pc, #28]	; (8001960 <vCP_d8+0x20>)
 8001944:	8960      	ldrh	r0, [r4, #10]
 8001946:	7865      	ldrb	r5, [r4, #1]
 8001948:	3801      	subs	r0, #1
 800194a:	b280      	uxth	r0, r0
 800194c:	f001 fd00 	bl	8003350 <ucGBMemoryRead>
 8001950:	4621      	mov	r1, r4
 8001952:	4602      	mov	r2, r0
 8001954:	4628      	mov	r0, r5
 8001956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800195a:	f001 baaf 	b.w	8002ebc <vGBFunctionCP>
 800195e:	bf00      	nop
 8001960:	240092b0 	.word	0x240092b0

08001964 <vRET>:
void vRET(){          vGBFunctionRET(&reg.SP, &reg.PC);}
 8001964:	4901      	ldr	r1, [pc, #4]	; (800196c <vRET+0x8>)
 8001966:	1e88      	subs	r0, r1, #2
 8001968:	f001 bac6 	b.w	8002ef8 <vGBFunctionRET>
 800196c:	240092ba 	.word	0x240092ba

08001970 <vRETI>:
void vRETI(){         vGBFunctionRET(&reg.SP, &reg.PC); InterruptDisabled = 0;}
 8001970:	4904      	ldr	r1, [pc, #16]	; (8001984 <vRETI+0x14>)
 8001972:	b508      	push	{r3, lr}
 8001974:	1e88      	subs	r0, r1, #2
 8001976:	f001 fabf 	bl	8002ef8 <vGBFunctionRET>
 800197a:	4b03      	ldr	r3, [pc, #12]	; (8001988 <vRETI+0x18>)
 800197c:	2200      	movs	r2, #0
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	bd08      	pop	{r3, pc}
 8001982:	bf00      	nop
 8001984:	240092ba 	.word	0x240092ba
 8001988:	240090ec 	.word	0x240090ec

0800198c <vPOP_BC>:
void vPOP_BC(){       vGBFunctionPOP(&reg.SP, &reg.BC);}
 800198c:	4901      	ldr	r1, [pc, #4]	; (8001994 <vPOP_BC+0x8>)
 800198e:	1d88      	adds	r0, r1, #6
 8001990:	f001 bac6 	b.w	8002f20 <vGBFunctionPOP>
 8001994:	240092b2 	.word	0x240092b2

08001998 <vPOP_DE>:
void vPOP_DE(){       vGBFunctionPOP(&reg.SP, &reg.DE);}
 8001998:	4901      	ldr	r1, [pc, #4]	; (80019a0 <vPOP_DE+0x8>)
 800199a:	1d08      	adds	r0, r1, #4
 800199c:	f001 bac0 	b.w	8002f20 <vGBFunctionPOP>
 80019a0:	240092b4 	.word	0x240092b4

080019a4 <vPOP_HL>:
void vPOP_HL(){       vGBFunctionPOP(&reg.SP, &reg.HL);}
 80019a4:	4901      	ldr	r1, [pc, #4]	; (80019ac <vPOP_HL+0x8>)
 80019a6:	1c88      	adds	r0, r1, #2
 80019a8:	f001 baba 	b.w	8002f20 <vGBFunctionPOP>
 80019ac:	240092b6 	.word	0x240092b6

080019b0 <vPOP_AF>:
void vPOP_AF(){       vGBFunctionPOP(&reg.SP, &reg.AF); reg.AF &= 0xFFF0;}
 80019b0:	b510      	push	{r4, lr}
 80019b2:	4c05      	ldr	r4, [pc, #20]	; (80019c8 <vPOP_AF+0x18>)
 80019b4:	4621      	mov	r1, r4
 80019b6:	f104 0008 	add.w	r0, r4, #8
 80019ba:	f001 fab1 	bl	8002f20 <vGBFunctionPOP>
 80019be:	8823      	ldrh	r3, [r4, #0]
 80019c0:	f023 030f 	bic.w	r3, r3, #15
 80019c4:	8023      	strh	r3, [r4, #0]
 80019c6:	bd10      	pop	{r4, pc}
 80019c8:	240092b0 	.word	0x240092b0

080019cc <vJP_NZ_a16>:
void vJP_NZ_a16(){    customDuration = vGBFunctionJP_NZ_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 80019cc:	b570      	push	{r4, r5, r6, lr}
 80019ce:	4d0d      	ldr	r5, [pc, #52]	; (8001a04 <vJP_NZ_a16+0x38>)
 80019d0:	8968      	ldrh	r0, [r5, #10]
 80019d2:	462c      	mov	r4, r5
 80019d4:	3802      	subs	r0, #2
 80019d6:	b280      	uxth	r0, r0
 80019d8:	f001 fcba 	bl	8003350 <ucGBMemoryRead>
 80019dc:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 80019e0:	4606      	mov	r6, r0
 80019e2:	1e58      	subs	r0, r3, #1
 80019e4:	b280      	uxth	r0, r0
 80019e6:	f001 fcb3 	bl	8003350 <ucGBMemoryRead>
 80019ea:	4601      	mov	r1, r0
 80019ec:	4630      	mov	r0, r6
 80019ee:	f001 f843 	bl	8002a78 <concat_16bit_bigEndian>
 80019f2:	4629      	mov	r1, r5
 80019f4:	4602      	mov	r2, r0
 80019f6:	4620      	mov	r0, r4
 80019f8:	f001 fa94 	bl	8002f24 <vGBFunctionJP_NZ_a16>
 80019fc:	4b02      	ldr	r3, [pc, #8]	; (8001a08 <vJP_NZ_a16+0x3c>)
 80019fe:	7018      	strb	r0, [r3, #0]
 8001a00:	bd70      	pop	{r4, r5, r6, pc}
 8001a02:	bf00      	nop
 8001a04:	240092b0 	.word	0x240092b0
 8001a08:	240090ed 	.word	0x240090ed

08001a0c <vCALL_NZ_a16>:
void vCALL_NZ_a16(){  customDuration = vGBFunctionCALL_NZ_a16(&reg.PC, &reg.F, &reg.SP);}
 8001a0c:	4a04      	ldr	r2, [pc, #16]	; (8001a20 <vCALL_NZ_a16+0x14>)
 8001a0e:	b508      	push	{r3, lr}
 8001a10:	f1a2 0108 	sub.w	r1, r2, #8
 8001a14:	1c90      	adds	r0, r2, #2
 8001a16:	f001 faa1 	bl	8002f5c <vGBFunctionCALL_NZ_a16>
 8001a1a:	4b02      	ldr	r3, [pc, #8]	; (8001a24 <vCALL_NZ_a16+0x18>)
 8001a1c:	7018      	strb	r0, [r3, #0]
 8001a1e:	bd08      	pop	{r3, pc}
 8001a20:	240092b8 	.word	0x240092b8
 8001a24:	240090ed 	.word	0x240090ed

08001a28 <vPUSH_BC>:
void vPUSH_BC(){      vGBFunctionPUSH(&reg.SP, &reg.BC);}
 8001a28:	4901      	ldr	r1, [pc, #4]	; (8001a30 <vPUSH_BC+0x8>)
 8001a2a:	1d88      	adds	r0, r1, #6
 8001a2c:	f001 ba82 	b.w	8002f34 <vGBFunctionPUSH>
 8001a30:	240092b2 	.word	0x240092b2

08001a34 <vRST_00H>:
void vRST_00H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0000;}
 8001a34:	b510      	push	{r4, lr}
 8001a36:	4c04      	ldr	r4, [pc, #16]	; (8001a48 <vRST_00H+0x14>)
 8001a38:	4621      	mov	r1, r4
 8001a3a:	1ea0      	subs	r0, r4, #2
 8001a3c:	f001 fa7a 	bl	8002f34 <vGBFunctionPUSH>
 8001a40:	3c0a      	subs	r4, #10
 8001a42:	2300      	movs	r3, #0
 8001a44:	8163      	strh	r3, [r4, #10]
 8001a46:	bd10      	pop	{r4, pc}
 8001a48:	240092ba 	.word	0x240092ba

08001a4c <vCALL_a16>:
void vCALL_a16(){     vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1));}
 8001a4c:	490b      	ldr	r1, [pc, #44]	; (8001a7c <vCALL_a16+0x30>)
 8001a4e:	b538      	push	{r3, r4, r5, lr}
 8001a50:	460c      	mov	r4, r1
 8001a52:	1e88      	subs	r0, r1, #2
 8001a54:	f001 fa6e 	bl	8002f34 <vGBFunctionPUSH>
 8001a58:	f834 090a 	ldrh.w	r0, [r4], #-10
 8001a5c:	3802      	subs	r0, #2
 8001a5e:	b280      	uxth	r0, r0
 8001a60:	f001 fc76 	bl	8003350 <ucGBMemoryRead>
 8001a64:	8963      	ldrh	r3, [r4, #10]
 8001a66:	4605      	mov	r5, r0
 8001a68:	1e58      	subs	r0, r3, #1
 8001a6a:	b280      	uxth	r0, r0
 8001a6c:	f001 fc70 	bl	8003350 <ucGBMemoryRead>
 8001a70:	4601      	mov	r1, r0
 8001a72:	4628      	mov	r0, r5
 8001a74:	f001 f800 	bl	8002a78 <concat_16bit_bigEndian>
 8001a78:	8160      	strh	r0, [r4, #10]
 8001a7a:	bd38      	pop	{r3, r4, r5, pc}
 8001a7c:	240092ba 	.word	0x240092ba

08001a80 <vRST_08H>:
void vRST_08H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0008;}
 8001a80:	b510      	push	{r4, lr}
 8001a82:	4c04      	ldr	r4, [pc, #16]	; (8001a94 <vRST_08H+0x14>)
 8001a84:	4621      	mov	r1, r4
 8001a86:	1ea0      	subs	r0, r4, #2
 8001a88:	f001 fa54 	bl	8002f34 <vGBFunctionPUSH>
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	8023      	strh	r3, [r4, #0]
 8001a90:	bd10      	pop	{r4, pc}
 8001a92:	bf00      	nop
 8001a94:	240092ba 	.word	0x240092ba

08001a98 <vPUSH_DE>:
void vPUSH_DE(){      vGBFunctionPUSH(&reg.SP, &reg.DE);}
 8001a98:	4901      	ldr	r1, [pc, #4]	; (8001aa0 <vPUSH_DE+0x8>)
 8001a9a:	1d08      	adds	r0, r1, #4
 8001a9c:	f001 ba4a 	b.w	8002f34 <vGBFunctionPUSH>
 8001aa0:	240092b4 	.word	0x240092b4

08001aa4 <vRST_10H>:
void vRST_10H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0010;}
 8001aa4:	b510      	push	{r4, lr}
 8001aa6:	4c04      	ldr	r4, [pc, #16]	; (8001ab8 <vRST_10H+0x14>)
 8001aa8:	4621      	mov	r1, r4
 8001aaa:	1ea0      	subs	r0, r4, #2
 8001aac:	f001 fa42 	bl	8002f34 <vGBFunctionPUSH>
 8001ab0:	2310      	movs	r3, #16
 8001ab2:	8023      	strh	r3, [r4, #0]
 8001ab4:	bd10      	pop	{r4, pc}
 8001ab6:	bf00      	nop
 8001ab8:	240092ba 	.word	0x240092ba

08001abc <vRST_18H>:
void vRST_18H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0018;}
 8001abc:	b510      	push	{r4, lr}
 8001abe:	4c04      	ldr	r4, [pc, #16]	; (8001ad0 <vRST_18H+0x14>)
 8001ac0:	4621      	mov	r1, r4
 8001ac2:	1ea0      	subs	r0, r4, #2
 8001ac4:	f001 fa36 	bl	8002f34 <vGBFunctionPUSH>
 8001ac8:	2318      	movs	r3, #24
 8001aca:	8023      	strh	r3, [r4, #0]
 8001acc:	bd10      	pop	{r4, pc}
 8001ace:	bf00      	nop
 8001ad0:	240092ba 	.word	0x240092ba

08001ad4 <vPUSH_HL>:
void vPUSH_HL(){      vGBFunctionPUSH(&reg.SP, &reg.HL);}
 8001ad4:	4901      	ldr	r1, [pc, #4]	; (8001adc <vPUSH_HL+0x8>)
 8001ad6:	1c88      	adds	r0, r1, #2
 8001ad8:	f001 ba2c 	b.w	8002f34 <vGBFunctionPUSH>
 8001adc:	240092b6 	.word	0x240092b6

08001ae0 <vRST20H>:
void vRST20H(){       vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0020;}
 8001ae0:	b510      	push	{r4, lr}
 8001ae2:	4c04      	ldr	r4, [pc, #16]	; (8001af4 <vRST20H+0x14>)
 8001ae4:	4621      	mov	r1, r4
 8001ae6:	1ea0      	subs	r0, r4, #2
 8001ae8:	f001 fa24 	bl	8002f34 <vGBFunctionPUSH>
 8001aec:	2320      	movs	r3, #32
 8001aee:	8023      	strh	r3, [r4, #0]
 8001af0:	bd10      	pop	{r4, pc}
 8001af2:	bf00      	nop
 8001af4:	240092ba 	.word	0x240092ba

08001af8 <vRST_28H>:
void vRST_28H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0028;}
 8001af8:	b510      	push	{r4, lr}
 8001afa:	4c04      	ldr	r4, [pc, #16]	; (8001b0c <vRST_28H+0x14>)
 8001afc:	4621      	mov	r1, r4
 8001afe:	1ea0      	subs	r0, r4, #2
 8001b00:	f001 fa18 	bl	8002f34 <vGBFunctionPUSH>
 8001b04:	2328      	movs	r3, #40	; 0x28
 8001b06:	8023      	strh	r3, [r4, #0]
 8001b08:	bd10      	pop	{r4, pc}
 8001b0a:	bf00      	nop
 8001b0c:	240092ba 	.word	0x240092ba

08001b10 <vPUSH_AF>:
void vPUSH_AF(){      vGBFunctionPUSH(&reg.SP, &reg.AF);}
 8001b10:	4902      	ldr	r1, [pc, #8]	; (8001b1c <vPUSH_AF+0xc>)
 8001b12:	f101 0008 	add.w	r0, r1, #8
 8001b16:	f001 ba0d 	b.w	8002f34 <vGBFunctionPUSH>
 8001b1a:	bf00      	nop
 8001b1c:	240092b0 	.word	0x240092b0

08001b20 <vRST_30H>:
void vRST_30H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0030;}
 8001b20:	b510      	push	{r4, lr}
 8001b22:	4c04      	ldr	r4, [pc, #16]	; (8001b34 <vRST_30H+0x14>)
 8001b24:	4621      	mov	r1, r4
 8001b26:	1ea0      	subs	r0, r4, #2
 8001b28:	f001 fa04 	bl	8002f34 <vGBFunctionPUSH>
 8001b2c:	2330      	movs	r3, #48	; 0x30
 8001b2e:	8023      	strh	r3, [r4, #0]
 8001b30:	bd10      	pop	{r4, pc}
 8001b32:	bf00      	nop
 8001b34:	240092ba 	.word	0x240092ba

08001b38 <vRST_38H>:
void vRST_38H(){      vGBFunctionPUSH(&reg.SP, &reg.PC); reg.PC = 0x0038;}
 8001b38:	b510      	push	{r4, lr}
 8001b3a:	4c04      	ldr	r4, [pc, #16]	; (8001b4c <vRST_38H+0x14>)
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	1ea0      	subs	r0, r4, #2
 8001b40:	f001 f9f8 	bl	8002f34 <vGBFunctionPUSH>
 8001b44:	2338      	movs	r3, #56	; 0x38
 8001b46:	8023      	strh	r3, [r4, #0]
 8001b48:	bd10      	pop	{r4, pc}
 8001b4a:	bf00      	nop
 8001b4c:	240092ba 	.word	0x240092ba

08001b50 <vJP_Z_a16>:
void vJP_Z_a16(){     customDuration = vGBFunctionJP_Z_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001b50:	b570      	push	{r4, r5, r6, lr}
 8001b52:	4d0d      	ldr	r5, [pc, #52]	; (8001b88 <vJP_Z_a16+0x38>)
 8001b54:	8968      	ldrh	r0, [r5, #10]
 8001b56:	462c      	mov	r4, r5
 8001b58:	3802      	subs	r0, #2
 8001b5a:	b280      	uxth	r0, r0
 8001b5c:	f001 fbf8 	bl	8003350 <ucGBMemoryRead>
 8001b60:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001b64:	4606      	mov	r6, r0
 8001b66:	1e58      	subs	r0, r3, #1
 8001b68:	b280      	uxth	r0, r0
 8001b6a:	f001 fbf1 	bl	8003350 <ucGBMemoryRead>
 8001b6e:	4601      	mov	r1, r0
 8001b70:	4630      	mov	r0, r6
 8001b72:	f000 ff81 	bl	8002a78 <concat_16bit_bigEndian>
 8001b76:	4629      	mov	r1, r5
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4620      	mov	r0, r4
 8001b7c:	f001 fa0a 	bl	8002f94 <vGBFunctionJP_Z_a16>
 8001b80:	4b02      	ldr	r3, [pc, #8]	; (8001b8c <vJP_Z_a16+0x3c>)
 8001b82:	7018      	strb	r0, [r3, #0]
 8001b84:	bd70      	pop	{r4, r5, r6, pc}
 8001b86:	bf00      	nop
 8001b88:	240092b0 	.word	0x240092b0
 8001b8c:	240090ed 	.word	0x240090ed

08001b90 <vCALL_Z_a16>:
void vCALL_Z_a16(){   customDuration = vGBFunctionCALL_Z_a16(&reg.PC, &reg.F, &reg.SP);}
 8001b90:	4a04      	ldr	r2, [pc, #16]	; (8001ba4 <vCALL_Z_a16+0x14>)
 8001b92:	b508      	push	{r3, lr}
 8001b94:	f1a2 0108 	sub.w	r1, r2, #8
 8001b98:	1c90      	adds	r0, r2, #2
 8001b9a:	f001 fa03 	bl	8002fa4 <vGBFunctionCALL_Z_a16>
 8001b9e:	4b02      	ldr	r3, [pc, #8]	; (8001ba8 <vCALL_Z_a16+0x18>)
 8001ba0:	7018      	strb	r0, [r3, #0]
 8001ba2:	bd08      	pop	{r3, pc}
 8001ba4:	240092b8 	.word	0x240092b8
 8001ba8:	240090ed 	.word	0x240090ed

08001bac <vJP_NC_a16>:
void vJP_NC_a16(){    customDuration = vGBFunctionJP_NC_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001bac:	b570      	push	{r4, r5, r6, lr}
 8001bae:	4d0d      	ldr	r5, [pc, #52]	; (8001be4 <vJP_NC_a16+0x38>)
 8001bb0:	8968      	ldrh	r0, [r5, #10]
 8001bb2:	462c      	mov	r4, r5
 8001bb4:	3802      	subs	r0, #2
 8001bb6:	b280      	uxth	r0, r0
 8001bb8:	f001 fbca 	bl	8003350 <ucGBMemoryRead>
 8001bbc:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001bc0:	4606      	mov	r6, r0
 8001bc2:	1e58      	subs	r0, r3, #1
 8001bc4:	b280      	uxth	r0, r0
 8001bc6:	f001 fbc3 	bl	8003350 <ucGBMemoryRead>
 8001bca:	4601      	mov	r1, r0
 8001bcc:	4630      	mov	r0, r6
 8001bce:	f000 ff53 	bl	8002a78 <concat_16bit_bigEndian>
 8001bd2:	4629      	mov	r1, r5
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	4620      	mov	r0, r4
 8001bd8:	f001 fa00 	bl	8002fdc <vGBFunctionJP_NC_a16>
 8001bdc:	4b02      	ldr	r3, [pc, #8]	; (8001be8 <vJP_NC_a16+0x3c>)
 8001bde:	7018      	strb	r0, [r3, #0]
 8001be0:	bd70      	pop	{r4, r5, r6, pc}
 8001be2:	bf00      	nop
 8001be4:	240092b0 	.word	0x240092b0
 8001be8:	240090ed 	.word	0x240090ed

08001bec <vCALL_NC_a16>:
void vCALL_NC_a16(){  customDuration = vGBFunctionCALL_NC_a16(&reg.PC, &reg.F, &reg.SP);}
 8001bec:	4a04      	ldr	r2, [pc, #16]	; (8001c00 <vCALL_NC_a16+0x14>)
 8001bee:	b508      	push	{r3, lr}
 8001bf0:	f1a2 0108 	sub.w	r1, r2, #8
 8001bf4:	1c90      	adds	r0, r2, #2
 8001bf6:	f001 f9f9 	bl	8002fec <vGBFunctionCALL_NC_a16>
 8001bfa:	4b02      	ldr	r3, [pc, #8]	; (8001c04 <vCALL_NC_a16+0x18>)
 8001bfc:	7018      	strb	r0, [r3, #0]
 8001bfe:	bd08      	pop	{r3, pc}
 8001c00:	240092b8 	.word	0x240092b8
 8001c04:	240090ed 	.word	0x240090ed

08001c08 <vJP_C_a16>:
void vJP_C_a16(){     customDuration = vGBFunctionJP_C_a16(&reg.PC, &reg.F, concat_16bit_bigEndian(ucGBMemoryRead(reg.PC - 2), ucGBMemoryRead(reg.PC - 1)));}
 8001c08:	b570      	push	{r4, r5, r6, lr}
 8001c0a:	4d0d      	ldr	r5, [pc, #52]	; (8001c40 <vJP_C_a16+0x38>)
 8001c0c:	8968      	ldrh	r0, [r5, #10]
 8001c0e:	462c      	mov	r4, r5
 8001c10:	3802      	subs	r0, #2
 8001c12:	b280      	uxth	r0, r0
 8001c14:	f001 fb9c 	bl	8003350 <ucGBMemoryRead>
 8001c18:	f834 3f0a 	ldrh.w	r3, [r4, #10]!
 8001c1c:	4606      	mov	r6, r0
 8001c1e:	1e58      	subs	r0, r3, #1
 8001c20:	b280      	uxth	r0, r0
 8001c22:	f001 fb95 	bl	8003350 <ucGBMemoryRead>
 8001c26:	4601      	mov	r1, r0
 8001c28:	4630      	mov	r0, r6
 8001c2a:	f000 ff25 	bl	8002a78 <concat_16bit_bigEndian>
 8001c2e:	4629      	mov	r1, r5
 8001c30:	4602      	mov	r2, r0
 8001c32:	4620      	mov	r0, r4
 8001c34:	f001 f9f6 	bl	8003024 <vGBFunctionJP_C_a16>
 8001c38:	4b02      	ldr	r3, [pc, #8]	; (8001c44 <vJP_C_a16+0x3c>)
 8001c3a:	7018      	strb	r0, [r3, #0]
 8001c3c:	bd70      	pop	{r4, r5, r6, pc}
 8001c3e:	bf00      	nop
 8001c40:	240092b0 	.word	0x240092b0
 8001c44:	240090ed 	.word	0x240090ed

08001c48 <vCALL_C_a16>:
void vCALL_C_a16(){   customDuration = vGBFunctionCALL_C_a16(&reg.PC, &reg.F, &reg.SP);}
 8001c48:	4a04      	ldr	r2, [pc, #16]	; (8001c5c <vCALL_C_a16+0x14>)
 8001c4a:	b508      	push	{r3, lr}
 8001c4c:	f1a2 0108 	sub.w	r1, r2, #8
 8001c50:	1c90      	adds	r0, r2, #2
 8001c52:	f001 f9ef 	bl	8003034 <vGBFunctionCALL_C_a16>
 8001c56:	4b02      	ldr	r3, [pc, #8]	; (8001c60 <vCALL_C_a16+0x18>)
 8001c58:	7018      	strb	r0, [r3, #0]
 8001c5a:	bd08      	pop	{r3, pc}
 8001c5c:	240092b8 	.word	0x240092b8
 8001c60:	240090ed 	.word	0x240090ed

08001c64 <vADDs_SP_r8>:
void vADDs_SP_r8(){   vGBFunctionADD_SP_r8(&reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001c64:	b510      	push	{r4, lr}
 8001c66:	4c07      	ldr	r4, [pc, #28]	; (8001c84 <vADDs_SP_r8+0x20>)
 8001c68:	8960      	ldrh	r0, [r4, #10]
 8001c6a:	3801      	subs	r0, #1
 8001c6c:	b280      	uxth	r0, r0
 8001c6e:	f001 fb6f 	bl	8003350 <ucGBMemoryRead>
 8001c72:	4621      	mov	r1, r4
 8001c74:	4602      	mov	r2, r0
 8001c76:	f104 0008 	add.w	r0, r4, #8
 8001c7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c7e:	f001 b9f5 	b.w	800306c <vGBFunctionADD_SP_r8>
 8001c82:	bf00      	nop
 8001c84:	240092b0 	.word	0x240092b0

08001c88 <vLDs_HL_SP_r8>:
void vLDs_HL_SP_r8(){ vGBFunctionLD_HL_SP_r8(&reg.HL, &reg.SP, &reg.F, ucGBMemoryRead(reg.PC - 1));}
 8001c88:	b510      	push	{r4, lr}
 8001c8a:	4c07      	ldr	r4, [pc, #28]	; (8001ca8 <vLDs_HL_SP_r8+0x20>)
 8001c8c:	8960      	ldrh	r0, [r4, #10]
 8001c8e:	3801      	subs	r0, #1
 8001c90:	b280      	uxth	r0, r0
 8001c92:	f001 fb5d 	bl	8003350 <ucGBMemoryRead>
 8001c96:	4622      	mov	r2, r4
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f104 0108 	add.w	r1, r4, #8
 8001c9e:	1da0      	adds	r0, r4, #6
 8001ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ca4:	f001 ba0a 	b.w	80030bc <vGBFunctionLD_HL_SP_r8>
 8001ca8:	240092b0 	.word	0x240092b0

08001cac <vRLC_B>:
void vRLC_B(){        reg.B = ucGBFunctionRLC(reg.B, &reg.F);}
 8001cac:	b510      	push	{r4, lr}
 8001cae:	4c03      	ldr	r4, [pc, #12]	; (8001cbc <vRLC_B+0x10>)
 8001cb0:	4621      	mov	r1, r4
 8001cb2:	78e0      	ldrb	r0, [r4, #3]
 8001cb4:	f001 fa2a 	bl	800310c <ucGBFunctionRLC>
 8001cb8:	70e0      	strb	r0, [r4, #3]
 8001cba:	bd10      	pop	{r4, pc}
 8001cbc:	240092b0 	.word	0x240092b0

08001cc0 <vRLC_C>:
void vRLC_C(){        reg.C = ucGBFunctionRLC(reg.C, &reg.F);}
 8001cc0:	b510      	push	{r4, lr}
 8001cc2:	4c03      	ldr	r4, [pc, #12]	; (8001cd0 <vRLC_C+0x10>)
 8001cc4:	4621      	mov	r1, r4
 8001cc6:	78a0      	ldrb	r0, [r4, #2]
 8001cc8:	f001 fa20 	bl	800310c <ucGBFunctionRLC>
 8001ccc:	70a0      	strb	r0, [r4, #2]
 8001cce:	bd10      	pop	{r4, pc}
 8001cd0:	240092b0 	.word	0x240092b0

08001cd4 <vRLC_D>:
void vRLC_D(){        reg.D = ucGBFunctionRLC(reg.D, &reg.F);}
 8001cd4:	b510      	push	{r4, lr}
 8001cd6:	4c03      	ldr	r4, [pc, #12]	; (8001ce4 <vRLC_D+0x10>)
 8001cd8:	4621      	mov	r1, r4
 8001cda:	7960      	ldrb	r0, [r4, #5]
 8001cdc:	f001 fa16 	bl	800310c <ucGBFunctionRLC>
 8001ce0:	7160      	strb	r0, [r4, #5]
 8001ce2:	bd10      	pop	{r4, pc}
 8001ce4:	240092b0 	.word	0x240092b0

08001ce8 <vRLC_E>:
void vRLC_E(){        reg.E = ucGBFunctionRLC(reg.E, &reg.F);}
 8001ce8:	b510      	push	{r4, lr}
 8001cea:	4c03      	ldr	r4, [pc, #12]	; (8001cf8 <vRLC_E+0x10>)
 8001cec:	4621      	mov	r1, r4
 8001cee:	7920      	ldrb	r0, [r4, #4]
 8001cf0:	f001 fa0c 	bl	800310c <ucGBFunctionRLC>
 8001cf4:	7120      	strb	r0, [r4, #4]
 8001cf6:	bd10      	pop	{r4, pc}
 8001cf8:	240092b0 	.word	0x240092b0

08001cfc <vRLC_H>:
void vRLC_H(){        reg.H = ucGBFunctionRLC(reg.H, &reg.F);}
 8001cfc:	b510      	push	{r4, lr}
 8001cfe:	4c03      	ldr	r4, [pc, #12]	; (8001d0c <vRLC_H+0x10>)
 8001d00:	4621      	mov	r1, r4
 8001d02:	79e0      	ldrb	r0, [r4, #7]
 8001d04:	f001 fa02 	bl	800310c <ucGBFunctionRLC>
 8001d08:	71e0      	strb	r0, [r4, #7]
 8001d0a:	bd10      	pop	{r4, pc}
 8001d0c:	240092b0 	.word	0x240092b0

08001d10 <vRLC_L>:
void vRLC_L(){        reg.L = ucGBFunctionRLC(reg.L, &reg.F);}
 8001d10:	b510      	push	{r4, lr}
 8001d12:	4c03      	ldr	r4, [pc, #12]	; (8001d20 <vRLC_L+0x10>)
 8001d14:	4621      	mov	r1, r4
 8001d16:	79a0      	ldrb	r0, [r4, #6]
 8001d18:	f001 f9f8 	bl	800310c <ucGBFunctionRLC>
 8001d1c:	71a0      	strb	r0, [r4, #6]
 8001d1e:	bd10      	pop	{r4, pc}
 8001d20:	240092b0 	.word	0x240092b0

08001d24 <vRLC_HL>:
void vRLC_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionRLC(ucGBMemoryRead(reg.HL), &reg.F));}
 8001d24:	b538      	push	{r3, r4, r5, lr}
 8001d26:	4d07      	ldr	r5, [pc, #28]	; (8001d44 <vRLC_HL+0x20>)
 8001d28:	88ec      	ldrh	r4, [r5, #6]
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	f001 fb10 	bl	8003350 <ucGBMemoryRead>
 8001d30:	4629      	mov	r1, r5
 8001d32:	f001 f9eb 	bl	800310c <ucGBFunctionRLC>
 8001d36:	4601      	mov	r1, r0
 8001d38:	4620      	mov	r0, r4
 8001d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d3e:	f001 baeb 	b.w	8003318 <vGBMemoryWrite>
 8001d42:	bf00      	nop
 8001d44:	240092b0 	.word	0x240092b0

08001d48 <vRLC_A>:
void vRLC_A(){        reg.A = ucGBFunctionRLC(reg.A, &reg.F);}
 8001d48:	b510      	push	{r4, lr}
 8001d4a:	4c03      	ldr	r4, [pc, #12]	; (8001d58 <vRLC_A+0x10>)
 8001d4c:	4621      	mov	r1, r4
 8001d4e:	7860      	ldrb	r0, [r4, #1]
 8001d50:	f001 f9dc 	bl	800310c <ucGBFunctionRLC>
 8001d54:	7060      	strb	r0, [r4, #1]
 8001d56:	bd10      	pop	{r4, pc}
 8001d58:	240092b0 	.word	0x240092b0

08001d5c <vRRC_B>:
void vRRC_B(){        reg.B = ucGBFunctionRRC(reg.B, &reg.F);}
 8001d5c:	b510      	push	{r4, lr}
 8001d5e:	4c03      	ldr	r4, [pc, #12]	; (8001d6c <vRRC_B+0x10>)
 8001d60:	4621      	mov	r1, r4
 8001d62:	78e0      	ldrb	r0, [r4, #3]
 8001d64:	f001 f9ee 	bl	8003144 <ucGBFunctionRRC>
 8001d68:	70e0      	strb	r0, [r4, #3]
 8001d6a:	bd10      	pop	{r4, pc}
 8001d6c:	240092b0 	.word	0x240092b0

08001d70 <vRRC_C>:
void vRRC_C(){        reg.C = ucGBFunctionRRC(reg.C, &reg.F);}
 8001d70:	b510      	push	{r4, lr}
 8001d72:	4c03      	ldr	r4, [pc, #12]	; (8001d80 <vRRC_C+0x10>)
 8001d74:	4621      	mov	r1, r4
 8001d76:	78a0      	ldrb	r0, [r4, #2]
 8001d78:	f001 f9e4 	bl	8003144 <ucGBFunctionRRC>
 8001d7c:	70a0      	strb	r0, [r4, #2]
 8001d7e:	bd10      	pop	{r4, pc}
 8001d80:	240092b0 	.word	0x240092b0

08001d84 <vRRC_D>:
void vRRC_D(){        reg.D = ucGBFunctionRRC(reg.D, &reg.F);}
 8001d84:	b510      	push	{r4, lr}
 8001d86:	4c03      	ldr	r4, [pc, #12]	; (8001d94 <vRRC_D+0x10>)
 8001d88:	4621      	mov	r1, r4
 8001d8a:	7960      	ldrb	r0, [r4, #5]
 8001d8c:	f001 f9da 	bl	8003144 <ucGBFunctionRRC>
 8001d90:	7160      	strb	r0, [r4, #5]
 8001d92:	bd10      	pop	{r4, pc}
 8001d94:	240092b0 	.word	0x240092b0

08001d98 <vRRC_E>:
void vRRC_E(){        reg.E = ucGBFunctionRRC(reg.E, &reg.F);}
 8001d98:	b510      	push	{r4, lr}
 8001d9a:	4c03      	ldr	r4, [pc, #12]	; (8001da8 <vRRC_E+0x10>)
 8001d9c:	4621      	mov	r1, r4
 8001d9e:	7920      	ldrb	r0, [r4, #4]
 8001da0:	f001 f9d0 	bl	8003144 <ucGBFunctionRRC>
 8001da4:	7120      	strb	r0, [r4, #4]
 8001da6:	bd10      	pop	{r4, pc}
 8001da8:	240092b0 	.word	0x240092b0

08001dac <vRRC_H>:
void vRRC_H(){        reg.H = ucGBFunctionRRC(reg.H, &reg.F);}
 8001dac:	b510      	push	{r4, lr}
 8001dae:	4c03      	ldr	r4, [pc, #12]	; (8001dbc <vRRC_H+0x10>)
 8001db0:	4621      	mov	r1, r4
 8001db2:	79e0      	ldrb	r0, [r4, #7]
 8001db4:	f001 f9c6 	bl	8003144 <ucGBFunctionRRC>
 8001db8:	71e0      	strb	r0, [r4, #7]
 8001dba:	bd10      	pop	{r4, pc}
 8001dbc:	240092b0 	.word	0x240092b0

08001dc0 <vRRC_L>:
void vRRC_L(){        reg.L = ucGBFunctionRRC(reg.L, &reg.F);}
 8001dc0:	b510      	push	{r4, lr}
 8001dc2:	4c03      	ldr	r4, [pc, #12]	; (8001dd0 <vRRC_L+0x10>)
 8001dc4:	4621      	mov	r1, r4
 8001dc6:	79a0      	ldrb	r0, [r4, #6]
 8001dc8:	f001 f9bc 	bl	8003144 <ucGBFunctionRRC>
 8001dcc:	71a0      	strb	r0, [r4, #6]
 8001dce:	bd10      	pop	{r4, pc}
 8001dd0:	240092b0 	.word	0x240092b0

08001dd4 <vRRC_HL>:
void vRRC_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionRRC(ucGBMemoryRead(reg.HL), &reg.F));}
 8001dd4:	b538      	push	{r3, r4, r5, lr}
 8001dd6:	4d07      	ldr	r5, [pc, #28]	; (8001df4 <vRRC_HL+0x20>)
 8001dd8:	88ec      	ldrh	r4, [r5, #6]
 8001dda:	4620      	mov	r0, r4
 8001ddc:	f001 fab8 	bl	8003350 <ucGBMemoryRead>
 8001de0:	4629      	mov	r1, r5
 8001de2:	f001 f9af 	bl	8003144 <ucGBFunctionRRC>
 8001de6:	4601      	mov	r1, r0
 8001de8:	4620      	mov	r0, r4
 8001dea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001dee:	f001 ba93 	b.w	8003318 <vGBMemoryWrite>
 8001df2:	bf00      	nop
 8001df4:	240092b0 	.word	0x240092b0

08001df8 <vRRC_A>:
void vRRC_A(){        reg.A = ucGBFunctionRRC(reg.A, &reg.F);}
 8001df8:	b510      	push	{r4, lr}
 8001dfa:	4c03      	ldr	r4, [pc, #12]	; (8001e08 <vRRC_A+0x10>)
 8001dfc:	4621      	mov	r1, r4
 8001dfe:	7860      	ldrb	r0, [r4, #1]
 8001e00:	f001 f9a0 	bl	8003144 <ucGBFunctionRRC>
 8001e04:	7060      	strb	r0, [r4, #1]
 8001e06:	bd10      	pop	{r4, pc}
 8001e08:	240092b0 	.word	0x240092b0

08001e0c <vRL_B>:
void vRL_B(){         reg.B = ucGBFunctionRL(reg.B, &reg.F);}
 8001e0c:	b510      	push	{r4, lr}
 8001e0e:	4c03      	ldr	r4, [pc, #12]	; (8001e1c <vRL_B+0x10>)
 8001e10:	4621      	mov	r1, r4
 8001e12:	78e0      	ldrb	r0, [r4, #3]
 8001e14:	f001 f9b2 	bl	800317c <ucGBFunctionRL>
 8001e18:	70e0      	strb	r0, [r4, #3]
 8001e1a:	bd10      	pop	{r4, pc}
 8001e1c:	240092b0 	.word	0x240092b0

08001e20 <vRL_C>:
void vRL_C(){         reg.C = ucGBFunctionRL(reg.C, &reg.F);}
 8001e20:	b510      	push	{r4, lr}
 8001e22:	4c03      	ldr	r4, [pc, #12]	; (8001e30 <vRL_C+0x10>)
 8001e24:	4621      	mov	r1, r4
 8001e26:	78a0      	ldrb	r0, [r4, #2]
 8001e28:	f001 f9a8 	bl	800317c <ucGBFunctionRL>
 8001e2c:	70a0      	strb	r0, [r4, #2]
 8001e2e:	bd10      	pop	{r4, pc}
 8001e30:	240092b0 	.word	0x240092b0

08001e34 <vRL_D>:
void vRL_D(){         reg.D = ucGBFunctionRL(reg.D, &reg.F);}
 8001e34:	b510      	push	{r4, lr}
 8001e36:	4c03      	ldr	r4, [pc, #12]	; (8001e44 <vRL_D+0x10>)
 8001e38:	4621      	mov	r1, r4
 8001e3a:	7960      	ldrb	r0, [r4, #5]
 8001e3c:	f001 f99e 	bl	800317c <ucGBFunctionRL>
 8001e40:	7160      	strb	r0, [r4, #5]
 8001e42:	bd10      	pop	{r4, pc}
 8001e44:	240092b0 	.word	0x240092b0

08001e48 <vRL_E>:
void vRL_E(){         reg.E = ucGBFunctionRL(reg.E, &reg.F);}
 8001e48:	b510      	push	{r4, lr}
 8001e4a:	4c03      	ldr	r4, [pc, #12]	; (8001e58 <vRL_E+0x10>)
 8001e4c:	4621      	mov	r1, r4
 8001e4e:	7920      	ldrb	r0, [r4, #4]
 8001e50:	f001 f994 	bl	800317c <ucGBFunctionRL>
 8001e54:	7120      	strb	r0, [r4, #4]
 8001e56:	bd10      	pop	{r4, pc}
 8001e58:	240092b0 	.word	0x240092b0

08001e5c <vRL_H>:
void vRL_H(){         reg.H = ucGBFunctionRL(reg.H, &reg.F);}
 8001e5c:	b510      	push	{r4, lr}
 8001e5e:	4c03      	ldr	r4, [pc, #12]	; (8001e6c <vRL_H+0x10>)
 8001e60:	4621      	mov	r1, r4
 8001e62:	79e0      	ldrb	r0, [r4, #7]
 8001e64:	f001 f98a 	bl	800317c <ucGBFunctionRL>
 8001e68:	71e0      	strb	r0, [r4, #7]
 8001e6a:	bd10      	pop	{r4, pc}
 8001e6c:	240092b0 	.word	0x240092b0

08001e70 <vRL_L>:
void vRL_L(){         reg.L = ucGBFunctionRL(reg.L, &reg.F);}
 8001e70:	b510      	push	{r4, lr}
 8001e72:	4c03      	ldr	r4, [pc, #12]	; (8001e80 <vRL_L+0x10>)
 8001e74:	4621      	mov	r1, r4
 8001e76:	79a0      	ldrb	r0, [r4, #6]
 8001e78:	f001 f980 	bl	800317c <ucGBFunctionRL>
 8001e7c:	71a0      	strb	r0, [r4, #6]
 8001e7e:	bd10      	pop	{r4, pc}
 8001e80:	240092b0 	.word	0x240092b0

08001e84 <vRL_HL>:
void vRL_HL(){        vGBMemoryWrite(reg.HL, ucGBFunctionRL(ucGBMemoryRead(reg.HL), &reg.F));}
 8001e84:	b538      	push	{r3, r4, r5, lr}
 8001e86:	4d07      	ldr	r5, [pc, #28]	; (8001ea4 <vRL_HL+0x20>)
 8001e88:	88ec      	ldrh	r4, [r5, #6]
 8001e8a:	4620      	mov	r0, r4
 8001e8c:	f001 fa60 	bl	8003350 <ucGBMemoryRead>
 8001e90:	4629      	mov	r1, r5
 8001e92:	f001 f973 	bl	800317c <ucGBFunctionRL>
 8001e96:	4601      	mov	r1, r0
 8001e98:	4620      	mov	r0, r4
 8001e9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e9e:	f001 ba3b 	b.w	8003318 <vGBMemoryWrite>
 8001ea2:	bf00      	nop
 8001ea4:	240092b0 	.word	0x240092b0

08001ea8 <vRL_A>:
void vRL_A(){         reg.A = ucGBFunctionRL(reg.A, &reg.F);}
 8001ea8:	b510      	push	{r4, lr}
 8001eaa:	4c03      	ldr	r4, [pc, #12]	; (8001eb8 <vRL_A+0x10>)
 8001eac:	4621      	mov	r1, r4
 8001eae:	7860      	ldrb	r0, [r4, #1]
 8001eb0:	f001 f964 	bl	800317c <ucGBFunctionRL>
 8001eb4:	7060      	strb	r0, [r4, #1]
 8001eb6:	bd10      	pop	{r4, pc}
 8001eb8:	240092b0 	.word	0x240092b0

08001ebc <vRR_B>:
void vRR_B(){         reg.B = ucGBFunctionRR(reg.B, &reg.F);}
 8001ebc:	b510      	push	{r4, lr}
 8001ebe:	4c03      	ldr	r4, [pc, #12]	; (8001ecc <vRR_B+0x10>)
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	78e0      	ldrb	r0, [r4, #3]
 8001ec4:	f001 f974 	bl	80031b0 <ucGBFunctionRR>
 8001ec8:	70e0      	strb	r0, [r4, #3]
 8001eca:	bd10      	pop	{r4, pc}
 8001ecc:	240092b0 	.word	0x240092b0

08001ed0 <vRR_C>:
void vRR_C(){         reg.C = ucGBFunctionRR(reg.C, &reg.F);}
 8001ed0:	b510      	push	{r4, lr}
 8001ed2:	4c03      	ldr	r4, [pc, #12]	; (8001ee0 <vRR_C+0x10>)
 8001ed4:	4621      	mov	r1, r4
 8001ed6:	78a0      	ldrb	r0, [r4, #2]
 8001ed8:	f001 f96a 	bl	80031b0 <ucGBFunctionRR>
 8001edc:	70a0      	strb	r0, [r4, #2]
 8001ede:	bd10      	pop	{r4, pc}
 8001ee0:	240092b0 	.word	0x240092b0

08001ee4 <vRR_D>:
void vRR_D(){         reg.D = ucGBFunctionRR(reg.D, &reg.F);}
 8001ee4:	b510      	push	{r4, lr}
 8001ee6:	4c03      	ldr	r4, [pc, #12]	; (8001ef4 <vRR_D+0x10>)
 8001ee8:	4621      	mov	r1, r4
 8001eea:	7960      	ldrb	r0, [r4, #5]
 8001eec:	f001 f960 	bl	80031b0 <ucGBFunctionRR>
 8001ef0:	7160      	strb	r0, [r4, #5]
 8001ef2:	bd10      	pop	{r4, pc}
 8001ef4:	240092b0 	.word	0x240092b0

08001ef8 <vRR_E>:
void vRR_E(){         reg.E = ucGBFunctionRR(reg.E, &reg.F);}
 8001ef8:	b510      	push	{r4, lr}
 8001efa:	4c03      	ldr	r4, [pc, #12]	; (8001f08 <vRR_E+0x10>)
 8001efc:	4621      	mov	r1, r4
 8001efe:	7920      	ldrb	r0, [r4, #4]
 8001f00:	f001 f956 	bl	80031b0 <ucGBFunctionRR>
 8001f04:	7120      	strb	r0, [r4, #4]
 8001f06:	bd10      	pop	{r4, pc}
 8001f08:	240092b0 	.word	0x240092b0

08001f0c <vRR_H>:
void vRR_H(){         reg.H = ucGBFunctionRR(reg.H, &reg.F);}
 8001f0c:	b510      	push	{r4, lr}
 8001f0e:	4c03      	ldr	r4, [pc, #12]	; (8001f1c <vRR_H+0x10>)
 8001f10:	4621      	mov	r1, r4
 8001f12:	79e0      	ldrb	r0, [r4, #7]
 8001f14:	f001 f94c 	bl	80031b0 <ucGBFunctionRR>
 8001f18:	71e0      	strb	r0, [r4, #7]
 8001f1a:	bd10      	pop	{r4, pc}
 8001f1c:	240092b0 	.word	0x240092b0

08001f20 <vRR_L>:
void vRR_L(){         reg.L = ucGBFunctionRR(reg.L, &reg.F);}
 8001f20:	b510      	push	{r4, lr}
 8001f22:	4c03      	ldr	r4, [pc, #12]	; (8001f30 <vRR_L+0x10>)
 8001f24:	4621      	mov	r1, r4
 8001f26:	79a0      	ldrb	r0, [r4, #6]
 8001f28:	f001 f942 	bl	80031b0 <ucGBFunctionRR>
 8001f2c:	71a0      	strb	r0, [r4, #6]
 8001f2e:	bd10      	pop	{r4, pc}
 8001f30:	240092b0 	.word	0x240092b0

08001f34 <vRR_HL>:
void vRR_HL(){        vGBMemoryWrite(reg.HL, ucGBFunctionRR(ucGBMemoryRead(reg.HL), &reg.F));}
 8001f34:	b538      	push	{r3, r4, r5, lr}
 8001f36:	4d07      	ldr	r5, [pc, #28]	; (8001f54 <vRR_HL+0x20>)
 8001f38:	88ec      	ldrh	r4, [r5, #6]
 8001f3a:	4620      	mov	r0, r4
 8001f3c:	f001 fa08 	bl	8003350 <ucGBMemoryRead>
 8001f40:	4629      	mov	r1, r5
 8001f42:	f001 f935 	bl	80031b0 <ucGBFunctionRR>
 8001f46:	4601      	mov	r1, r0
 8001f48:	4620      	mov	r0, r4
 8001f4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f4e:	f001 b9e3 	b.w	8003318 <vGBMemoryWrite>
 8001f52:	bf00      	nop
 8001f54:	240092b0 	.word	0x240092b0

08001f58 <vRR_A>:
void vRR_A(){         reg.A = ucGBFunctionRR(reg.A, &reg.F);}
 8001f58:	b510      	push	{r4, lr}
 8001f5a:	4c03      	ldr	r4, [pc, #12]	; (8001f68 <vRR_A+0x10>)
 8001f5c:	4621      	mov	r1, r4
 8001f5e:	7860      	ldrb	r0, [r4, #1]
 8001f60:	f001 f926 	bl	80031b0 <ucGBFunctionRR>
 8001f64:	7060      	strb	r0, [r4, #1]
 8001f66:	bd10      	pop	{r4, pc}
 8001f68:	240092b0 	.word	0x240092b0

08001f6c <vSLA_B>:
void vSLA_B(){        reg.B = ucGBFunctionSLA(reg.B, &reg.F);}
 8001f6c:	b510      	push	{r4, lr}
 8001f6e:	4c03      	ldr	r4, [pc, #12]	; (8001f7c <vSLA_B+0x10>)
 8001f70:	4621      	mov	r1, r4
 8001f72:	78e0      	ldrb	r0, [r4, #3]
 8001f74:	f001 f938 	bl	80031e8 <ucGBFunctionSLA>
 8001f78:	70e0      	strb	r0, [r4, #3]
 8001f7a:	bd10      	pop	{r4, pc}
 8001f7c:	240092b0 	.word	0x240092b0

08001f80 <vSLA_C>:
void vSLA_C(){        reg.C = ucGBFunctionSLA(reg.C, &reg.F);}
 8001f80:	b510      	push	{r4, lr}
 8001f82:	4c03      	ldr	r4, [pc, #12]	; (8001f90 <vSLA_C+0x10>)
 8001f84:	4621      	mov	r1, r4
 8001f86:	78a0      	ldrb	r0, [r4, #2]
 8001f88:	f001 f92e 	bl	80031e8 <ucGBFunctionSLA>
 8001f8c:	70a0      	strb	r0, [r4, #2]
 8001f8e:	bd10      	pop	{r4, pc}
 8001f90:	240092b0 	.word	0x240092b0

08001f94 <vSLA_D>:
void vSLA_D(){        reg.D = ucGBFunctionSLA(reg.D, &reg.F);}
 8001f94:	b510      	push	{r4, lr}
 8001f96:	4c03      	ldr	r4, [pc, #12]	; (8001fa4 <vSLA_D+0x10>)
 8001f98:	4621      	mov	r1, r4
 8001f9a:	7960      	ldrb	r0, [r4, #5]
 8001f9c:	f001 f924 	bl	80031e8 <ucGBFunctionSLA>
 8001fa0:	7160      	strb	r0, [r4, #5]
 8001fa2:	bd10      	pop	{r4, pc}
 8001fa4:	240092b0 	.word	0x240092b0

08001fa8 <vSLA_E>:
void vSLA_E(){        reg.E = ucGBFunctionSLA(reg.E, &reg.F);}
 8001fa8:	b510      	push	{r4, lr}
 8001faa:	4c03      	ldr	r4, [pc, #12]	; (8001fb8 <vSLA_E+0x10>)
 8001fac:	4621      	mov	r1, r4
 8001fae:	7920      	ldrb	r0, [r4, #4]
 8001fb0:	f001 f91a 	bl	80031e8 <ucGBFunctionSLA>
 8001fb4:	7120      	strb	r0, [r4, #4]
 8001fb6:	bd10      	pop	{r4, pc}
 8001fb8:	240092b0 	.word	0x240092b0

08001fbc <vSLA_H>:
void vSLA_H(){        reg.H = ucGBFunctionSLA(reg.H, &reg.F);}
 8001fbc:	b510      	push	{r4, lr}
 8001fbe:	4c03      	ldr	r4, [pc, #12]	; (8001fcc <vSLA_H+0x10>)
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	79e0      	ldrb	r0, [r4, #7]
 8001fc4:	f001 f910 	bl	80031e8 <ucGBFunctionSLA>
 8001fc8:	71e0      	strb	r0, [r4, #7]
 8001fca:	bd10      	pop	{r4, pc}
 8001fcc:	240092b0 	.word	0x240092b0

08001fd0 <vSLA_L>:
void vSLA_L(){        reg.L = ucGBFunctionSLA(reg.L, &reg.F);}
 8001fd0:	b510      	push	{r4, lr}
 8001fd2:	4c03      	ldr	r4, [pc, #12]	; (8001fe0 <vSLA_L+0x10>)
 8001fd4:	4621      	mov	r1, r4
 8001fd6:	79a0      	ldrb	r0, [r4, #6]
 8001fd8:	f001 f906 	bl	80031e8 <ucGBFunctionSLA>
 8001fdc:	71a0      	strb	r0, [r4, #6]
 8001fde:	bd10      	pop	{r4, pc}
 8001fe0:	240092b0 	.word	0x240092b0

08001fe4 <vSLA_HL>:
void vSLA_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSLA(ucGBMemoryRead(reg.HL), &reg.F));}
 8001fe4:	b538      	push	{r3, r4, r5, lr}
 8001fe6:	4d07      	ldr	r5, [pc, #28]	; (8002004 <vSLA_HL+0x20>)
 8001fe8:	88ec      	ldrh	r4, [r5, #6]
 8001fea:	4620      	mov	r0, r4
 8001fec:	f001 f9b0 	bl	8003350 <ucGBMemoryRead>
 8001ff0:	4629      	mov	r1, r5
 8001ff2:	f001 f8f9 	bl	80031e8 <ucGBFunctionSLA>
 8001ff6:	4601      	mov	r1, r0
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ffe:	f001 b98b 	b.w	8003318 <vGBMemoryWrite>
 8002002:	bf00      	nop
 8002004:	240092b0 	.word	0x240092b0

08002008 <vSLA_A>:
void vSLA_A(){        reg.A = ucGBFunctionSLA(reg.A, &reg.F);}
 8002008:	b510      	push	{r4, lr}
 800200a:	4c03      	ldr	r4, [pc, #12]	; (8002018 <vSLA_A+0x10>)
 800200c:	4621      	mov	r1, r4
 800200e:	7860      	ldrb	r0, [r4, #1]
 8002010:	f001 f8ea 	bl	80031e8 <ucGBFunctionSLA>
 8002014:	7060      	strb	r0, [r4, #1]
 8002016:	bd10      	pop	{r4, pc}
 8002018:	240092b0 	.word	0x240092b0

0800201c <vSRA_B>:
void vSRA_B(){        reg.B = ucGBFunctionSRA(reg.B, &reg.F);}
 800201c:	b510      	push	{r4, lr}
 800201e:	4c03      	ldr	r4, [pc, #12]	; (800202c <vSRA_B+0x10>)
 8002020:	4621      	mov	r1, r4
 8002022:	78e0      	ldrb	r0, [r4, #3]
 8002024:	f001 f8f8 	bl	8003218 <ucGBFunctionSRA>
 8002028:	70e0      	strb	r0, [r4, #3]
 800202a:	bd10      	pop	{r4, pc}
 800202c:	240092b0 	.word	0x240092b0

08002030 <vSRA_C>:
void vSRA_C(){        reg.C = ucGBFunctionSRA(reg.C, &reg.F);}
 8002030:	b510      	push	{r4, lr}
 8002032:	4c03      	ldr	r4, [pc, #12]	; (8002040 <vSRA_C+0x10>)
 8002034:	4621      	mov	r1, r4
 8002036:	78a0      	ldrb	r0, [r4, #2]
 8002038:	f001 f8ee 	bl	8003218 <ucGBFunctionSRA>
 800203c:	70a0      	strb	r0, [r4, #2]
 800203e:	bd10      	pop	{r4, pc}
 8002040:	240092b0 	.word	0x240092b0

08002044 <vSRA_D>:
void vSRA_D(){        reg.D = ucGBFunctionSRA(reg.D, &reg.F);}
 8002044:	b510      	push	{r4, lr}
 8002046:	4c03      	ldr	r4, [pc, #12]	; (8002054 <vSRA_D+0x10>)
 8002048:	4621      	mov	r1, r4
 800204a:	7960      	ldrb	r0, [r4, #5]
 800204c:	f001 f8e4 	bl	8003218 <ucGBFunctionSRA>
 8002050:	7160      	strb	r0, [r4, #5]
 8002052:	bd10      	pop	{r4, pc}
 8002054:	240092b0 	.word	0x240092b0

08002058 <vSRA_E>:
void vSRA_E(){        reg.E = ucGBFunctionSRA(reg.E, &reg.F);}
 8002058:	b510      	push	{r4, lr}
 800205a:	4c03      	ldr	r4, [pc, #12]	; (8002068 <vSRA_E+0x10>)
 800205c:	4621      	mov	r1, r4
 800205e:	7920      	ldrb	r0, [r4, #4]
 8002060:	f001 f8da 	bl	8003218 <ucGBFunctionSRA>
 8002064:	7120      	strb	r0, [r4, #4]
 8002066:	bd10      	pop	{r4, pc}
 8002068:	240092b0 	.word	0x240092b0

0800206c <vSRA_H>:
void vSRA_H(){        reg.H = ucGBFunctionSRA(reg.H, &reg.F);}
 800206c:	b510      	push	{r4, lr}
 800206e:	4c03      	ldr	r4, [pc, #12]	; (800207c <vSRA_H+0x10>)
 8002070:	4621      	mov	r1, r4
 8002072:	79e0      	ldrb	r0, [r4, #7]
 8002074:	f001 f8d0 	bl	8003218 <ucGBFunctionSRA>
 8002078:	71e0      	strb	r0, [r4, #7]
 800207a:	bd10      	pop	{r4, pc}
 800207c:	240092b0 	.word	0x240092b0

08002080 <vSRA_L>:
void vSRA_L(){        reg.L = ucGBFunctionSRA(reg.L, &reg.F);}
 8002080:	b510      	push	{r4, lr}
 8002082:	4c03      	ldr	r4, [pc, #12]	; (8002090 <vSRA_L+0x10>)
 8002084:	4621      	mov	r1, r4
 8002086:	79a0      	ldrb	r0, [r4, #6]
 8002088:	f001 f8c6 	bl	8003218 <ucGBFunctionSRA>
 800208c:	71a0      	strb	r0, [r4, #6]
 800208e:	bd10      	pop	{r4, pc}
 8002090:	240092b0 	.word	0x240092b0

08002094 <vSRA_HL>:
void vSRA_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSRA(ucGBMemoryRead(reg.HL), &reg.F));}
 8002094:	b538      	push	{r3, r4, r5, lr}
 8002096:	4d07      	ldr	r5, [pc, #28]	; (80020b4 <vSRA_HL+0x20>)
 8002098:	88ec      	ldrh	r4, [r5, #6]
 800209a:	4620      	mov	r0, r4
 800209c:	f001 f958 	bl	8003350 <ucGBMemoryRead>
 80020a0:	4629      	mov	r1, r5
 80020a2:	f001 f8b9 	bl	8003218 <ucGBFunctionSRA>
 80020a6:	4601      	mov	r1, r0
 80020a8:	4620      	mov	r0, r4
 80020aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020ae:	f001 b933 	b.w	8003318 <vGBMemoryWrite>
 80020b2:	bf00      	nop
 80020b4:	240092b0 	.word	0x240092b0

080020b8 <vSRA_A>:
void vSRA_A(){        reg.A = ucGBFunctionSRA(reg.A, &reg.F);}
 80020b8:	b510      	push	{r4, lr}
 80020ba:	4c03      	ldr	r4, [pc, #12]	; (80020c8 <vSRA_A+0x10>)
 80020bc:	4621      	mov	r1, r4
 80020be:	7860      	ldrb	r0, [r4, #1]
 80020c0:	f001 f8aa 	bl	8003218 <ucGBFunctionSRA>
 80020c4:	7060      	strb	r0, [r4, #1]
 80020c6:	bd10      	pop	{r4, pc}
 80020c8:	240092b0 	.word	0x240092b0

080020cc <vSWAP_B>:
void vSWAP_B(){       reg.B = ucGBFunctionSWAP(reg.B, &reg.F);}
 80020cc:	b510      	push	{r4, lr}
 80020ce:	4c03      	ldr	r4, [pc, #12]	; (80020dc <vSWAP_B+0x10>)
 80020d0:	4621      	mov	r1, r4
 80020d2:	78e0      	ldrb	r0, [r4, #3]
 80020d4:	f001 f8ba 	bl	800324c <ucGBFunctionSWAP>
 80020d8:	70e0      	strb	r0, [r4, #3]
 80020da:	bd10      	pop	{r4, pc}
 80020dc:	240092b0 	.word	0x240092b0

080020e0 <vSWAP_C>:
void vSWAP_C(){       reg.C = ucGBFunctionSWAP(reg.C, &reg.F);}
 80020e0:	b510      	push	{r4, lr}
 80020e2:	4c03      	ldr	r4, [pc, #12]	; (80020f0 <vSWAP_C+0x10>)
 80020e4:	4621      	mov	r1, r4
 80020e6:	78a0      	ldrb	r0, [r4, #2]
 80020e8:	f001 f8b0 	bl	800324c <ucGBFunctionSWAP>
 80020ec:	70a0      	strb	r0, [r4, #2]
 80020ee:	bd10      	pop	{r4, pc}
 80020f0:	240092b0 	.word	0x240092b0

080020f4 <vSWAP_D>:
void vSWAP_D(){       reg.D = ucGBFunctionSWAP(reg.D, &reg.F);}
 80020f4:	b510      	push	{r4, lr}
 80020f6:	4c03      	ldr	r4, [pc, #12]	; (8002104 <vSWAP_D+0x10>)
 80020f8:	4621      	mov	r1, r4
 80020fa:	7960      	ldrb	r0, [r4, #5]
 80020fc:	f001 f8a6 	bl	800324c <ucGBFunctionSWAP>
 8002100:	7160      	strb	r0, [r4, #5]
 8002102:	bd10      	pop	{r4, pc}
 8002104:	240092b0 	.word	0x240092b0

08002108 <vSWAP_E>:
void vSWAP_E(){       reg.E = ucGBFunctionSWAP(reg.E, &reg.F);}
 8002108:	b510      	push	{r4, lr}
 800210a:	4c03      	ldr	r4, [pc, #12]	; (8002118 <vSWAP_E+0x10>)
 800210c:	4621      	mov	r1, r4
 800210e:	7920      	ldrb	r0, [r4, #4]
 8002110:	f001 f89c 	bl	800324c <ucGBFunctionSWAP>
 8002114:	7120      	strb	r0, [r4, #4]
 8002116:	bd10      	pop	{r4, pc}
 8002118:	240092b0 	.word	0x240092b0

0800211c <vSWAP_H>:
void vSWAP_H(){       reg.H = ucGBFunctionSWAP(reg.H, &reg.F);}
 800211c:	b510      	push	{r4, lr}
 800211e:	4c03      	ldr	r4, [pc, #12]	; (800212c <vSWAP_H+0x10>)
 8002120:	4621      	mov	r1, r4
 8002122:	79e0      	ldrb	r0, [r4, #7]
 8002124:	f001 f892 	bl	800324c <ucGBFunctionSWAP>
 8002128:	71e0      	strb	r0, [r4, #7]
 800212a:	bd10      	pop	{r4, pc}
 800212c:	240092b0 	.word	0x240092b0

08002130 <vSWAP_L>:
void vSWAP_L(){       reg.L = ucGBFunctionSWAP(reg.L, &reg.F);}
 8002130:	b510      	push	{r4, lr}
 8002132:	4c03      	ldr	r4, [pc, #12]	; (8002140 <vSWAP_L+0x10>)
 8002134:	4621      	mov	r1, r4
 8002136:	79a0      	ldrb	r0, [r4, #6]
 8002138:	f001 f888 	bl	800324c <ucGBFunctionSWAP>
 800213c:	71a0      	strb	r0, [r4, #6]
 800213e:	bd10      	pop	{r4, pc}
 8002140:	240092b0 	.word	0x240092b0

08002144 <vSWAP_HL>:
void vSWAP_HL(){      vGBMemoryWrite(reg.HL, ucGBFunctionSWAP(ucGBMemoryRead(reg.HL), &reg.F));}
 8002144:	b538      	push	{r3, r4, r5, lr}
 8002146:	4d07      	ldr	r5, [pc, #28]	; (8002164 <vSWAP_HL+0x20>)
 8002148:	88ec      	ldrh	r4, [r5, #6]
 800214a:	4620      	mov	r0, r4
 800214c:	f001 f900 	bl	8003350 <ucGBMemoryRead>
 8002150:	4629      	mov	r1, r5
 8002152:	f001 f87b 	bl	800324c <ucGBFunctionSWAP>
 8002156:	4601      	mov	r1, r0
 8002158:	4620      	mov	r0, r4
 800215a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800215e:	f001 b8db 	b.w	8003318 <vGBMemoryWrite>
 8002162:	bf00      	nop
 8002164:	240092b0 	.word	0x240092b0

08002168 <vSWAP_A>:
void vSWAP_A(){       reg.A = ucGBFunctionSWAP(reg.A, &reg.F);}
 8002168:	b510      	push	{r4, lr}
 800216a:	4c03      	ldr	r4, [pc, #12]	; (8002178 <vSWAP_A+0x10>)
 800216c:	4621      	mov	r1, r4
 800216e:	7860      	ldrb	r0, [r4, #1]
 8002170:	f001 f86c 	bl	800324c <ucGBFunctionSWAP>
 8002174:	7060      	strb	r0, [r4, #1]
 8002176:	bd10      	pop	{r4, pc}
 8002178:	240092b0 	.word	0x240092b0

0800217c <vSRL_B>:
void vSRL_B(){        reg.B = ucGBFunctionSRL(reg.B, &reg.F);}
 800217c:	b510      	push	{r4, lr}
 800217e:	4c03      	ldr	r4, [pc, #12]	; (800218c <vSRL_B+0x10>)
 8002180:	4621      	mov	r1, r4
 8002182:	78e0      	ldrb	r0, [r4, #3]
 8002184:	f001 f878 	bl	8003278 <ucGBFunctionSRL>
 8002188:	70e0      	strb	r0, [r4, #3]
 800218a:	bd10      	pop	{r4, pc}
 800218c:	240092b0 	.word	0x240092b0

08002190 <vSRL_C>:
void vSRL_C(){        reg.C = ucGBFunctionSRL(reg.C, &reg.F);}
 8002190:	b510      	push	{r4, lr}
 8002192:	4c03      	ldr	r4, [pc, #12]	; (80021a0 <vSRL_C+0x10>)
 8002194:	4621      	mov	r1, r4
 8002196:	78a0      	ldrb	r0, [r4, #2]
 8002198:	f001 f86e 	bl	8003278 <ucGBFunctionSRL>
 800219c:	70a0      	strb	r0, [r4, #2]
 800219e:	bd10      	pop	{r4, pc}
 80021a0:	240092b0 	.word	0x240092b0

080021a4 <vSRL_D>:
void vSRL_D(){        reg.D = ucGBFunctionSRL(reg.D, &reg.F);}
 80021a4:	b510      	push	{r4, lr}
 80021a6:	4c03      	ldr	r4, [pc, #12]	; (80021b4 <vSRL_D+0x10>)
 80021a8:	4621      	mov	r1, r4
 80021aa:	7960      	ldrb	r0, [r4, #5]
 80021ac:	f001 f864 	bl	8003278 <ucGBFunctionSRL>
 80021b0:	7160      	strb	r0, [r4, #5]
 80021b2:	bd10      	pop	{r4, pc}
 80021b4:	240092b0 	.word	0x240092b0

080021b8 <vSRL_E>:
void vSRL_E(){        reg.E = ucGBFunctionSRL(reg.E, &reg.F);}
 80021b8:	b510      	push	{r4, lr}
 80021ba:	4c03      	ldr	r4, [pc, #12]	; (80021c8 <vSRL_E+0x10>)
 80021bc:	4621      	mov	r1, r4
 80021be:	7920      	ldrb	r0, [r4, #4]
 80021c0:	f001 f85a 	bl	8003278 <ucGBFunctionSRL>
 80021c4:	7120      	strb	r0, [r4, #4]
 80021c6:	bd10      	pop	{r4, pc}
 80021c8:	240092b0 	.word	0x240092b0

080021cc <vSRL_H>:
void vSRL_H(){        reg.H = ucGBFunctionSRL(reg.H, &reg.F);}
 80021cc:	b510      	push	{r4, lr}
 80021ce:	4c03      	ldr	r4, [pc, #12]	; (80021dc <vSRL_H+0x10>)
 80021d0:	4621      	mov	r1, r4
 80021d2:	79e0      	ldrb	r0, [r4, #7]
 80021d4:	f001 f850 	bl	8003278 <ucGBFunctionSRL>
 80021d8:	71e0      	strb	r0, [r4, #7]
 80021da:	bd10      	pop	{r4, pc}
 80021dc:	240092b0 	.word	0x240092b0

080021e0 <vSRL_L>:
void vSRL_L(){        reg.L = ucGBFunctionSRL(reg.L, &reg.F);}
 80021e0:	b510      	push	{r4, lr}
 80021e2:	4c03      	ldr	r4, [pc, #12]	; (80021f0 <vSRL_L+0x10>)
 80021e4:	4621      	mov	r1, r4
 80021e6:	79a0      	ldrb	r0, [r4, #6]
 80021e8:	f001 f846 	bl	8003278 <ucGBFunctionSRL>
 80021ec:	71a0      	strb	r0, [r4, #6]
 80021ee:	bd10      	pop	{r4, pc}
 80021f0:	240092b0 	.word	0x240092b0

080021f4 <vSRL_HL>:
void vSRL_HL(){       vGBMemoryWrite(reg.HL, ucGBFunctionSRL(ucGBMemoryRead(reg.HL), &reg.F));}
 80021f4:	b538      	push	{r3, r4, r5, lr}
 80021f6:	4d07      	ldr	r5, [pc, #28]	; (8002214 <vSRL_HL+0x20>)
 80021f8:	88ec      	ldrh	r4, [r5, #6]
 80021fa:	4620      	mov	r0, r4
 80021fc:	f001 f8a8 	bl	8003350 <ucGBMemoryRead>
 8002200:	4629      	mov	r1, r5
 8002202:	f001 f839 	bl	8003278 <ucGBFunctionSRL>
 8002206:	4601      	mov	r1, r0
 8002208:	4620      	mov	r0, r4
 800220a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800220e:	f001 b883 	b.w	8003318 <vGBMemoryWrite>
 8002212:	bf00      	nop
 8002214:	240092b0 	.word	0x240092b0

08002218 <vSRL_A>:
void vSRL_A(){        reg.A = ucGBFunctionSRL(reg.A, &reg.F);}
 8002218:	b510      	push	{r4, lr}
 800221a:	4c03      	ldr	r4, [pc, #12]	; (8002228 <vSRL_A+0x10>)
 800221c:	4621      	mov	r1, r4
 800221e:	7860      	ldrb	r0, [r4, #1]
 8002220:	f001 f82a 	bl	8003278 <ucGBFunctionSRL>
 8002224:	7060      	strb	r0, [r4, #1]
 8002226:	bd10      	pop	{r4, pc}
 8002228:	240092b0 	.word	0x240092b0

0800222c <vBIT_0_B>:
void vBIT_0_B(){      vGBFunctionBIT(reg.B, 0, &reg.F);}
 800222c:	4a02      	ldr	r2, [pc, #8]	; (8002238 <vBIT_0_B+0xc>)
 800222e:	2100      	movs	r1, #0
 8002230:	78d0      	ldrb	r0, [r2, #3]
 8002232:	f001 b835 	b.w	80032a0 <vGBFunctionBIT>
 8002236:	bf00      	nop
 8002238:	240092b0 	.word	0x240092b0

0800223c <vBIT_0_C>:
void vBIT_0_C(){      vGBFunctionBIT(reg.C, 0, &reg.F);}
 800223c:	4a02      	ldr	r2, [pc, #8]	; (8002248 <vBIT_0_C+0xc>)
 800223e:	2100      	movs	r1, #0
 8002240:	7890      	ldrb	r0, [r2, #2]
 8002242:	f001 b82d 	b.w	80032a0 <vGBFunctionBIT>
 8002246:	bf00      	nop
 8002248:	240092b0 	.word	0x240092b0

0800224c <vBIT_0_D>:
void vBIT_0_D(){      vGBFunctionBIT(reg.D, 0, &reg.F);}
 800224c:	4a02      	ldr	r2, [pc, #8]	; (8002258 <vBIT_0_D+0xc>)
 800224e:	2100      	movs	r1, #0
 8002250:	7950      	ldrb	r0, [r2, #5]
 8002252:	f001 b825 	b.w	80032a0 <vGBFunctionBIT>
 8002256:	bf00      	nop
 8002258:	240092b0 	.word	0x240092b0

0800225c <vBIT_0_E>:
void vBIT_0_E(){      vGBFunctionBIT(reg.E, 0, &reg.F);}
 800225c:	4a02      	ldr	r2, [pc, #8]	; (8002268 <vBIT_0_E+0xc>)
 800225e:	2100      	movs	r1, #0
 8002260:	7910      	ldrb	r0, [r2, #4]
 8002262:	f001 b81d 	b.w	80032a0 <vGBFunctionBIT>
 8002266:	bf00      	nop
 8002268:	240092b0 	.word	0x240092b0

0800226c <vBIT_0_H>:
void vBIT_0_H(){      vGBFunctionBIT(reg.H, 0, &reg.F);}
 800226c:	4a02      	ldr	r2, [pc, #8]	; (8002278 <vBIT_0_H+0xc>)
 800226e:	2100      	movs	r1, #0
 8002270:	79d0      	ldrb	r0, [r2, #7]
 8002272:	f001 b815 	b.w	80032a0 <vGBFunctionBIT>
 8002276:	bf00      	nop
 8002278:	240092b0 	.word	0x240092b0

0800227c <vBIT_0_L>:
void vBIT_0_L(){      vGBFunctionBIT(reg.L, 0, &reg.F);}
 800227c:	4a02      	ldr	r2, [pc, #8]	; (8002288 <vBIT_0_L+0xc>)
 800227e:	2100      	movs	r1, #0
 8002280:	7990      	ldrb	r0, [r2, #6]
 8002282:	f001 b80d 	b.w	80032a0 <vGBFunctionBIT>
 8002286:	bf00      	nop
 8002288:	240092b0 	.word	0x240092b0

0800228c <vBIT_0_HL>:
void vBIT_0_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 0, &reg.F);}
 800228c:	b510      	push	{r4, lr}
 800228e:	4c05      	ldr	r4, [pc, #20]	; (80022a4 <vBIT_0_HL+0x18>)
 8002290:	88e0      	ldrh	r0, [r4, #6]
 8002292:	f001 f85d 	bl	8003350 <ucGBMemoryRead>
 8002296:	4622      	mov	r2, r4
 8002298:	2100      	movs	r1, #0
 800229a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800229e:	f000 bfff 	b.w	80032a0 <vGBFunctionBIT>
 80022a2:	bf00      	nop
 80022a4:	240092b0 	.word	0x240092b0

080022a8 <vBIT_0_A>:
void vBIT_0_A(){      vGBFunctionBIT(reg.A, 1, &reg.F);}
 80022a8:	4a02      	ldr	r2, [pc, #8]	; (80022b4 <vBIT_0_A+0xc>)
 80022aa:	2101      	movs	r1, #1
 80022ac:	7850      	ldrb	r0, [r2, #1]
 80022ae:	f000 bff7 	b.w	80032a0 <vGBFunctionBIT>
 80022b2:	bf00      	nop
 80022b4:	240092b0 	.word	0x240092b0

080022b8 <vBIT_1_A>:
 80022b8:	f7ff bff6 	b.w	80022a8 <vBIT_0_A>

080022bc <vBIT_1_B>:
void vBIT_1_B(){      vGBFunctionBIT(reg.B, 1, &reg.F);}
 80022bc:	4a02      	ldr	r2, [pc, #8]	; (80022c8 <vBIT_1_B+0xc>)
 80022be:	2101      	movs	r1, #1
 80022c0:	78d0      	ldrb	r0, [r2, #3]
 80022c2:	f000 bfed 	b.w	80032a0 <vGBFunctionBIT>
 80022c6:	bf00      	nop
 80022c8:	240092b0 	.word	0x240092b0

080022cc <vBIT_1_C>:
void vBIT_1_C(){      vGBFunctionBIT(reg.C, 1, &reg.F);}
 80022cc:	4a02      	ldr	r2, [pc, #8]	; (80022d8 <vBIT_1_C+0xc>)
 80022ce:	2101      	movs	r1, #1
 80022d0:	7890      	ldrb	r0, [r2, #2]
 80022d2:	f000 bfe5 	b.w	80032a0 <vGBFunctionBIT>
 80022d6:	bf00      	nop
 80022d8:	240092b0 	.word	0x240092b0

080022dc <vBIT_1_D>:
void vBIT_1_D(){      vGBFunctionBIT(reg.D, 1, &reg.F);}
 80022dc:	4a02      	ldr	r2, [pc, #8]	; (80022e8 <vBIT_1_D+0xc>)
 80022de:	2101      	movs	r1, #1
 80022e0:	7950      	ldrb	r0, [r2, #5]
 80022e2:	f000 bfdd 	b.w	80032a0 <vGBFunctionBIT>
 80022e6:	bf00      	nop
 80022e8:	240092b0 	.word	0x240092b0

080022ec <vBIT_1_E>:
void vBIT_1_E(){      vGBFunctionBIT(reg.E, 1, &reg.F);}
 80022ec:	4a02      	ldr	r2, [pc, #8]	; (80022f8 <vBIT_1_E+0xc>)
 80022ee:	2101      	movs	r1, #1
 80022f0:	7910      	ldrb	r0, [r2, #4]
 80022f2:	f000 bfd5 	b.w	80032a0 <vGBFunctionBIT>
 80022f6:	bf00      	nop
 80022f8:	240092b0 	.word	0x240092b0

080022fc <vBIT_1_H>:
void vBIT_1_H(){      vGBFunctionBIT(reg.H, 1, &reg.F);}
 80022fc:	4a02      	ldr	r2, [pc, #8]	; (8002308 <vBIT_1_H+0xc>)
 80022fe:	2101      	movs	r1, #1
 8002300:	79d0      	ldrb	r0, [r2, #7]
 8002302:	f000 bfcd 	b.w	80032a0 <vGBFunctionBIT>
 8002306:	bf00      	nop
 8002308:	240092b0 	.word	0x240092b0

0800230c <vBIT_1_L>:
void vBIT_1_L(){      vGBFunctionBIT(reg.L, 1, &reg.F);}
 800230c:	4a02      	ldr	r2, [pc, #8]	; (8002318 <vBIT_1_L+0xc>)
 800230e:	2101      	movs	r1, #1
 8002310:	7990      	ldrb	r0, [r2, #6]
 8002312:	f000 bfc5 	b.w	80032a0 <vGBFunctionBIT>
 8002316:	bf00      	nop
 8002318:	240092b0 	.word	0x240092b0

0800231c <vBIT_1_HL>:
void vBIT_1_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 1, &reg.F);}
 800231c:	b510      	push	{r4, lr}
 800231e:	4c05      	ldr	r4, [pc, #20]	; (8002334 <vBIT_1_HL+0x18>)
 8002320:	88e0      	ldrh	r0, [r4, #6]
 8002322:	f001 f815 	bl	8003350 <ucGBMemoryRead>
 8002326:	4622      	mov	r2, r4
 8002328:	2101      	movs	r1, #1
 800232a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800232e:	f000 bfb7 	b.w	80032a0 <vGBFunctionBIT>
 8002332:	bf00      	nop
 8002334:	240092b0 	.word	0x240092b0

08002338 <vBIT_2_B>:
void vBIT_2_B(){      vGBFunctionBIT(reg.B, 2, &reg.F);}
 8002338:	4a02      	ldr	r2, [pc, #8]	; (8002344 <vBIT_2_B+0xc>)
 800233a:	2102      	movs	r1, #2
 800233c:	78d0      	ldrb	r0, [r2, #3]
 800233e:	f000 bfaf 	b.w	80032a0 <vGBFunctionBIT>
 8002342:	bf00      	nop
 8002344:	240092b0 	.word	0x240092b0

08002348 <vBIT_2_C>:
void vBIT_2_C(){      vGBFunctionBIT(reg.C, 2, &reg.F);}
 8002348:	4a02      	ldr	r2, [pc, #8]	; (8002354 <vBIT_2_C+0xc>)
 800234a:	2102      	movs	r1, #2
 800234c:	7890      	ldrb	r0, [r2, #2]
 800234e:	f000 bfa7 	b.w	80032a0 <vGBFunctionBIT>
 8002352:	bf00      	nop
 8002354:	240092b0 	.word	0x240092b0

08002358 <vBIT_2_D>:
void vBIT_2_D(){      vGBFunctionBIT(reg.D, 2, &reg.F);}
 8002358:	4a02      	ldr	r2, [pc, #8]	; (8002364 <vBIT_2_D+0xc>)
 800235a:	2102      	movs	r1, #2
 800235c:	7950      	ldrb	r0, [r2, #5]
 800235e:	f000 bf9f 	b.w	80032a0 <vGBFunctionBIT>
 8002362:	bf00      	nop
 8002364:	240092b0 	.word	0x240092b0

08002368 <vBIT_2_E>:
void vBIT_2_E(){      vGBFunctionBIT(reg.E, 2, &reg.F);}
 8002368:	4a02      	ldr	r2, [pc, #8]	; (8002374 <vBIT_2_E+0xc>)
 800236a:	2102      	movs	r1, #2
 800236c:	7910      	ldrb	r0, [r2, #4]
 800236e:	f000 bf97 	b.w	80032a0 <vGBFunctionBIT>
 8002372:	bf00      	nop
 8002374:	240092b0 	.word	0x240092b0

08002378 <vBIT_2_H>:
void vBIT_2_H(){      vGBFunctionBIT(reg.H, 2, &reg.F);}
 8002378:	4a02      	ldr	r2, [pc, #8]	; (8002384 <vBIT_2_H+0xc>)
 800237a:	2102      	movs	r1, #2
 800237c:	79d0      	ldrb	r0, [r2, #7]
 800237e:	f000 bf8f 	b.w	80032a0 <vGBFunctionBIT>
 8002382:	bf00      	nop
 8002384:	240092b0 	.word	0x240092b0

08002388 <vBIT_2_L>:
void vBIT_2_L(){      vGBFunctionBIT(reg.L, 2, &reg.F);}
 8002388:	4a02      	ldr	r2, [pc, #8]	; (8002394 <vBIT_2_L+0xc>)
 800238a:	2102      	movs	r1, #2
 800238c:	7990      	ldrb	r0, [r2, #6]
 800238e:	f000 bf87 	b.w	80032a0 <vGBFunctionBIT>
 8002392:	bf00      	nop
 8002394:	240092b0 	.word	0x240092b0

08002398 <vBIT_2_HL>:
void vBIT_2_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 2, &reg.F);}
 8002398:	b510      	push	{r4, lr}
 800239a:	4c05      	ldr	r4, [pc, #20]	; (80023b0 <vBIT_2_HL+0x18>)
 800239c:	88e0      	ldrh	r0, [r4, #6]
 800239e:	f000 ffd7 	bl	8003350 <ucGBMemoryRead>
 80023a2:	4622      	mov	r2, r4
 80023a4:	2102      	movs	r1, #2
 80023a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023aa:	f000 bf79 	b.w	80032a0 <vGBFunctionBIT>
 80023ae:	bf00      	nop
 80023b0:	240092b0 	.word	0x240092b0

080023b4 <vBIT_2_A>:
void vBIT_2_A(){      vGBFunctionBIT(reg.A, 2, &reg.F);}
 80023b4:	4a02      	ldr	r2, [pc, #8]	; (80023c0 <vBIT_2_A+0xc>)
 80023b6:	2102      	movs	r1, #2
 80023b8:	7850      	ldrb	r0, [r2, #1]
 80023ba:	f000 bf71 	b.w	80032a0 <vGBFunctionBIT>
 80023be:	bf00      	nop
 80023c0:	240092b0 	.word	0x240092b0

080023c4 <vBIT_3_B>:
void vBIT_3_B(){      vGBFunctionBIT(reg.B, 3, &reg.F);}
 80023c4:	4a02      	ldr	r2, [pc, #8]	; (80023d0 <vBIT_3_B+0xc>)
 80023c6:	2103      	movs	r1, #3
 80023c8:	78d0      	ldrb	r0, [r2, #3]
 80023ca:	f000 bf69 	b.w	80032a0 <vGBFunctionBIT>
 80023ce:	bf00      	nop
 80023d0:	240092b0 	.word	0x240092b0

080023d4 <vBIT_3_C>:
void vBIT_3_C(){      vGBFunctionBIT(reg.C, 3, &reg.F);}
 80023d4:	4a02      	ldr	r2, [pc, #8]	; (80023e0 <vBIT_3_C+0xc>)
 80023d6:	2103      	movs	r1, #3
 80023d8:	7890      	ldrb	r0, [r2, #2]
 80023da:	f000 bf61 	b.w	80032a0 <vGBFunctionBIT>
 80023de:	bf00      	nop
 80023e0:	240092b0 	.word	0x240092b0

080023e4 <vBIT_3_D>:
void vBIT_3_D(){      vGBFunctionBIT(reg.D, 3, &reg.F);}
 80023e4:	4a02      	ldr	r2, [pc, #8]	; (80023f0 <vBIT_3_D+0xc>)
 80023e6:	2103      	movs	r1, #3
 80023e8:	7950      	ldrb	r0, [r2, #5]
 80023ea:	f000 bf59 	b.w	80032a0 <vGBFunctionBIT>
 80023ee:	bf00      	nop
 80023f0:	240092b0 	.word	0x240092b0

080023f4 <vBIT_3_E>:
void vBIT_3_E(){      vGBFunctionBIT(reg.E, 3, &reg.F);}
 80023f4:	4a02      	ldr	r2, [pc, #8]	; (8002400 <vBIT_3_E+0xc>)
 80023f6:	2103      	movs	r1, #3
 80023f8:	7910      	ldrb	r0, [r2, #4]
 80023fa:	f000 bf51 	b.w	80032a0 <vGBFunctionBIT>
 80023fe:	bf00      	nop
 8002400:	240092b0 	.word	0x240092b0

08002404 <vBIT_3_H>:
void vBIT_3_H(){      vGBFunctionBIT(reg.H, 3, &reg.F);}
 8002404:	4a02      	ldr	r2, [pc, #8]	; (8002410 <vBIT_3_H+0xc>)
 8002406:	2103      	movs	r1, #3
 8002408:	79d0      	ldrb	r0, [r2, #7]
 800240a:	f000 bf49 	b.w	80032a0 <vGBFunctionBIT>
 800240e:	bf00      	nop
 8002410:	240092b0 	.word	0x240092b0

08002414 <vBIT_3_L>:
void vBIT_3_L(){      vGBFunctionBIT(reg.L, 3, &reg.F);}
 8002414:	4a02      	ldr	r2, [pc, #8]	; (8002420 <vBIT_3_L+0xc>)
 8002416:	2103      	movs	r1, #3
 8002418:	7990      	ldrb	r0, [r2, #6]
 800241a:	f000 bf41 	b.w	80032a0 <vGBFunctionBIT>
 800241e:	bf00      	nop
 8002420:	240092b0 	.word	0x240092b0

08002424 <vBIT_3_HL>:
void vBIT_3_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 3, &reg.F);}
 8002424:	b510      	push	{r4, lr}
 8002426:	4c05      	ldr	r4, [pc, #20]	; (800243c <vBIT_3_HL+0x18>)
 8002428:	88e0      	ldrh	r0, [r4, #6]
 800242a:	f000 ff91 	bl	8003350 <ucGBMemoryRead>
 800242e:	4622      	mov	r2, r4
 8002430:	2103      	movs	r1, #3
 8002432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002436:	f000 bf33 	b.w	80032a0 <vGBFunctionBIT>
 800243a:	bf00      	nop
 800243c:	240092b0 	.word	0x240092b0

08002440 <vBIT_3_A>:
void vBIT_3_A(){      vGBFunctionBIT(reg.A, 3, &reg.F);}
 8002440:	4a02      	ldr	r2, [pc, #8]	; (800244c <vBIT_3_A+0xc>)
 8002442:	2103      	movs	r1, #3
 8002444:	7850      	ldrb	r0, [r2, #1]
 8002446:	f000 bf2b 	b.w	80032a0 <vGBFunctionBIT>
 800244a:	bf00      	nop
 800244c:	240092b0 	.word	0x240092b0

08002450 <vBIT_4_B>:
void vBIT_4_B(){      vGBFunctionBIT(reg.B, 4, &reg.F);}
 8002450:	4a02      	ldr	r2, [pc, #8]	; (800245c <vBIT_4_B+0xc>)
 8002452:	2104      	movs	r1, #4
 8002454:	78d0      	ldrb	r0, [r2, #3]
 8002456:	f000 bf23 	b.w	80032a0 <vGBFunctionBIT>
 800245a:	bf00      	nop
 800245c:	240092b0 	.word	0x240092b0

08002460 <vBIT_4_C>:
void vBIT_4_C(){      vGBFunctionBIT(reg.C, 4, &reg.F);}
 8002460:	4a02      	ldr	r2, [pc, #8]	; (800246c <vBIT_4_C+0xc>)
 8002462:	2104      	movs	r1, #4
 8002464:	7890      	ldrb	r0, [r2, #2]
 8002466:	f000 bf1b 	b.w	80032a0 <vGBFunctionBIT>
 800246a:	bf00      	nop
 800246c:	240092b0 	.word	0x240092b0

08002470 <vBIT_4_D>:
void vBIT_4_D(){      vGBFunctionBIT(reg.D, 4, &reg.F);}
 8002470:	4a02      	ldr	r2, [pc, #8]	; (800247c <vBIT_4_D+0xc>)
 8002472:	2104      	movs	r1, #4
 8002474:	7950      	ldrb	r0, [r2, #5]
 8002476:	f000 bf13 	b.w	80032a0 <vGBFunctionBIT>
 800247a:	bf00      	nop
 800247c:	240092b0 	.word	0x240092b0

08002480 <vBIT_4_E>:
void vBIT_4_E(){      vGBFunctionBIT(reg.E, 4, &reg.F);}
 8002480:	4a02      	ldr	r2, [pc, #8]	; (800248c <vBIT_4_E+0xc>)
 8002482:	2104      	movs	r1, #4
 8002484:	7910      	ldrb	r0, [r2, #4]
 8002486:	f000 bf0b 	b.w	80032a0 <vGBFunctionBIT>
 800248a:	bf00      	nop
 800248c:	240092b0 	.word	0x240092b0

08002490 <vBIT_4_H>:
void vBIT_4_H(){      vGBFunctionBIT(reg.H, 4, &reg.F);}
 8002490:	4a02      	ldr	r2, [pc, #8]	; (800249c <vBIT_4_H+0xc>)
 8002492:	2104      	movs	r1, #4
 8002494:	79d0      	ldrb	r0, [r2, #7]
 8002496:	f000 bf03 	b.w	80032a0 <vGBFunctionBIT>
 800249a:	bf00      	nop
 800249c:	240092b0 	.word	0x240092b0

080024a0 <vBIT_4_L>:
void vBIT_4_L(){      vGBFunctionBIT(reg.L, 4, &reg.F);}
 80024a0:	4a02      	ldr	r2, [pc, #8]	; (80024ac <vBIT_4_L+0xc>)
 80024a2:	2104      	movs	r1, #4
 80024a4:	7990      	ldrb	r0, [r2, #6]
 80024a6:	f000 befb 	b.w	80032a0 <vGBFunctionBIT>
 80024aa:	bf00      	nop
 80024ac:	240092b0 	.word	0x240092b0

080024b0 <vBIT_4_HL>:
void vBIT_4_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 4, &reg.F);}
 80024b0:	b510      	push	{r4, lr}
 80024b2:	4c05      	ldr	r4, [pc, #20]	; (80024c8 <vBIT_4_HL+0x18>)
 80024b4:	88e0      	ldrh	r0, [r4, #6]
 80024b6:	f000 ff4b 	bl	8003350 <ucGBMemoryRead>
 80024ba:	4622      	mov	r2, r4
 80024bc:	2104      	movs	r1, #4
 80024be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024c2:	f000 beed 	b.w	80032a0 <vGBFunctionBIT>
 80024c6:	bf00      	nop
 80024c8:	240092b0 	.word	0x240092b0

080024cc <vBIT_4_A>:
void vBIT_4_A(){      vGBFunctionBIT(reg.A, 4, &reg.F);}
 80024cc:	4a02      	ldr	r2, [pc, #8]	; (80024d8 <vBIT_4_A+0xc>)
 80024ce:	2104      	movs	r1, #4
 80024d0:	7850      	ldrb	r0, [r2, #1]
 80024d2:	f000 bee5 	b.w	80032a0 <vGBFunctionBIT>
 80024d6:	bf00      	nop
 80024d8:	240092b0 	.word	0x240092b0

080024dc <vBIT_5_B>:
void vBIT_5_B(){      vGBFunctionBIT(reg.B, 5, &reg.F);}
 80024dc:	4a02      	ldr	r2, [pc, #8]	; (80024e8 <vBIT_5_B+0xc>)
 80024de:	2105      	movs	r1, #5
 80024e0:	78d0      	ldrb	r0, [r2, #3]
 80024e2:	f000 bedd 	b.w	80032a0 <vGBFunctionBIT>
 80024e6:	bf00      	nop
 80024e8:	240092b0 	.word	0x240092b0

080024ec <vBIT_5_C>:
void vBIT_5_C(){      vGBFunctionBIT(reg.C, 5, &reg.F);}
 80024ec:	4a02      	ldr	r2, [pc, #8]	; (80024f8 <vBIT_5_C+0xc>)
 80024ee:	2105      	movs	r1, #5
 80024f0:	7890      	ldrb	r0, [r2, #2]
 80024f2:	f000 bed5 	b.w	80032a0 <vGBFunctionBIT>
 80024f6:	bf00      	nop
 80024f8:	240092b0 	.word	0x240092b0

080024fc <vBIT_5_D>:
void vBIT_5_D(){      vGBFunctionBIT(reg.D, 5, &reg.F);}
 80024fc:	4a02      	ldr	r2, [pc, #8]	; (8002508 <vBIT_5_D+0xc>)
 80024fe:	2105      	movs	r1, #5
 8002500:	7950      	ldrb	r0, [r2, #5]
 8002502:	f000 becd 	b.w	80032a0 <vGBFunctionBIT>
 8002506:	bf00      	nop
 8002508:	240092b0 	.word	0x240092b0

0800250c <vBIT_5_E>:
void vBIT_5_E(){      vGBFunctionBIT(reg.E, 5, &reg.F);}
 800250c:	4a02      	ldr	r2, [pc, #8]	; (8002518 <vBIT_5_E+0xc>)
 800250e:	2105      	movs	r1, #5
 8002510:	7910      	ldrb	r0, [r2, #4]
 8002512:	f000 bec5 	b.w	80032a0 <vGBFunctionBIT>
 8002516:	bf00      	nop
 8002518:	240092b0 	.word	0x240092b0

0800251c <vBIT_5_H>:
void vBIT_5_H(){      vGBFunctionBIT(reg.H, 5, &reg.F);}
 800251c:	4a02      	ldr	r2, [pc, #8]	; (8002528 <vBIT_5_H+0xc>)
 800251e:	2105      	movs	r1, #5
 8002520:	79d0      	ldrb	r0, [r2, #7]
 8002522:	f000 bebd 	b.w	80032a0 <vGBFunctionBIT>
 8002526:	bf00      	nop
 8002528:	240092b0 	.word	0x240092b0

0800252c <vBIT_5_L>:
void vBIT_5_L(){      vGBFunctionBIT(reg.L, 5, &reg.F);}
 800252c:	4a02      	ldr	r2, [pc, #8]	; (8002538 <vBIT_5_L+0xc>)
 800252e:	2105      	movs	r1, #5
 8002530:	7990      	ldrb	r0, [r2, #6]
 8002532:	f000 beb5 	b.w	80032a0 <vGBFunctionBIT>
 8002536:	bf00      	nop
 8002538:	240092b0 	.word	0x240092b0

0800253c <vBIT_5_HL>:
void vBIT_5_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 5, &reg.F);}
 800253c:	b510      	push	{r4, lr}
 800253e:	4c05      	ldr	r4, [pc, #20]	; (8002554 <vBIT_5_HL+0x18>)
 8002540:	88e0      	ldrh	r0, [r4, #6]
 8002542:	f000 ff05 	bl	8003350 <ucGBMemoryRead>
 8002546:	4622      	mov	r2, r4
 8002548:	2105      	movs	r1, #5
 800254a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800254e:	f000 bea7 	b.w	80032a0 <vGBFunctionBIT>
 8002552:	bf00      	nop
 8002554:	240092b0 	.word	0x240092b0

08002558 <vBIT_5_A>:
void vBIT_5_A(){      vGBFunctionBIT(reg.A, 5, &reg.F);}
 8002558:	4a02      	ldr	r2, [pc, #8]	; (8002564 <vBIT_5_A+0xc>)
 800255a:	2105      	movs	r1, #5
 800255c:	7850      	ldrb	r0, [r2, #1]
 800255e:	f000 be9f 	b.w	80032a0 <vGBFunctionBIT>
 8002562:	bf00      	nop
 8002564:	240092b0 	.word	0x240092b0

08002568 <vBIT_6_B>:
void vBIT_6_B(){      vGBFunctionBIT(reg.B, 6, &reg.F);}
 8002568:	4a02      	ldr	r2, [pc, #8]	; (8002574 <vBIT_6_B+0xc>)
 800256a:	2106      	movs	r1, #6
 800256c:	78d0      	ldrb	r0, [r2, #3]
 800256e:	f000 be97 	b.w	80032a0 <vGBFunctionBIT>
 8002572:	bf00      	nop
 8002574:	240092b0 	.word	0x240092b0

08002578 <vBIT_6_C>:
void vBIT_6_C(){      vGBFunctionBIT(reg.C, 6, &reg.F);}
 8002578:	4a02      	ldr	r2, [pc, #8]	; (8002584 <vBIT_6_C+0xc>)
 800257a:	2106      	movs	r1, #6
 800257c:	7890      	ldrb	r0, [r2, #2]
 800257e:	f000 be8f 	b.w	80032a0 <vGBFunctionBIT>
 8002582:	bf00      	nop
 8002584:	240092b0 	.word	0x240092b0

08002588 <vBIT_6_D>:
void vBIT_6_D(){      vGBFunctionBIT(reg.D, 6, &reg.F);}
 8002588:	4a02      	ldr	r2, [pc, #8]	; (8002594 <vBIT_6_D+0xc>)
 800258a:	2106      	movs	r1, #6
 800258c:	7950      	ldrb	r0, [r2, #5]
 800258e:	f000 be87 	b.w	80032a0 <vGBFunctionBIT>
 8002592:	bf00      	nop
 8002594:	240092b0 	.word	0x240092b0

08002598 <vBIT_6_E>:
void vBIT_6_E(){      vGBFunctionBIT(reg.E, 6, &reg.F);}
 8002598:	4a02      	ldr	r2, [pc, #8]	; (80025a4 <vBIT_6_E+0xc>)
 800259a:	2106      	movs	r1, #6
 800259c:	7910      	ldrb	r0, [r2, #4]
 800259e:	f000 be7f 	b.w	80032a0 <vGBFunctionBIT>
 80025a2:	bf00      	nop
 80025a4:	240092b0 	.word	0x240092b0

080025a8 <vBIT_6_H>:
void vBIT_6_H(){      vGBFunctionBIT(reg.H, 6, &reg.F);}
 80025a8:	4a02      	ldr	r2, [pc, #8]	; (80025b4 <vBIT_6_H+0xc>)
 80025aa:	2106      	movs	r1, #6
 80025ac:	79d0      	ldrb	r0, [r2, #7]
 80025ae:	f000 be77 	b.w	80032a0 <vGBFunctionBIT>
 80025b2:	bf00      	nop
 80025b4:	240092b0 	.word	0x240092b0

080025b8 <vBIT_6_L>:
void vBIT_6_L(){      vGBFunctionBIT(reg.L, 6, &reg.F);}
 80025b8:	4a02      	ldr	r2, [pc, #8]	; (80025c4 <vBIT_6_L+0xc>)
 80025ba:	2106      	movs	r1, #6
 80025bc:	7990      	ldrb	r0, [r2, #6]
 80025be:	f000 be6f 	b.w	80032a0 <vGBFunctionBIT>
 80025c2:	bf00      	nop
 80025c4:	240092b0 	.word	0x240092b0

080025c8 <vBIT_6_HL>:
void vBIT_6_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 6, &reg.F);}
 80025c8:	b510      	push	{r4, lr}
 80025ca:	4c05      	ldr	r4, [pc, #20]	; (80025e0 <vBIT_6_HL+0x18>)
 80025cc:	88e0      	ldrh	r0, [r4, #6]
 80025ce:	f000 febf 	bl	8003350 <ucGBMemoryRead>
 80025d2:	4622      	mov	r2, r4
 80025d4:	2106      	movs	r1, #6
 80025d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025da:	f000 be61 	b.w	80032a0 <vGBFunctionBIT>
 80025de:	bf00      	nop
 80025e0:	240092b0 	.word	0x240092b0

080025e4 <vBIT_6_A>:
void vBIT_6_A(){      vGBFunctionBIT(reg.A, 6, &reg.F);}
 80025e4:	4a02      	ldr	r2, [pc, #8]	; (80025f0 <vBIT_6_A+0xc>)
 80025e6:	2106      	movs	r1, #6
 80025e8:	7850      	ldrb	r0, [r2, #1]
 80025ea:	f000 be59 	b.w	80032a0 <vGBFunctionBIT>
 80025ee:	bf00      	nop
 80025f0:	240092b0 	.word	0x240092b0

080025f4 <vBIT_7_B>:
void vBIT_7_B(){      vGBFunctionBIT(reg.B, 7, &reg.F);}
 80025f4:	4a02      	ldr	r2, [pc, #8]	; (8002600 <vBIT_7_B+0xc>)
 80025f6:	2107      	movs	r1, #7
 80025f8:	78d0      	ldrb	r0, [r2, #3]
 80025fa:	f000 be51 	b.w	80032a0 <vGBFunctionBIT>
 80025fe:	bf00      	nop
 8002600:	240092b0 	.word	0x240092b0

08002604 <vBIT_7_C>:
void vBIT_7_C(){      vGBFunctionBIT(reg.C, 7, &reg.F);}
 8002604:	4a02      	ldr	r2, [pc, #8]	; (8002610 <vBIT_7_C+0xc>)
 8002606:	2107      	movs	r1, #7
 8002608:	7890      	ldrb	r0, [r2, #2]
 800260a:	f000 be49 	b.w	80032a0 <vGBFunctionBIT>
 800260e:	bf00      	nop
 8002610:	240092b0 	.word	0x240092b0

08002614 <vBIT_7_D>:
void vBIT_7_D(){      vGBFunctionBIT(reg.D, 7, &reg.F);}
 8002614:	4a02      	ldr	r2, [pc, #8]	; (8002620 <vBIT_7_D+0xc>)
 8002616:	2107      	movs	r1, #7
 8002618:	7950      	ldrb	r0, [r2, #5]
 800261a:	f000 be41 	b.w	80032a0 <vGBFunctionBIT>
 800261e:	bf00      	nop
 8002620:	240092b0 	.word	0x240092b0

08002624 <vBIT_7_E>:
void vBIT_7_E(){      vGBFunctionBIT(reg.E, 7, &reg.F);}
 8002624:	4a02      	ldr	r2, [pc, #8]	; (8002630 <vBIT_7_E+0xc>)
 8002626:	2107      	movs	r1, #7
 8002628:	7910      	ldrb	r0, [r2, #4]
 800262a:	f000 be39 	b.w	80032a0 <vGBFunctionBIT>
 800262e:	bf00      	nop
 8002630:	240092b0 	.word	0x240092b0

08002634 <vBIT_7_H>:
void vBIT_7_H(){      vGBFunctionBIT(reg.H, 7, &reg.F);}
 8002634:	4a02      	ldr	r2, [pc, #8]	; (8002640 <vBIT_7_H+0xc>)
 8002636:	2107      	movs	r1, #7
 8002638:	79d0      	ldrb	r0, [r2, #7]
 800263a:	f000 be31 	b.w	80032a0 <vGBFunctionBIT>
 800263e:	bf00      	nop
 8002640:	240092b0 	.word	0x240092b0

08002644 <vBIT_7_L>:
void vBIT_7_L(){      vGBFunctionBIT(reg.L, 7, &reg.F);}
 8002644:	4a02      	ldr	r2, [pc, #8]	; (8002650 <vBIT_7_L+0xc>)
 8002646:	2107      	movs	r1, #7
 8002648:	7990      	ldrb	r0, [r2, #6]
 800264a:	f000 be29 	b.w	80032a0 <vGBFunctionBIT>
 800264e:	bf00      	nop
 8002650:	240092b0 	.word	0x240092b0

08002654 <vBIT_7_HL>:
void vBIT_7_HL(){     vGBFunctionBIT(ucGBMemoryRead(reg.HL), 7, &reg.F);}
 8002654:	b510      	push	{r4, lr}
 8002656:	4c05      	ldr	r4, [pc, #20]	; (800266c <vBIT_7_HL+0x18>)
 8002658:	88e0      	ldrh	r0, [r4, #6]
 800265a:	f000 fe79 	bl	8003350 <ucGBMemoryRead>
 800265e:	4622      	mov	r2, r4
 8002660:	2107      	movs	r1, #7
 8002662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002666:	f000 be1b 	b.w	80032a0 <vGBFunctionBIT>
 800266a:	bf00      	nop
 800266c:	240092b0 	.word	0x240092b0

08002670 <vBIT_7_A>:
void vBIT_7_A(){      vGBFunctionBIT(reg.A, 7, &reg.F);}
 8002670:	4a02      	ldr	r2, [pc, #8]	; (800267c <vBIT_7_A+0xc>)
 8002672:	2107      	movs	r1, #7
 8002674:	7850      	ldrb	r0, [r2, #1]
 8002676:	f000 be13 	b.w	80032a0 <vGBFunctionBIT>
 800267a:	bf00      	nop
 800267c:	240092b0 	.word	0x240092b0

08002680 <vRES_0_HL>:
void vRES_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 0));}
 8002680:	4b06      	ldr	r3, [pc, #24]	; (800269c <vRES_0_HL+0x1c>)
 8002682:	2100      	movs	r1, #0
 8002684:	b510      	push	{r4, lr}
 8002686:	88dc      	ldrh	r4, [r3, #6]
 8002688:	4620      	mov	r0, r4
 800268a:	f000 fe21 	bl	80032d0 <ucGBFunctionRESHL>
 800268e:	4601      	mov	r1, r0
 8002690:	4620      	mov	r0, r4
 8002692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002696:	f000 be3f 	b.w	8003318 <vGBMemoryWrite>
 800269a:	bf00      	nop
 800269c:	240092b0 	.word	0x240092b0

080026a0 <vRES_1_HL>:
void vRES_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 1));}
 80026a0:	4b06      	ldr	r3, [pc, #24]	; (80026bc <vRES_1_HL+0x1c>)
 80026a2:	2101      	movs	r1, #1
 80026a4:	b510      	push	{r4, lr}
 80026a6:	88dc      	ldrh	r4, [r3, #6]
 80026a8:	4620      	mov	r0, r4
 80026aa:	f000 fe11 	bl	80032d0 <ucGBFunctionRESHL>
 80026ae:	4601      	mov	r1, r0
 80026b0:	4620      	mov	r0, r4
 80026b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026b6:	f000 be2f 	b.w	8003318 <vGBMemoryWrite>
 80026ba:	bf00      	nop
 80026bc:	240092b0 	.word	0x240092b0

080026c0 <vRES_2_HL>:
void vRES_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 2));}
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <vRES_2_HL+0x1c>)
 80026c2:	2102      	movs	r1, #2
 80026c4:	b510      	push	{r4, lr}
 80026c6:	88dc      	ldrh	r4, [r3, #6]
 80026c8:	4620      	mov	r0, r4
 80026ca:	f000 fe01 	bl	80032d0 <ucGBFunctionRESHL>
 80026ce:	4601      	mov	r1, r0
 80026d0:	4620      	mov	r0, r4
 80026d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026d6:	f000 be1f 	b.w	8003318 <vGBMemoryWrite>
 80026da:	bf00      	nop
 80026dc:	240092b0 	.word	0x240092b0

080026e0 <vRES_3_HL>:
void vRES_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 3));}
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <vRES_3_HL+0x1c>)
 80026e2:	2103      	movs	r1, #3
 80026e4:	b510      	push	{r4, lr}
 80026e6:	88dc      	ldrh	r4, [r3, #6]
 80026e8:	4620      	mov	r0, r4
 80026ea:	f000 fdf1 	bl	80032d0 <ucGBFunctionRESHL>
 80026ee:	4601      	mov	r1, r0
 80026f0:	4620      	mov	r0, r4
 80026f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026f6:	f000 be0f 	b.w	8003318 <vGBMemoryWrite>
 80026fa:	bf00      	nop
 80026fc:	240092b0 	.word	0x240092b0

08002700 <vRES_4_HL>:
void vRES_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 4));}
 8002700:	4b06      	ldr	r3, [pc, #24]	; (800271c <vRES_4_HL+0x1c>)
 8002702:	2104      	movs	r1, #4
 8002704:	b510      	push	{r4, lr}
 8002706:	88dc      	ldrh	r4, [r3, #6]
 8002708:	4620      	mov	r0, r4
 800270a:	f000 fde1 	bl	80032d0 <ucGBFunctionRESHL>
 800270e:	4601      	mov	r1, r0
 8002710:	4620      	mov	r0, r4
 8002712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002716:	f000 bdff 	b.w	8003318 <vGBMemoryWrite>
 800271a:	bf00      	nop
 800271c:	240092b0 	.word	0x240092b0

08002720 <vRES_5_HL>:
void vRES_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 5));}
 8002720:	4b06      	ldr	r3, [pc, #24]	; (800273c <vRES_5_HL+0x1c>)
 8002722:	2105      	movs	r1, #5
 8002724:	b510      	push	{r4, lr}
 8002726:	88dc      	ldrh	r4, [r3, #6]
 8002728:	4620      	mov	r0, r4
 800272a:	f000 fdd1 	bl	80032d0 <ucGBFunctionRESHL>
 800272e:	4601      	mov	r1, r0
 8002730:	4620      	mov	r0, r4
 8002732:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002736:	f000 bdef 	b.w	8003318 <vGBMemoryWrite>
 800273a:	bf00      	nop
 800273c:	240092b0 	.word	0x240092b0

08002740 <vRES_6_HL>:
void vRES_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 6));}
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <vRES_6_HL+0x1c>)
 8002742:	2106      	movs	r1, #6
 8002744:	b510      	push	{r4, lr}
 8002746:	88dc      	ldrh	r4, [r3, #6]
 8002748:	4620      	mov	r0, r4
 800274a:	f000 fdc1 	bl	80032d0 <ucGBFunctionRESHL>
 800274e:	4601      	mov	r1, r0
 8002750:	4620      	mov	r0, r4
 8002752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002756:	f000 bddf 	b.w	8003318 <vGBMemoryWrite>
 800275a:	bf00      	nop
 800275c:	240092b0 	.word	0x240092b0

08002760 <vRES_7_HL>:
void vRES_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionRESHL(reg.HL, 7));}
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <vRES_7_HL+0x1c>)
 8002762:	2107      	movs	r1, #7
 8002764:	b510      	push	{r4, lr}
 8002766:	88dc      	ldrh	r4, [r3, #6]
 8002768:	4620      	mov	r0, r4
 800276a:	f000 fdb1 	bl	80032d0 <ucGBFunctionRESHL>
 800276e:	4601      	mov	r1, r0
 8002770:	4620      	mov	r0, r4
 8002772:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002776:	f000 bdcf 	b.w	8003318 <vGBMemoryWrite>
 800277a:	bf00      	nop
 800277c:	240092b0 	.word	0x240092b0

08002780 <vSET_0_HL>:
void vSET_0_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 0));}
 8002780:	4b06      	ldr	r3, [pc, #24]	; (800279c <vSET_0_HL+0x1c>)
 8002782:	2100      	movs	r1, #0
 8002784:	b510      	push	{r4, lr}
 8002786:	88dc      	ldrh	r4, [r3, #6]
 8002788:	4620      	mov	r0, r4
 800278a:	f000 fdad 	bl	80032e8 <ucGBFunctionSETHL>
 800278e:	4601      	mov	r1, r0
 8002790:	4620      	mov	r0, r4
 8002792:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002796:	f000 bdbf 	b.w	8003318 <vGBMemoryWrite>
 800279a:	bf00      	nop
 800279c:	240092b0 	.word	0x240092b0

080027a0 <vSET_1_HL>:
void vSET_1_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 1));}
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <vSET_1_HL+0x1c>)
 80027a2:	2101      	movs	r1, #1
 80027a4:	b510      	push	{r4, lr}
 80027a6:	88dc      	ldrh	r4, [r3, #6]
 80027a8:	4620      	mov	r0, r4
 80027aa:	f000 fd9d 	bl	80032e8 <ucGBFunctionSETHL>
 80027ae:	4601      	mov	r1, r0
 80027b0:	4620      	mov	r0, r4
 80027b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027b6:	f000 bdaf 	b.w	8003318 <vGBMemoryWrite>
 80027ba:	bf00      	nop
 80027bc:	240092b0 	.word	0x240092b0

080027c0 <vSET_2_HL>:
void vSET_2_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 2));}
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <vSET_2_HL+0x1c>)
 80027c2:	2102      	movs	r1, #2
 80027c4:	b510      	push	{r4, lr}
 80027c6:	88dc      	ldrh	r4, [r3, #6]
 80027c8:	4620      	mov	r0, r4
 80027ca:	f000 fd8d 	bl	80032e8 <ucGBFunctionSETHL>
 80027ce:	4601      	mov	r1, r0
 80027d0:	4620      	mov	r0, r4
 80027d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027d6:	f000 bd9f 	b.w	8003318 <vGBMemoryWrite>
 80027da:	bf00      	nop
 80027dc:	240092b0 	.word	0x240092b0

080027e0 <vSET_3_HL>:
void vSET_3_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 3));}
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <vSET_3_HL+0x1c>)
 80027e2:	2103      	movs	r1, #3
 80027e4:	b510      	push	{r4, lr}
 80027e6:	88dc      	ldrh	r4, [r3, #6]
 80027e8:	4620      	mov	r0, r4
 80027ea:	f000 fd7d 	bl	80032e8 <ucGBFunctionSETHL>
 80027ee:	4601      	mov	r1, r0
 80027f0:	4620      	mov	r0, r4
 80027f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027f6:	f000 bd8f 	b.w	8003318 <vGBMemoryWrite>
 80027fa:	bf00      	nop
 80027fc:	240092b0 	.word	0x240092b0

08002800 <vSET_4_HL>:
void vSET_4_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 4));}
 8002800:	4b06      	ldr	r3, [pc, #24]	; (800281c <vSET_4_HL+0x1c>)
 8002802:	2104      	movs	r1, #4
 8002804:	b510      	push	{r4, lr}
 8002806:	88dc      	ldrh	r4, [r3, #6]
 8002808:	4620      	mov	r0, r4
 800280a:	f000 fd6d 	bl	80032e8 <ucGBFunctionSETHL>
 800280e:	4601      	mov	r1, r0
 8002810:	4620      	mov	r0, r4
 8002812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002816:	f000 bd7f 	b.w	8003318 <vGBMemoryWrite>
 800281a:	bf00      	nop
 800281c:	240092b0 	.word	0x240092b0

08002820 <vSET_5_HL>:
void vSET_5_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 5));}
 8002820:	4b06      	ldr	r3, [pc, #24]	; (800283c <vSET_5_HL+0x1c>)
 8002822:	2105      	movs	r1, #5
 8002824:	b510      	push	{r4, lr}
 8002826:	88dc      	ldrh	r4, [r3, #6]
 8002828:	4620      	mov	r0, r4
 800282a:	f000 fd5d 	bl	80032e8 <ucGBFunctionSETHL>
 800282e:	4601      	mov	r1, r0
 8002830:	4620      	mov	r0, r4
 8002832:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002836:	f000 bd6f 	b.w	8003318 <vGBMemoryWrite>
 800283a:	bf00      	nop
 800283c:	240092b0 	.word	0x240092b0

08002840 <vSET_6_HL>:
void vSET_6_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 6));}
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <vSET_6_HL+0x1c>)
 8002842:	2106      	movs	r1, #6
 8002844:	b510      	push	{r4, lr}
 8002846:	88dc      	ldrh	r4, [r3, #6]
 8002848:	4620      	mov	r0, r4
 800284a:	f000 fd4d 	bl	80032e8 <ucGBFunctionSETHL>
 800284e:	4601      	mov	r1, r0
 8002850:	4620      	mov	r0, r4
 8002852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002856:	f000 bd5f 	b.w	8003318 <vGBMemoryWrite>
 800285a:	bf00      	nop
 800285c:	240092b0 	.word	0x240092b0

08002860 <vSET_7_HL>:
void vSET_7_HL(){     vGBMemoryWrite(reg.HL, ucGBFunctionSETHL(reg.HL, 7));}
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <vSET_7_HL+0x1c>)
 8002862:	2107      	movs	r1, #7
 8002864:	b510      	push	{r4, lr}
 8002866:	88dc      	ldrh	r4, [r3, #6]
 8002868:	4620      	mov	r0, r4
 800286a:	f000 fd3d 	bl	80032e8 <ucGBFunctionSETHL>
 800286e:	4601      	mov	r1, r0
 8002870:	4620      	mov	r0, r4
 8002872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002876:	f000 bd4f 	b.w	8003318 <vGBMemoryWrite>
 800287a:	bf00      	nop
 800287c:	240092b0 	.word	0x240092b0

08002880 <vCCF>:
void vCCF(){          resetbit(&reg.F, N_FLAG); resetbit(&reg.F, H_FLAG); (checkbit(reg.F, C_FLAG)) ? resetbit(&reg.F, C_FLAG) : setbit(&reg.F, C_FLAG);}
 8002880:	b510      	push	{r4, lr}
 8002882:	4c0d      	ldr	r4, [pc, #52]	; (80028b8 <vCCF+0x38>)
 8002884:	2106      	movs	r1, #6
 8002886:	4620      	mov	r0, r4
 8002888:	f000 f902 	bl	8002a90 <resetbit>
 800288c:	4620      	mov	r0, r4
 800288e:	2105      	movs	r1, #5
 8002890:	f000 f8fe 	bl	8002a90 <resetbit>
 8002894:	7820      	ldrb	r0, [r4, #0]
 8002896:	2104      	movs	r1, #4
 8002898:	f000 f902 	bl	8002aa0 <checkbit>
 800289c:	b128      	cbz	r0, 80028aa <vCCF+0x2a>
 800289e:	4620      	mov	r0, r4
 80028a0:	2104      	movs	r1, #4
 80028a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028a6:	f000 b8f3 	b.w	8002a90 <resetbit>
 80028aa:	4620      	mov	r0, r4
 80028ac:	2104      	movs	r1, #4
 80028ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028b2:	f000 b8e5 	b.w	8002a80 <setbit>
 80028b6:	bf00      	nop
 80028b8:	240092b0 	.word	0x240092b0

080028bc <vRET_C.part.0>:
void vRET_NZ(){       customDuration = (checkbit(reg.F, Z_FLAG)) ?  8 : 20; if(checkbit(reg.F, Z_FLAG) == 0) vGBFunctionRET(&reg.SP, &reg.PC);}
 80028bc:	4901      	ldr	r1, [pc, #4]	; (80028c4 <vRET_C.part.0+0x8>)
 80028be:	1e88      	subs	r0, r1, #2
 80028c0:	f000 bb1a 	b.w	8002ef8 <vGBFunctionRET>
 80028c4:	240092ba 	.word	0x240092ba

080028c8 <vRET_NZ>:
 80028c8:	b510      	push	{r4, lr}
 80028ca:	4c0b      	ldr	r4, [pc, #44]	; (80028f8 <vRET_NZ+0x30>)
 80028cc:	2107      	movs	r1, #7
 80028ce:	7820      	ldrb	r0, [r4, #0]
 80028d0:	f000 f8e6 	bl	8002aa0 <checkbit>
 80028d4:	2800      	cmp	r0, #0
 80028d6:	4b09      	ldr	r3, [pc, #36]	; (80028fc <vRET_NZ+0x34>)
 80028d8:	f04f 0107 	mov.w	r1, #7
 80028dc:	bf14      	ite	ne
 80028de:	2208      	movne	r2, #8
 80028e0:	2214      	moveq	r2, #20
 80028e2:	7820      	ldrb	r0, [r4, #0]
 80028e4:	701a      	strb	r2, [r3, #0]
 80028e6:	f000 f8db 	bl	8002aa0 <checkbit>
 80028ea:	b100      	cbz	r0, 80028ee <vRET_NZ+0x26>
 80028ec:	bd10      	pop	{r4, pc}
 80028ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028f2:	f7ff bfe3 	b.w	80028bc <vRET_C.part.0>
 80028f6:	bf00      	nop
 80028f8:	240092b0 	.word	0x240092b0
 80028fc:	240090ed 	.word	0x240090ed

08002900 <vRET_Z>:
void vRET_Z(){        customDuration = (checkbit(reg.F, Z_FLAG)) ?  20 : 8; if(checkbit(reg.F, Z_FLAG)) vGBFunctionRET(&reg.SP, &reg.PC);}
 8002900:	b510      	push	{r4, lr}
 8002902:	4c0b      	ldr	r4, [pc, #44]	; (8002930 <vRET_Z+0x30>)
 8002904:	2107      	movs	r1, #7
 8002906:	7820      	ldrb	r0, [r4, #0]
 8002908:	f000 f8ca 	bl	8002aa0 <checkbit>
 800290c:	2800      	cmp	r0, #0
 800290e:	4b09      	ldr	r3, [pc, #36]	; (8002934 <vRET_Z+0x34>)
 8002910:	f04f 0107 	mov.w	r1, #7
 8002914:	bf14      	ite	ne
 8002916:	2214      	movne	r2, #20
 8002918:	2208      	moveq	r2, #8
 800291a:	7820      	ldrb	r0, [r4, #0]
 800291c:	701a      	strb	r2, [r3, #0]
 800291e:	f000 f8bf 	bl	8002aa0 <checkbit>
 8002922:	b900      	cbnz	r0, 8002926 <vRET_Z+0x26>
 8002924:	bd10      	pop	{r4, pc}
 8002926:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800292a:	f7ff bfc7 	b.w	80028bc <vRET_C.part.0>
 800292e:	bf00      	nop
 8002930:	240092b0 	.word	0x240092b0
 8002934:	240090ed 	.word	0x240090ed

08002938 <vRET_NC>:
void vRET_NC(){       customDuration =(checkbit(reg.F, C_FLAG)) ?  8 : 20; if(checkbit(reg.F, C_FLAG) == 0) vGBFunctionRET(&reg.SP, &reg.PC);}
 8002938:	b510      	push	{r4, lr}
 800293a:	4c0b      	ldr	r4, [pc, #44]	; (8002968 <vRET_NC+0x30>)
 800293c:	2104      	movs	r1, #4
 800293e:	7820      	ldrb	r0, [r4, #0]
 8002940:	f000 f8ae 	bl	8002aa0 <checkbit>
 8002944:	2800      	cmp	r0, #0
 8002946:	4b09      	ldr	r3, [pc, #36]	; (800296c <vRET_NC+0x34>)
 8002948:	f04f 0104 	mov.w	r1, #4
 800294c:	bf14      	ite	ne
 800294e:	2208      	movne	r2, #8
 8002950:	2214      	moveq	r2, #20
 8002952:	7820      	ldrb	r0, [r4, #0]
 8002954:	701a      	strb	r2, [r3, #0]
 8002956:	f000 f8a3 	bl	8002aa0 <checkbit>
 800295a:	b100      	cbz	r0, 800295e <vRET_NC+0x26>
 800295c:	bd10      	pop	{r4, pc}
 800295e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002962:	f7ff bfab 	b.w	80028bc <vRET_C.part.0>
 8002966:	bf00      	nop
 8002968:	240092b0 	.word	0x240092b0
 800296c:	240090ed 	.word	0x240090ed

08002970 <vRET_C>:
void vRET_C(){        customDuration =(checkbit(reg.F, C_FLAG)) ?  20 : 8; if(checkbit(reg.F, C_FLAG)) vGBFunctionRET(&reg.SP, &reg.PC);}
 8002970:	b510      	push	{r4, lr}
 8002972:	4c0b      	ldr	r4, [pc, #44]	; (80029a0 <vRET_C+0x30>)
 8002974:	2104      	movs	r1, #4
 8002976:	7820      	ldrb	r0, [r4, #0]
 8002978:	f000 f892 	bl	8002aa0 <checkbit>
 800297c:	2800      	cmp	r0, #0
 800297e:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <vRET_C+0x34>)
 8002980:	f04f 0104 	mov.w	r1, #4
 8002984:	bf14      	ite	ne
 8002986:	2214      	movne	r2, #20
 8002988:	2208      	moveq	r2, #8
 800298a:	7820      	ldrb	r0, [r4, #0]
 800298c:	701a      	strb	r2, [r3, #0]
 800298e:	f000 f887 	bl	8002aa0 <checkbit>
 8002992:	b900      	cbnz	r0, 8002996 <vRET_C+0x26>
 8002994:	bd10      	pop	{r4, pc}
 8002996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800299a:	f7ff bf8f 	b.w	80028bc <vRET_C.part.0>
 800299e:	bf00      	nop
 80029a0:	240092b0 	.word	0x240092b0
 80029a4:	240090ed 	.word	0x240090ed

080029a8 <vLD_A_A>:
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop

080029ac <vLD_B_B>:
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop

080029b0 <vLD_C_C>:
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop

080029b4 <vLD_D_D>:
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop

080029b8 <vLD_E_E>:
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop

080029bc <vLD_H_H>:
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop

080029c0 <vLD_L_L>:
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop

080029c4 <vGBCPUinstr>:
	}else{
		vGBMemoryPrint();
	}
}

void vGBCPUinstr(uint8_t opcode){
 80029c4:	b538      	push	{r3, r4, r5, lr}
 80029c6:	4604      	mov	r4, r0
	vGBMemorySetOP(opcode);
 80029c8:	f000 fc98 	bl	80032fc <vGBMemorySetOP>

	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 80029cc:	2ccb      	cmp	r4, #203	; 0xcb
 80029ce:	d019      	beq.n	8002a04 <vGBCPUinstr+0x40>
 80029d0:	4b1b      	ldr	r3, [pc, #108]	; (8002a40 <vGBCPUinstr+0x7c>)
 80029d2:	4a1c      	ldr	r2, [pc, #112]	; (8002a44 <vGBCPUinstr+0x80>)
 80029d4:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
	((void (*)(void))instructions[opcode].instr)();
 80029d8:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 80029dc:	8950      	ldrh	r0, [r2, #10]
 80029de:	792b      	ldrb	r3, [r5, #4]
 80029e0:	4403      	add	r3, r0
 80029e2:	8153      	strh	r3, [r2, #10]
	((void (*)(void))instructions[opcode].instr)();
 80029e4:	4788      	blx	r1

	if (opcode == 0xCB){
		tStates += prefix_instructions[ucGBMemoryRead(reg.PC - 1)].Tstate;
	}else if(instructions[opcode].Tstate == 255){
 80029e6:	796b      	ldrb	r3, [r5, #5]
 80029e8:	2bff      	cmp	r3, #255	; 0xff
 80029ea:	d004      	beq.n	80029f6 <vGBCPUinstr+0x32>
		tStates += customDuration;
	}else{
		tStates += instructions[opcode].Tstate;
 80029ec:	4916      	ldr	r1, [pc, #88]	; (8002a48 <vGBCPUinstr+0x84>)
 80029ee:	680a      	ldr	r2, [r1, #0]
 80029f0:	4413      	add	r3, r2
 80029f2:	600b      	str	r3, [r1, #0]
	}
}
 80029f4:	bd38      	pop	{r3, r4, r5, pc}
		tStates += customDuration;
 80029f6:	4a14      	ldr	r2, [pc, #80]	; (8002a48 <vGBCPUinstr+0x84>)
 80029f8:	4b14      	ldr	r3, [pc, #80]	; (8002a4c <vGBCPUinstr+0x88>)
 80029fa:	6811      	ldr	r1, [r2, #0]
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	440b      	add	r3, r1
 8002a00:	6013      	str	r3, [r2, #0]
}
 8002a02:	bd38      	pop	{r3, r4, r5, pc}
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002a04:	4d0f      	ldr	r5, [pc, #60]	; (8002a44 <vGBCPUinstr+0x80>)
 8002a06:	4c12      	ldr	r4, [pc, #72]	; (8002a50 <vGBCPUinstr+0x8c>)
 8002a08:	8968      	ldrh	r0, [r5, #10]
 8002a0a:	3001      	adds	r0, #1
 8002a0c:	b280      	uxth	r0, r0
 8002a0e:	f000 fc9f 	bl	8003350 <ucGBMemoryRead>
 8002a12:	8969      	ldrh	r1, [r5, #10]
 8002a14:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
	((void (*)(void))instructions[opcode].instr)();
 8002a18:	4a09      	ldr	r2, [pc, #36]	; (8002a40 <vGBCPUinstr+0x7c>)
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002a1a:	7903      	ldrb	r3, [r0, #4]
	((void (*)(void))instructions[opcode].instr)();
 8002a1c:	f8d2 2658 	ldr.w	r2, [r2, #1624]	; 0x658
	reg.PC += (opcode != 0xCB) ? instructions[opcode].bytes : prefix_instructions[ucGBMemoryRead(reg.PC + 1)].bytes;
 8002a20:	440b      	add	r3, r1
 8002a22:	816b      	strh	r3, [r5, #10]
	((void (*)(void))instructions[opcode].instr)();
 8002a24:	4790      	blx	r2
		tStates += prefix_instructions[ucGBMemoryRead(reg.PC - 1)].Tstate;
 8002a26:	8968      	ldrh	r0, [r5, #10]
 8002a28:	3801      	subs	r0, #1
 8002a2a:	b280      	uxth	r0, r0
 8002a2c:	f000 fc90 	bl	8003350 <ucGBMemoryRead>
 8002a30:	4a05      	ldr	r2, [pc, #20]	; (8002a48 <vGBCPUinstr+0x84>)
 8002a32:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8002a36:	6811      	ldr	r1, [r2, #0]
 8002a38:	7943      	ldrb	r3, [r0, #5]
 8002a3a:	440b      	add	r3, r1
 8002a3c:	6013      	str	r3, [r2, #0]
}
 8002a3e:	bd38      	pop	{r3, r4, r5, pc}
 8002a40:	24000008 	.word	0x24000008
 8002a44:	240092b0 	.word	0x240092b0
 8002a48:	240090f0 	.word	0x240090f0
 8002a4c:	240090ed 	.word	0x240090ed
 8002a50:	24000808 	.word	0x24000808

08002a54 <vGBCPUboot>:
void vGBCPUboot(){
 8002a54:	b508      	push	{r3, lr}
	if(reg.PC <= 0xFF){
 8002a56:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <vGBCPUboot+0x20>)
 8002a58:	8958      	ldrh	r0, [r3, #10]
 8002a5a:	28ff      	cmp	r0, #255	; 0xff
 8002a5c:	d805      	bhi.n	8002a6a <vGBCPUboot+0x16>
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002a5e:	f000 fc77 	bl	8003350 <ucGBMemoryRead>
}
 8002a62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		vGBCPUinstr(ucGBMemoryRead(reg.PC));
 8002a66:	f7ff bfad 	b.w	80029c4 <vGBCPUinstr>
}
 8002a6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		vGBMemoryPrint();
 8002a6e:	f000 bc7b 	b.w	8003368 <vGBMemoryPrint>
 8002a72:	bf00      	nop
 8002a74:	240092b0 	.word	0x240092b0

08002a78 <concat_16bit_bigEndian>:
#include <stdio.h>
#include "gbfunctions.h"
#include "gbmemory.h"

uint16_t concat_16bit_bigEndian(uint8_t x, uint8_t y) {
	return (uint16_t) (y << 8) + x;
 8002a78:	eb00 2001 	add.w	r0, r0, r1, lsl #8
}
 8002a7c:	b280      	uxth	r0, r0
 8002a7e:	4770      	bx	lr

08002a80 <setbit>:

void setbit(uint8_t *n, uint8_t bit){
	(*n) |= (0x1 << bit);
 8002a80:	2301      	movs	r3, #1
 8002a82:	fa03 f101 	lsl.w	r1, r3, r1
 8002a86:	7803      	ldrb	r3, [r0, #0]
 8002a88:	4319      	orrs	r1, r3
 8002a8a:	7001      	strb	r1, [r0, #0]
}
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop

08002a90 <resetbit>:

void resetbit(uint8_t *n, uint8_t bit){
	(*n) &= ~(0x1 << bit);
 8002a90:	2301      	movs	r3, #1
 8002a92:	fa03 f101 	lsl.w	r1, r3, r1
 8002a96:	7803      	ldrb	r3, [r0, #0]
 8002a98:	ea23 0101 	bic.w	r1, r3, r1
 8002a9c:	7001      	strb	r1, [r0, #0]
}
 8002a9e:	4770      	bx	lr

08002aa0 <checkbit>:

uint8_t checkbit(uint8_t n, uint8_t bit){
	return ((n >> bit) & 0x1);
 8002aa0:	4108      	asrs	r0, r1
}
 8002aa2:	f000 0001 	and.w	r0, r0, #1
 8002aa6:	4770      	bx	lr

08002aa8 <v8bitRegisterINC>:

void v8bitRegisterINC(uint8_t *reg, uint8_t *flagReg){
	((*reg & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002aa8:	7803      	ldrb	r3, [r0, #0]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 8002ab0:	780b      	ldrb	r3, [r1, #0]
 8002ab2:	bf0c      	ite	eq
 8002ab4:	f043 0320 	orreq.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002ab8:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
 8002abc:	700b      	strb	r3, [r1, #0]
	*reg = *reg + 1;
 8002abe:	7803      	ldrb	r3, [r0, #0]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	7003      	strb	r3, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002ac4:	f991 2000 	ldrsb.w	r2, [r1]
 8002ac8:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 8002acc:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, N_FLAG);
	(*reg != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002ace:	7800      	ldrb	r0, [r0, #0]
 8002ad0:	b118      	cbz	r0, 8002ada <v8bitRegisterINC+0x32>
	(*n) &= ~(0x1 << bit);
 8002ad2:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 8002ad6:	700b      	strb	r3, [r1, #0]
}
 8002ad8:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002ada:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	700b      	strb	r3, [r1, #0]
}
 8002ae2:	4770      	bx	lr

08002ae4 <v8bitRegisterDEC>:

void v8bitRegisterDEC(uint8_t *reg, uint8_t *flagReg){
	((*reg & 0x0F) != 0) ? resetbit(flagReg, H_FLAG) : setbit(flagReg, H_FLAG);
 8002ae4:	7803      	ldrb	r3, [r0, #0]
 8002ae6:	f013 0f0f 	tst.w	r3, #15
	(*n) &= ~(0x1 << bit);
 8002aea:	780b      	ldrb	r3, [r1, #0]
 8002aec:	bf14      	ite	ne
 8002aee:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
	(*n) |= (0x1 << bit);
 8002af2:	f043 0320 	orreq.w	r3, r3, #32
 8002af6:	700b      	strb	r3, [r1, #0]
	*reg = *reg - 1;
 8002af8:	7803      	ldrb	r3, [r0, #0]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	7003      	strb	r3, [r0, #0]
	(*n) |= (0x1 << bit);
 8002afe:	f991 3000 	ldrsb.w	r3, [r1]
 8002b02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b06:	700a      	strb	r2, [r1, #0]
	setbit(flagReg, N_FLAG);
	(*reg != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002b08:	7802      	ldrb	r2, [r0, #0]
 8002b0a:	b12a      	cbz	r2, 8002b18 <v8bitRegisterDEC+0x34>
	(*n) &= ~(0x1 << bit);
 8002b0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b14:	700b      	strb	r3, [r1, #0]
}
 8002b16:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002b18:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	700b      	strb	r3, [r1, #0]
}
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop

08002b24 <vGBFunctionRLCA>:
	return ((n >> bit) & 0x1);
 8002b24:	7802      	ldrb	r2, [r0, #0]

void vGBFunctionRLCA(uint8_t *reg, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(*reg, 7);
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002b26:	09d3      	lsrs	r3, r2, #7
 8002b28:	bf0c      	ite	eq
 8002b2a:	2300      	moveq	r3, #0
 8002b2c:	2310      	movne	r3, #16
 8002b2e:	700b      	strb	r3, [r1, #0]
	*reg <<= 1;
 8002b30:	7803      	ldrb	r3, [r0, #0]
 8002b32:	005b      	lsls	r3, r3, #1
	*reg += tempCarry;
 8002b34:	eb03 13d2 	add.w	r3, r3, r2, lsr #7
 8002b38:	7003      	strb	r3, [r0, #0]
}
 8002b3a:	4770      	bx	lr

08002b3c <vGBFunctionRRCA>:
	return ((n >> bit) & 0x1);
 8002b3c:	7803      	ldrb	r3, [r0, #0]

void vGBFunctionRRCA(uint8_t *reg, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(*reg, 0);
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002b3e:	f013 0301 	ands.w	r3, r3, #1
 8002b42:	d007      	beq.n	8002b54 <vGBFunctionRRCA+0x18>
 8002b44:	2310      	movs	r3, #16
 8002b46:	700b      	strb	r3, [r1, #0]
	*reg >>= 1;
 8002b48:	7803      	ldrb	r3, [r0, #0]
 8002b4a:	085b      	lsrs	r3, r3, #1
	(*n) |= (0x1 << bit);
 8002b4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b50:	7003      	strb	r3, [r0, #0]
}
 8002b52:	4770      	bx	lr
	*flagReg = (tempCarry != 0) ? 0x10 : 0x00;
 8002b54:	700b      	strb	r3, [r1, #0]
	*reg >>= 1;
 8002b56:	7803      	ldrb	r3, [r0, #0]
 8002b58:	085b      	lsrs	r3, r3, #1
 8002b5a:	7003      	strb	r3, [r0, #0]
	if (tempCarry != 0) setbit(reg, 7);
}
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop

08002b60 <vGBFunction16bitADD>:

void vGBFunction16bitADD(uint16_t *regHL, uint16_t reg16, uint8_t *flagReg){
	uint32_t tempRes = *regHL + reg16;
 8002b60:	8803      	ldrh	r3, [r0, #0]
 8002b62:	4419      	add	r1, r3
	(tempRes & 0xFFFF0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002b64:	03cb      	lsls	r3, r1, #15
void vGBFunction16bitADD(uint16_t *regHL, uint16_t reg16, uint8_t *flagReg){
 8002b66:	b430      	push	{r4, r5}
	(tempRes & 0xFFFF0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002b68:	d517      	bpl.n	8002b9a <vGBFunction16bitADD+0x3a>
	(*n) |= (0x1 << bit);
 8002b6a:	f992 3000 	ldrsb.w	r3, [r2]
 8002b6e:	f043 0310 	orr.w	r3, r3, #16
 8002b72:	b2dc      	uxtb	r4, r3
 8002b74:	7014      	strb	r4, [r2, #0]
	(((tempRes & 0x0FFF) < (*regHL & 0x0FFF))) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002b76:	f3c1 050b 	ubfx	r5, r1, #0, #12
 8002b7a:	8804      	ldrh	r4, [r0, #0]
 8002b7c:	f3c4 040b 	ubfx	r4, r4, #0, #12
 8002b80:	42a5      	cmp	r5, r4
 8002b82:	d211      	bcs.n	8002ba8 <vGBFunction16bitADD+0x48>
	(*n) |= (0x1 << bit);
 8002b84:	f043 0320 	orr.w	r3, r3, #32
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	7013      	strb	r3, [r2, #0]
	*regHL = (uint16_t)(tempRes & 0xffff);
 8002b8c:	8001      	strh	r1, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002b8e:	7813      	ldrb	r3, [r2, #0]
 8002b90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	resetbit(flagReg, N_FLAG);
}
 8002b94:	bc30      	pop	{r4, r5}
	(*n) &= ~(0x1 << bit);
 8002b96:	7013      	strb	r3, [r2, #0]
}
 8002b98:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002b9a:	f992 4000 	ldrsb.w	r4, [r2]
 8002b9e:	f024 0310 	bic.w	r3, r4, #16
 8002ba2:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 8002ba6:	e7e5      	b.n	8002b74 <vGBFunction16bitADD+0x14>
	(*n) &= ~(0x1 << bit);
 8002ba8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
}
 8002bac:	e7ed      	b.n	8002b8a <vGBFunction16bitADD+0x2a>
 8002bae:	bf00      	nop

08002bb0 <vGBFunctionRLA>:

void vGBFunctionRLA(uint8_t *regA, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002bb0:	f990 2000 	ldrsb.w	r2, [r0]
	return ((n >> bit) & 0x1);
 8002bb4:	780b      	ldrb	r3, [r1, #0]
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002bb6:	10d2      	asrs	r2, r2, #3
	return ((n >> bit) & 0x1);
 8002bb8:	f3c3 1300 	ubfx	r3, r3, #4, #1
	*flagReg = ((*regA & 0x80) != 0) ? 0x10 : 0x00;
 8002bbc:	f002 0210 	and.w	r2, r2, #16
 8002bc0:	700a      	strb	r2, [r1, #0]
	*regA <<= 1;
 8002bc2:	7802      	ldrb	r2, [r0, #0]
	*regA += prevCarry;
 8002bc4:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8002bc8:	7003      	strb	r3, [r0, #0]
}
 8002bca:	4770      	bx	lr

08002bcc <vGBFunctionRRA>:

void vGBFunctionRRA(uint8_t *regA, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002bcc:	7802      	ldrb	r2, [r0, #0]
	return ((n >> bit) & 0x1);
 8002bce:	780b      	ldrb	r3, [r1, #0]
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002bd0:	0112      	lsls	r2, r2, #4
	return ((n >> bit) & 0x1);
 8002bd2:	091b      	lsrs	r3, r3, #4
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002bd4:	f002 0210 	and.w	r2, r2, #16
	*regA >>= 1;
	*regA += (prevCarry << 7);
 8002bd8:	01db      	lsls	r3, r3, #7
	*flagReg = ((*regA & 0x01) != 0) ? 0x10 : 0x00;
 8002bda:	700a      	strb	r2, [r1, #0]
	*regA >>= 1;
 8002bdc:	7802      	ldrb	r2, [r0, #0]
	*regA += (prevCarry << 7);
 8002bde:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002be2:	7003      	strb	r3, [r0, #0]
}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop

08002be8 <vGBFunctionJR_NZ>:
	return ((n >> bit) & 0x1);
 8002be8:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_NZ(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002bea:	4603      	mov	r3, r0
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002bec:	09c9      	lsrs	r1, r1, #7
 8002bee:	d105      	bne.n	8002bfc <vGBFunctionJR_NZ+0x14>
		return 8;
	}else{
		*regPC += (int8_t) r8value;
 8002bf0:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002bf2:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002bf4:	fa41 f282 	sxtab	r2, r1, r2
 8002bf8:	801a      	strh	r2, [r3, #0]
		return 12;
 8002bfa:	4770      	bx	lr
		return 8;
 8002bfc:	2008      	movs	r0, #8
	}
}
 8002bfe:	4770      	bx	lr

08002c00 <vGBFunctionDAA>:
	return ((n >> bit) & 0x1);
 8002c00:	780a      	ldrb	r2, [r1, #0]

void vGBFunctionDAA(uint8_t *regA, uint8_t *flagReg){
 8002c02:	b410      	push	{r4}
	uint16_t tempShort = *regA;
	if(checkbit(*flagReg, N_FLAG) != 0){
 8002c04:	f012 0f40 	tst.w	r2, #64	; 0x40
	uint16_t tempShort = *regA;
 8002c08:	7804      	ldrb	r4, [r0, #0]
 8002c0a:	b2a3      	uxth	r3, r4
	if(checkbit(*flagReg, N_FLAG) != 0){
 8002c0c:	d019      	beq.n	8002c42 <vGBFunctionDAA+0x42>
		if(checkbit(*flagReg, H_FLAG) != 0) tempShort = ( tempShort - 0x06) & 0xFF;
 8002c0e:	0694      	lsls	r4, r2, #26
 8002c10:	d501      	bpl.n	8002c16 <vGBFunctionDAA+0x16>
 8002c12:	3b06      	subs	r3, #6
 8002c14:	b2db      	uxtb	r3, r3
		if(checkbit(*flagReg, C_FLAG) != 0) tempShort -= -0x60;
	}else{
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
		if(checkbit(*flagReg, C_FLAG) || (tempShort > 0x9F)) tempShort += 0x60;
 8002c16:	06d2      	lsls	r2, r2, #27
 8002c18:	d501      	bpl.n	8002c1e <vGBFunctionDAA+0x1e>
 8002c1a:	3360      	adds	r3, #96	; 0x60
 8002c1c:	b29b      	uxth	r3, r3
	}
	*regA = tempShort;
 8002c1e:	7003      	strb	r3, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002c20:	f991 4000 	ldrsb.w	r4, [r1]
 8002c24:	f024 0220 	bic.w	r2, r4, #32
 8002c28:	700a      	strb	r2, [r1, #0]
	resetbit(flagReg, H_FLAG);
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002c2a:	7800      	ldrb	r0, [r0, #0]
 8002c2c:	b198      	cbz	r0, 8002c56 <vGBFunctionDAA+0x56>
	(*n) &= ~(0x1 << bit);
 8002c2e:	f004 025f 	and.w	r2, r4, #95	; 0x5f
	if(tempShort >= 0x100) setbit(flagReg, C_FLAG);
 8002c32:	2bff      	cmp	r3, #255	; 0xff
}
 8002c34:	f85d 4b04 	ldr.w	r4, [sp], #4
	(*n) |= (0x1 << bit);
 8002c38:	bf88      	it	hi
 8002c3a:	f042 0210 	orrhi.w	r2, r2, #16
 8002c3e:	700a      	strb	r2, [r1, #0]
}
 8002c40:	4770      	bx	lr
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
 8002c42:	f012 0f20 	tst.w	r2, #32
 8002c46:	d00a      	beq.n	8002c5e <vGBFunctionDAA+0x5e>
 8002c48:	3306      	adds	r3, #6
 8002c4a:	b29b      	uxth	r3, r3
		if(checkbit(*flagReg, C_FLAG) || (tempShort > 0x9F)) tempShort += 0x60;
 8002c4c:	2b9f      	cmp	r3, #159	; 0x9f
 8002c4e:	d8e4      	bhi.n	8002c1a <vGBFunctionDAA+0x1a>
 8002c50:	06d2      	lsls	r2, r2, #27
 8002c52:	d5e4      	bpl.n	8002c1e <vGBFunctionDAA+0x1e>
 8002c54:	e7e1      	b.n	8002c1a <vGBFunctionDAA+0x1a>
	(*n) |= (0x1 << bit);
 8002c56:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002c5a:	b2d2      	uxtb	r2, r2
}
 8002c5c:	e7e9      	b.n	8002c32 <vGBFunctionDAA+0x32>
		if(checkbit(*flagReg, H_FLAG) || (tempShort & 0xF) > 9) tempShort += 0x06;
 8002c5e:	f004 040f 	and.w	r4, r4, #15
 8002c62:	2c09      	cmp	r4, #9
 8002c64:	d9f2      	bls.n	8002c4c <vGBFunctionDAA+0x4c>
 8002c66:	e7ef      	b.n	8002c48 <vGBFunctionDAA+0x48>

08002c68 <vGBFunctionJR_Z>:
	return ((n >> bit) & 0x1);
 8002c68:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_Z(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002c6a:	4603      	mov	r3, r0
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002c6c:	09c9      	lsrs	r1, r1, #7
 8002c6e:	d005      	beq.n	8002c7c <vGBFunctionJR_Z+0x14>
		*regPC += (int8_t) r8value;
 8002c70:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002c72:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002c74:	fa41 f282 	sxtab	r2, r1, r2
 8002c78:	801a      	strh	r2, [r3, #0]
		return 12;
 8002c7a:	4770      	bx	lr
	}else{
		return 8;
 8002c7c:	2008      	movs	r0, #8
	}
}
 8002c7e:	4770      	bx	lr

08002c80 <vGBFunctionJR_NC>:
	return ((n >> bit) & 0x1);
 8002c80:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_NC(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002c82:	4603      	mov	r3, r0
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002c84:	06c9      	lsls	r1, r1, #27
 8002c86:	d405      	bmi.n	8002c94 <vGBFunctionJR_NC+0x14>
		return 8;
	}else{
		*regPC += (int8_t) r8value;
 8002c88:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002c8a:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002c8c:	fa41 f282 	sxtab	r2, r1, r2
 8002c90:	801a      	strh	r2, [r3, #0]
		return 12;
 8002c92:	4770      	bx	lr
		return 8;
 8002c94:	2008      	movs	r0, #8
	}
}
 8002c96:	4770      	bx	lr

08002c98 <vMemoryLocationINC>:

void vMemoryLocationINC(uint16_t loc, uint8_t *flagReg){
 8002c98:	b538      	push	{r3, r4, r5, lr}
 8002c9a:	460c      	mov	r4, r1
 8002c9c:	4605      	mov	r5, r0
	((ucGBMemoryRead(loc) & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002c9e:	f000 fb57 	bl	8003350 <ucGBMemoryRead>
 8002ca2:	f000 000f 	and.w	r0, r0, #15
	(*n) |= (0x1 << bit);
 8002ca6:	7823      	ldrb	r3, [r4, #0]
	((ucGBMemoryRead(loc) & 0x0F) == 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002ca8:	280f      	cmp	r0, #15
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) + 1);
 8002caa:	4628      	mov	r0, r5
	(*n) |= (0x1 << bit);
 8002cac:	bf0c      	ite	eq
 8002cae:	f043 0320 	orreq.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002cb2:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
 8002cb6:	7023      	strb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) + 1);
 8002cb8:	f000 fb4a 	bl	8003350 <ucGBMemoryRead>
 8002cbc:	4601      	mov	r1, r0
 8002cbe:	4628      	mov	r0, r5
 8002cc0:	3101      	adds	r1, #1
 8002cc2:	b2c9      	uxtb	r1, r1
 8002cc4:	f000 fb28 	bl	8003318 <vGBMemoryWrite>
	(*n) &= ~(0x1 << bit);
 8002cc8:	7823      	ldrb	r3, [r4, #0]
	resetbit(flagReg, N_FLAG);
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002cca:	4628      	mov	r0, r5
	(*n) &= ~(0x1 << bit);
 8002ccc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cd0:	7023      	strb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002cd2:	f000 fb3d 	bl	8003350 <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 8002cd6:	7823      	ldrb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002cd8:	b118      	cbz	r0, 8002ce2 <vMemoryLocationINC+0x4a>
	(*n) &= ~(0x1 << bit);
 8002cda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cde:	7023      	strb	r3, [r4, #0]
}
 8002ce0:	bd38      	pop	{r3, r4, r5, pc}
	(*n) |= (0x1 << bit);
 8002ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ce6:	7023      	strb	r3, [r4, #0]
}
 8002ce8:	bd38      	pop	{r3, r4, r5, pc}
 8002cea:	bf00      	nop

08002cec <vMemoryLocationDEC>:

void vMemoryLocationDEC(uint16_t loc, uint8_t *flagReg){
 8002cec:	b538      	push	{r3, r4, r5, lr}
 8002cee:	460c      	mov	r4, r1
 8002cf0:	4605      	mov	r5, r0
	((ucGBMemoryRead(loc) & 0x0F) != 0) ? resetbit(flagReg, H_FLAG) : setbit(flagReg, H_FLAG);
 8002cf2:	f000 fb2d 	bl	8003350 <ucGBMemoryRead>
 8002cf6:	0702      	lsls	r2, r0, #28
	(*n) &= ~(0x1 << bit);
 8002cf8:	7823      	ldrb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) - 1);
 8002cfa:	4628      	mov	r0, r5
	(*n) &= ~(0x1 << bit);
 8002cfc:	bf14      	ite	ne
 8002cfe:	f003 03df 	andne.w	r3, r3, #223	; 0xdf
	(*n) |= (0x1 << bit);
 8002d02:	f043 0320 	orreq.w	r3, r3, #32
 8002d06:	7023      	strb	r3, [r4, #0]
	vGBMemoryWrite(loc, ucGBMemoryRead(loc) - 1);
 8002d08:	f000 fb22 	bl	8003350 <ucGBMemoryRead>
 8002d0c:	4601      	mov	r1, r0
 8002d0e:	4628      	mov	r0, r5
 8002d10:	3901      	subs	r1, #1
 8002d12:	b2c9      	uxtb	r1, r1
 8002d14:	f000 fb00 	bl	8003318 <vGBMemoryWrite>
	(*n) |= (0x1 << bit);
 8002d18:	7823      	ldrb	r3, [r4, #0]
	setbit(flagReg, N_FLAG);
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d1a:	4628      	mov	r0, r5
	(*n) |= (0x1 << bit);
 8002d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d20:	7023      	strb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d22:	f000 fb15 	bl	8003350 <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 8002d26:	7823      	ldrb	r3, [r4, #0]
	(ucGBMemoryRead(loc) != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d28:	b118      	cbz	r0, 8002d32 <vMemoryLocationDEC+0x46>
	(*n) &= ~(0x1 << bit);
 8002d2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d2e:	7023      	strb	r3, [r4, #0]
}
 8002d30:	bd38      	pop	{r3, r4, r5, pc}
	(*n) |= (0x1 << bit);
 8002d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d36:	7023      	strb	r3, [r4, #0]
}
 8002d38:	bd38      	pop	{r3, r4, r5, pc}
 8002d3a:	bf00      	nop

08002d3c <vGBFunctionJR_C>:
	return ((n >> bit) & 0x1);
 8002d3c:	7809      	ldrb	r1, [r1, #0]

uint8_t vGBFunctionJR_C(uint16_t *regPC, uint8_t *flagReg, uint8_t r8value){
 8002d3e:	4603      	mov	r3, r0
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002d40:	06c9      	lsls	r1, r1, #27
 8002d42:	d505      	bpl.n	8002d50 <vGBFunctionJR_C+0x14>
		*regPC += (int8_t) r8value;
 8002d44:	8801      	ldrh	r1, [r0, #0]
		return 12;
 8002d46:	200c      	movs	r0, #12
		*regPC += (int8_t) r8value;
 8002d48:	fa41 f282 	sxtab	r2, r1, r2
 8002d4c:	801a      	strh	r2, [r3, #0]
		return 12;
 8002d4e:	4770      	bx	lr
	}else{
		return 8;
 8002d50:	2008      	movs	r0, #8
	}
}
 8002d52:	4770      	bx	lr

08002d54 <vGBFunctionADD>:

void vGBFunctionADD(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	uint32_t tempRes = *regA + regValue;
 8002d54:	7803      	ldrb	r3, [r0, #0]
void vGBFunctionADD(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002d56:	b430      	push	{r4, r5}
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002d58:	f002 050f 	and.w	r5, r2, #15
 8002d5c:	f003 040f 	and.w	r4, r3, #15
	uint32_t tempRes = *regA + regValue;
 8002d60:	441a      	add	r2, r3
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002d62:	1963      	adds	r3, r4, r5
 8002d64:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 8002d66:	f991 3000 	ldrsb.w	r3, [r1]
 8002d6a:	bfc8      	it	gt
 8002d6c:	f043 0320 	orrgt.w	r3, r3, #32
	resetbit(flagReg, N_FLAG);
	if(tempRes > 0xFF)	setbit(flagReg, C_FLAG);
 8002d70:	2aff      	cmp	r2, #255	; 0xff
	*regA = tempRes;
 8002d72:	b2d2      	uxtb	r2, r2
	(*n) &= ~(0x1 << bit);
 8002d74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 8002d78:	bfc8      	it	gt
 8002d7a:	f043 0310 	orrgt.w	r3, r3, #16
 8002d7e:	700b      	strb	r3, [r1, #0]
	*regA = tempRes;
 8002d80:	7002      	strb	r2, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002d82:	780b      	ldrb	r3, [r1, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002d84:	b122      	cbz	r2, 8002d90 <vGBFunctionADD+0x3c>
	(*n) &= ~(0x1 << bit);
 8002d86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002d8a:	bc30      	pop	{r4, r5}
 8002d8c:	700b      	strb	r3, [r1, #0]
 8002d8e:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8002d94:	bc30      	pop	{r4, r5}
 8002d96:	700b      	strb	r3, [r1, #0]
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop

08002d9c <vGBFunctionADC>:

void vGBFunctionADC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002d9c:	b470      	push	{r4, r5, r6}
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002d9e:	7804      	ldrb	r4, [r0, #0]
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002da0:	f002 060f 	and.w	r6, r2, #15
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002da4:	780b      	ldrb	r3, [r1, #0]
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002da6:	f004 050f 	and.w	r5, r4, #15
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002daa:	4422      	add	r2, r4
 8002dac:	f3c3 1400 	ubfx	r4, r3, #4, #1
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002db0:	4435      	add	r5, r6
	uint32_t tempRes = *regA + regValue + checkbit(*flagReg, C_FLAG);
 8002db2:	4422      	add	r2, r4
	if((*regA & 0xF) + (regValue & 0xF) > 0xF)	setbit(flagReg, H_FLAG);
 8002db4:	2d0f      	cmp	r5, #15
	(*n) |= (0x1 << bit);
 8002db6:	bfc8      	it	gt
 8002db8:	f043 0320 	orrgt.w	r3, r3, #32
	resetbit(flagReg, N_FLAG);
	if(tempRes > 0xFF)	setbit(flagReg, C_FLAG);
 8002dbc:	2aff      	cmp	r2, #255	; 0xff
	*regA = tempRes;
 8002dbe:	b2d2      	uxtb	r2, r2
	(*n) |= (0x1 << bit);
 8002dc0:	b25b      	sxtb	r3, r3
	(*n) &= ~(0x1 << bit);
 8002dc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 8002dc6:	bfc8      	it	gt
 8002dc8:	f043 0310 	orrgt.w	r3, r3, #16
 8002dcc:	700b      	strb	r3, [r1, #0]
	*regA = tempRes;
 8002dce:	7002      	strb	r2, [r0, #0]
	(*n) &= ~(0x1 << bit);
 8002dd0:	780b      	ldrb	r3, [r1, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002dd2:	b122      	cbz	r2, 8002dde <vGBFunctionADC+0x42>
	(*n) &= ~(0x1 << bit);
 8002dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002dd8:	bc70      	pop	{r4, r5, r6}
 8002dda:	700b      	strb	r3, [r1, #0]
 8002ddc:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 8002dde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8002de2:	bc70      	pop	{r4, r5, r6}
 8002de4:	700b      	strb	r3, [r1, #0]
 8002de6:	4770      	bx	lr

08002de8 <vGBFunctionSUB>:

void vGBFunctionSUB(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002de8:	7803      	ldrb	r3, [r0, #0]
 8002dea:	4293      	cmp	r3, r2
void vGBFunctionSUB(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002dec:	b430      	push	{r4, r5}
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002dee:	d21d      	bcs.n	8002e2c <vGBFunctionSUB+0x44>
	(*n) |= (0x1 << bit);
 8002df0:	f991 3000 	ldrsb.w	r3, [r1]
 8002df4:	f043 0310 	orr.w	r3, r3, #16
 8002df8:	b2dc      	uxtb	r4, r3
 8002dfa:	700c      	strb	r4, [r1, #0]
	((regValue & 0x0F) > (*regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002dfc:	f002 050f 	and.w	r5, r2, #15
 8002e00:	7804      	ldrb	r4, [r0, #0]
 8002e02:	f004 040f 	and.w	r4, r4, #15
 8002e06:	42a5      	cmp	r5, r4
 8002e08:	d920      	bls.n	8002e4c <vGBFunctionSUB+0x64>
	(*n) |= (0x1 << bit);
 8002e0a:	f043 0320 	orr.w	r3, r3, #32
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	700b      	strb	r3, [r1, #0]
	*regA -= regValue;
 8002e12:	7803      	ldrb	r3, [r0, #0]
 8002e14:	1a9a      	subs	r2, r3, r2
 8002e16:	b2d2      	uxtb	r2, r2
 8002e18:	7002      	strb	r2, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002e1a:	b172      	cbz	r2, 8002e3a <vGBFunctionSUB+0x52>
	(*n) &= ~(0x1 << bit);
 8002e1c:	780b      	ldrb	r3, [r1, #0]
 8002e1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8002e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8002e26:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002e28:	700b      	strb	r3, [r1, #0]
}
 8002e2a:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002e2c:	f991 4000 	ldrsb.w	r4, [r1]
 8002e30:	f024 0310 	bic.w	r3, r4, #16
 8002e34:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 8002e38:	e7df      	b.n	8002dfa <vGBFunctionSUB+0x12>
	(*n) |= (0x1 << bit);
 8002e3a:	f991 3000 	ldrsb.w	r3, [r1]
 8002e3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
}
 8002e46:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002e48:	700b      	strb	r3, [r1, #0]
}
 8002e4a:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002e4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
}
 8002e50:	e7de      	b.n	8002e10 <vGBFunctionSUB+0x28>
 8002e52:	bf00      	nop

08002e54 <vGBFunctionSBC>:

void vGBFunctionSBC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
	regValue +=  checkbit(*flagReg, C_FLAG);
 8002e54:	780b      	ldrb	r3, [r1, #0]
void vGBFunctionSBC(uint8_t *regA, uint8_t *flagReg, uint8_t regValue){
 8002e56:	b430      	push	{r4, r5}
	return ((n >> bit) & 0x1);
 8002e58:	f3c3 1500 	ubfx	r5, r3, #4, #1
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002e5c:	7804      	ldrb	r4, [r0, #0]
	regValue +=  checkbit(*flagReg, C_FLAG);
 8002e5e:	442a      	add	r2, r5
 8002e60:	b2d2      	uxtb	r2, r2
	(regValue > *regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002e62:	4294      	cmp	r4, r2
	((regValue & 0x0F) > (*regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002e64:	f002 050f 	and.w	r5, r2, #15
	(*n) |= (0x1 << bit);
 8002e68:	bf34      	ite	cc
 8002e6a:	f043 0310 	orrcc.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8002e6e:	f023 0310 	biccs.w	r3, r3, #16
 8002e72:	b25c      	sxtb	r4, r3
 8002e74:	700b      	strb	r3, [r1, #0]
	((regValue & 0x0F) > (*regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002e76:	7803      	ldrb	r3, [r0, #0]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	429d      	cmp	r5, r3
 8002e7e:	d910      	bls.n	8002ea2 <vGBFunctionSBC+0x4e>
	(*n) |= (0x1 << bit);
 8002e80:	f044 0320 	orr.w	r3, r4, #32
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	700b      	strb	r3, [r1, #0]
	*regA -= regValue;
 8002e88:	7803      	ldrb	r3, [r0, #0]
 8002e8a:	1a9a      	subs	r2, r3, r2
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	7002      	strb	r2, [r0, #0]
	(*regA != 0) ? resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 8002e90:	b152      	cbz	r2, 8002ea8 <vGBFunctionSBC+0x54>
	(*n) &= ~(0x1 << bit);
 8002e92:	780b      	ldrb	r3, [r1, #0]
 8002e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8002e98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8002e9c:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002e9e:	700b      	strb	r3, [r1, #0]
}
 8002ea0:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8002ea2:	f004 03df 	and.w	r3, r4, #223	; 0xdf
}
 8002ea6:	e7ee      	b.n	8002e86 <vGBFunctionSBC+0x32>
	(*n) |= (0x1 << bit);
 8002ea8:	f991 3000 	ldrsb.w	r3, [r1]
 8002eac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
}
 8002eb4:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002eb6:	700b      	strb	r3, [r1, #0]
}
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop

08002ebc <vGBFunctionCP>:
	(*n) |= (0x1 << bit);
 8002ebc:	f991 3000 	ldrsb.w	r3, [r1]

void vGBFunctionCP(uint8_t regA, uint8_t *flagReg, uint8_t regValue){
	(regValue > regA) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8002ec0:	4282      	cmp	r2, r0
void vGBFunctionCP(uint8_t regA, uint8_t *flagReg, uint8_t regValue){
 8002ec2:	b430      	push	{r4, r5}
	((regValue & 0x0F) > (regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002ec4:	f002 040f 	and.w	r4, r2, #15
 8002ec8:	f000 050f 	and.w	r5, r0, #15
	(*n) |= (0x1 << bit);
 8002ecc:	bf8c      	ite	hi
 8002ece:	f043 0310 	orrhi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8002ed2:	f023 0310 	bicls.w	r3, r3, #16
	((regValue & 0x0F) > (regA & 0x0F)) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8002ed6:	42ac      	cmp	r4, r5
	(*n) |= (0x1 << bit);
 8002ed8:	bf8c      	ite	hi
 8002eda:	f043 0320 	orrhi.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 8002ede:	f023 0320 	bicls.w	r3, r3, #32
	(regA == regValue) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8002ee2:	4282      	cmp	r2, r0
	(*n) |= (0x1 << bit);
 8002ee4:	bf0c      	ite	eq
 8002ee6:	f063 037f 	orneq	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 8002eea:	f003 037f 	andne.w	r3, r3, #127	; 0x7f
	(*n) |= (0x1 << bit);
 8002eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
	setbit(flagReg, N_FLAG);
}
 8002ef2:	bc30      	pop	{r4, r5}
	(*n) |= (0x1 << bit);
 8002ef4:	700b      	strb	r3, [r1, #0]
}
 8002ef6:	4770      	bx	lr

08002ef8 <vGBFunctionRET>:

void vGBFunctionRET(uint16_t *regSP, uint16_t *regPC){
 8002ef8:	b570      	push	{r4, r5, r6, lr}
 8002efa:	4604      	mov	r4, r0
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8002efc:	8800      	ldrh	r0, [r0, #0]
void vGBFunctionRET(uint16_t *regSP, uint16_t *regPC){
 8002efe:	460e      	mov	r6, r1
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8002f00:	f000 fa26 	bl	8003350 <ucGBMemoryRead>
 8002f04:	8823      	ldrh	r3, [r4, #0]
 8002f06:	4605      	mov	r5, r0
 8002f08:	1c58      	adds	r0, r3, #1
 8002f0a:	b280      	uxth	r0, r0
 8002f0c:	f000 fa20 	bl	8003350 <ucGBMemoryRead>
	return (uint16_t) (y << 8) + x;
 8002f10:	eb05 2000 	add.w	r0, r5, r0, lsl #8
	*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
 8002f14:	8030      	strh	r0, [r6, #0]
	*regSP += 2;
 8002f16:	8823      	ldrh	r3, [r4, #0]
 8002f18:	3302      	adds	r3, #2
 8002f1a:	8023      	strh	r3, [r4, #0]
}
 8002f1c:	bd70      	pop	{r4, r5, r6, pc}
 8002f1e:	bf00      	nop

08002f20 <vGBFunctionPOP>:
 8002f20:	f7ff bfea 	b.w	8002ef8 <vGBFunctionRET>

08002f24 <vGBFunctionJP_NZ_a16>:
	return ((n >> bit) & 0x1);
 8002f24:	780b      	ldrb	r3, [r1, #0]
	*reg16 = concat_16bit_bigEndian(ucGBMemoryRead(*regSP), ucGBMemoryRead(*regSP + 1));
	*regSP += 2;
}

uint8_t vGBFunctionJP_NZ_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002f26:	09db      	lsrs	r3, r3, #7
 8002f28:	d102      	bne.n	8002f30 <vGBFunctionJP_NZ_a16+0xc>
		return 12;
	}else{
		*regPC = addr;
 8002f2a:	8002      	strh	r2, [r0, #0]
		return 16;
 8002f2c:	2010      	movs	r0, #16
 8002f2e:	4770      	bx	lr
		return 12;
 8002f30:	200c      	movs	r0, #12
	}
}
 8002f32:	4770      	bx	lr

08002f34 <vGBFunctionPUSH>:
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}
}

void vGBFunctionPUSH(uint16_t *regSP, uint16_t *reg16){
 8002f34:	b538      	push	{r3, r4, r5, lr}
 8002f36:	4604      	mov	r4, r0
	vGBMemoryWrite(*regSP - 1, (uint8_t) ((*reg16 & 0xFF00) >> 8));
 8002f38:	8800      	ldrh	r0, [r0, #0]
void vGBFunctionPUSH(uint16_t *regSP, uint16_t *reg16){
 8002f3a:	460d      	mov	r5, r1
	vGBMemoryWrite(*regSP - 1, (uint8_t) ((*reg16 & 0xFF00) >> 8));
 8002f3c:	8809      	ldrh	r1, [r1, #0]
 8002f3e:	3801      	subs	r0, #1
 8002f40:	0a09      	lsrs	r1, r1, #8
 8002f42:	b280      	uxth	r0, r0
 8002f44:	f000 f9e8 	bl	8003318 <vGBMemoryWrite>
	vGBMemoryWrite(*regSP - 2, (uint8_t) (*reg16 & 0x00FF));
 8002f48:	8820      	ldrh	r0, [r4, #0]
 8002f4a:	7829      	ldrb	r1, [r5, #0]
 8002f4c:	3802      	subs	r0, #2
 8002f4e:	b280      	uxth	r0, r0
 8002f50:	f000 f9e2 	bl	8003318 <vGBMemoryWrite>
	*regSP -= 2;
 8002f54:	8823      	ldrh	r3, [r4, #0]
 8002f56:	3b02      	subs	r3, #2
 8002f58:	8023      	strh	r3, [r4, #0]
}
 8002f5a:	bd38      	pop	{r3, r4, r5, pc}

08002f5c <vGBFunctionCALL_NZ_a16>:
uint8_t vGBFunctionCALL_NZ_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 8002f5c:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 8002f5e:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002f60:	09db      	lsrs	r3, r3, #7
 8002f62:	d001      	beq.n	8002f68 <vGBFunctionCALL_NZ_a16+0xc>
		return 12;
 8002f64:	200c      	movs	r0, #12
}
 8002f66:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8002f68:	4604      	mov	r4, r0
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4621      	mov	r1, r4
 8002f6e:	f7ff ffe1 	bl	8002f34 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8002f72:	8820      	ldrh	r0, [r4, #0]
 8002f74:	3802      	subs	r0, #2
 8002f76:	b280      	uxth	r0, r0
 8002f78:	f000 f9ea 	bl	8003350 <ucGBMemoryRead>
 8002f7c:	8823      	ldrh	r3, [r4, #0]
 8002f7e:	4605      	mov	r5, r0
 8002f80:	1e58      	subs	r0, r3, #1
 8002f82:	b280      	uxth	r0, r0
 8002f84:	f000 f9e4 	bl	8003350 <ucGBMemoryRead>
 8002f88:	4603      	mov	r3, r0
		return 24;
 8002f8a:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 8002f8c:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8002f90:	8025      	strh	r5, [r4, #0]
}
 8002f92:	bd38      	pop	{r3, r4, r5, pc}

08002f94 <vGBFunctionJP_Z_a16>:
	return ((n >> bit) & 0x1);
 8002f94:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_Z_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002f96:	09db      	lsrs	r3, r3, #7
 8002f98:	d002      	beq.n	8002fa0 <vGBFunctionJP_Z_a16+0xc>
		*regPC = addr;
 8002f9a:	8002      	strh	r2, [r0, #0]
		return 16;
 8002f9c:	2010      	movs	r0, #16
 8002f9e:	4770      	bx	lr
	}else{
		return 12;
 8002fa0:	200c      	movs	r0, #12
	}
}
 8002fa2:	4770      	bx	lr

08002fa4 <vGBFunctionCALL_Z_a16>:

uint8_t vGBFunctionCALL_Z_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 8002fa4:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 8002fa6:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, Z_FLAG) != 0){
 8002fa8:	09db      	lsrs	r3, r3, #7
 8002faa:	d101      	bne.n	8002fb0 <vGBFunctionCALL_Z_a16+0xc>
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}else{
		return 12;
 8002fac:	200c      	movs	r0, #12
	}
}
 8002fae:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8002fb0:	4604      	mov	r4, r0
 8002fb2:	4610      	mov	r0, r2
 8002fb4:	4621      	mov	r1, r4
 8002fb6:	f7ff ffbd 	bl	8002f34 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8002fba:	8820      	ldrh	r0, [r4, #0]
 8002fbc:	3802      	subs	r0, #2
 8002fbe:	b280      	uxth	r0, r0
 8002fc0:	f000 f9c6 	bl	8003350 <ucGBMemoryRead>
 8002fc4:	8823      	ldrh	r3, [r4, #0]
 8002fc6:	4605      	mov	r5, r0
 8002fc8:	1e58      	subs	r0, r3, #1
 8002fca:	b280      	uxth	r0, r0
 8002fcc:	f000 f9c0 	bl	8003350 <ucGBMemoryRead>
 8002fd0:	4603      	mov	r3, r0
		return 24;
 8002fd2:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 8002fd4:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8002fd8:	8025      	strh	r5, [r4, #0]
}
 8002fda:	bd38      	pop	{r3, r4, r5, pc}

08002fdc <vGBFunctionJP_NC_a16>:
	return ((n >> bit) & 0x1);
 8002fdc:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_NC_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002fde:	06db      	lsls	r3, r3, #27
 8002fe0:	d402      	bmi.n	8002fe8 <vGBFunctionJP_NC_a16+0xc>
		return 12;
	}else{
		*regPC = addr;
 8002fe2:	8002      	strh	r2, [r0, #0]
		return 16;
 8002fe4:	2010      	movs	r0, #16
 8002fe6:	4770      	bx	lr
		return 12;
 8002fe8:	200c      	movs	r0, #12
	}
}
 8002fea:	4770      	bx	lr

08002fec <vGBFunctionCALL_NC_a16>:

uint8_t vGBFunctionCALL_NC_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 8002fec:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 8002fee:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, C_FLAG) != 0){
 8002ff0:	06db      	lsls	r3, r3, #27
 8002ff2:	d501      	bpl.n	8002ff8 <vGBFunctionCALL_NC_a16+0xc>
		return 12;
 8002ff4:	200c      	movs	r0, #12
	}else{
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}
}
 8002ff6:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8002ff8:	4604      	mov	r4, r0
 8002ffa:	4610      	mov	r0, r2
 8002ffc:	4621      	mov	r1, r4
 8002ffe:	f7ff ff99 	bl	8002f34 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003002:	8820      	ldrh	r0, [r4, #0]
 8003004:	3802      	subs	r0, #2
 8003006:	b280      	uxth	r0, r0
 8003008:	f000 f9a2 	bl	8003350 <ucGBMemoryRead>
 800300c:	8823      	ldrh	r3, [r4, #0]
 800300e:	4605      	mov	r5, r0
 8003010:	1e58      	subs	r0, r3, #1
 8003012:	b280      	uxth	r0, r0
 8003014:	f000 f99c 	bl	8003350 <ucGBMemoryRead>
 8003018:	4603      	mov	r3, r0
		return 24;
 800301a:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 800301c:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003020:	8025      	strh	r5, [r4, #0]
}
 8003022:	bd38      	pop	{r3, r4, r5, pc}

08003024 <vGBFunctionJP_C_a16>:
	return ((n >> bit) & 0x1);
 8003024:	780b      	ldrb	r3, [r1, #0]

uint8_t vGBFunctionJP_C_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t addr){
	if(checkbit(*flagReg, C_FLAG) != 0){
 8003026:	06db      	lsls	r3, r3, #27
 8003028:	d502      	bpl.n	8003030 <vGBFunctionJP_C_a16+0xc>
		*regPC = addr;
 800302a:	8002      	strh	r2, [r0, #0]
		return 16;
 800302c:	2010      	movs	r0, #16
 800302e:	4770      	bx	lr
	}else{
		return 12;
 8003030:	200c      	movs	r0, #12
	}
}
 8003032:	4770      	bx	lr

08003034 <vGBFunctionCALL_C_a16>:

uint8_t vGBFunctionCALL_C_a16(uint16_t *regPC, uint8_t *flagReg, uint16_t *regSP){
 8003034:	b538      	push	{r3, r4, r5, lr}
	return ((n >> bit) & 0x1);
 8003036:	780b      	ldrb	r3, [r1, #0]
	if(checkbit(*flagReg, C_FLAG) != 0){
 8003038:	06db      	lsls	r3, r3, #27
 800303a:	d401      	bmi.n	8003040 <vGBFunctionCALL_C_a16+0xc>
		vGBFunctionPUSH(regSP, regPC);
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
		return 24;
	}else{
		return 12;
 800303c:	200c      	movs	r0, #12
	}
}
 800303e:	bd38      	pop	{r3, r4, r5, pc}
		vGBFunctionPUSH(regSP, regPC);
 8003040:	4604      	mov	r4, r0
 8003042:	4610      	mov	r0, r2
 8003044:	4621      	mov	r1, r4
 8003046:	f7ff ff75 	bl	8002f34 <vGBFunctionPUSH>
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 800304a:	8820      	ldrh	r0, [r4, #0]
 800304c:	3802      	subs	r0, #2
 800304e:	b280      	uxth	r0, r0
 8003050:	f000 f97e 	bl	8003350 <ucGBMemoryRead>
 8003054:	8823      	ldrh	r3, [r4, #0]
 8003056:	4605      	mov	r5, r0
 8003058:	1e58      	subs	r0, r3, #1
 800305a:	b280      	uxth	r0, r0
 800305c:	f000 f978 	bl	8003350 <ucGBMemoryRead>
 8003060:	4603      	mov	r3, r0
		return 24;
 8003062:	2018      	movs	r0, #24
	return (uint16_t) (y << 8) + x;
 8003064:	eb05 2503 	add.w	r5, r5, r3, lsl #8
		*regPC = concat_16bit_bigEndian(ucGBMemoryRead(*regPC - 2), ucGBMemoryRead(*regPC - 1));
 8003068:	8025      	strh	r5, [r4, #0]
}
 800306a:	bd38      	pop	{r3, r4, r5, pc}

0800306c <vGBFunctionADD_SP_r8>:

void vGBFunctionADD_SP_r8(uint16_t *regSP, uint8_t *flagReg, uint8_t r8value){
 800306c:	b430      	push	{r4, r5}
	uint32_t tempRes = *regSP + (int8_t) r8value;
 800306e:	8805      	ldrh	r5, [r0, #0]
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003070:	4b11      	ldr	r3, [pc, #68]	; (80030b8 <vGBFunctionADD_SP_r8+0x4c>)
	uint32_t tempRes = *regSP + (int8_t) r8value;
 8003072:	fa45 f582 	sxtab	r5, r5, r2
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003076:	402b      	ands	r3, r5
 8003078:	b1bb      	cbz	r3, 80030aa <vGBFunctionADD_SP_r8+0x3e>
	(*n) |= (0x1 << bit);
 800307a:	f991 3000 	ldrsb.w	r3, [r1]
 800307e:	f043 0310 	orr.w	r3, r3, #16
 8003082:	b2dc      	uxtb	r4, r3
 8003084:	700c      	strb	r4, [r1, #0]
	(((*regSP & 0x0F) + ((int8_t)r8value & 0x0F)) > 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 8003086:	f002 020f 	and.w	r2, r2, #15
 800308a:	8804      	ldrh	r4, [r0, #0]
 800308c:	f004 040f 	and.w	r4, r4, #15
 8003090:	4422      	add	r2, r4
 8003092:	2a0f      	cmp	r2, #15
	(*n) |= (0x1 << bit);
 8003094:	bfcc      	ite	gt
 8003096:	f043 0320 	orrgt.w	r3, r3, #32
	(*n) &= ~(0x1 << bit);
 800309a:	f023 0320 	bicle.w	r3, r3, #32
 800309e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030a2:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	*regSP = tempRes & 0xFFFF;
 80030a4:	8005      	strh	r5, [r0, #0]
}
 80030a6:	bc30      	pop	{r4, r5}
 80030a8:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80030aa:	f991 4000 	ldrsb.w	r4, [r1]
 80030ae:	f024 0310 	bic.w	r3, r4, #16
 80030b2:	f004 04ef 	and.w	r4, r4, #239	; 0xef
}
 80030b6:	e7e5      	b.n	8003084 <vGBFunctionADD_SP_r8+0x18>
 80030b8:	ffff0000 	.word	0xffff0000

080030bc <vGBFunctionLD_HL_SP_r8>:

void vGBFunctionLD_HL_SP_r8(uint16_t *regHL, uint16_t *regSP, uint8_t *flagReg, uint8_t r8value){
 80030bc:	b470      	push	{r4, r5, r6}
	uint32_t tempRes = *regSP + (int8_t) r8value;
 80030be:	880d      	ldrh	r5, [r1, #0]
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80030c0:	4c11      	ldr	r4, [pc, #68]	; (8003108 <vGBFunctionLD_HL_SP_r8+0x4c>)
	uint32_t tempRes = *regSP + (int8_t) r8value;
 80030c2:	fa45 f583 	sxtab	r5, r5, r3
	(tempRes & 0xffff0000) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80030c6:	402c      	ands	r4, r5
 80030c8:	b1bc      	cbz	r4, 80030fa <vGBFunctionLD_HL_SP_r8+0x3e>
	(*n) |= (0x1 << bit);
 80030ca:	f992 4000 	ldrsb.w	r4, [r2]
 80030ce:	f044 0410 	orr.w	r4, r4, #16
 80030d2:	b2e6      	uxtb	r6, r4
 80030d4:	7016      	strb	r6, [r2, #0]
	(((*regSP & 0x0F) + ((int8_t)r8value & 0x0F)) > 0x0F) ? setbit(flagReg, H_FLAG): resetbit(flagReg, H_FLAG);
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	8809      	ldrh	r1, [r1, #0]
 80030dc:	f001 010f 	and.w	r1, r1, #15
 80030e0:	440b      	add	r3, r1
 80030e2:	2b0f      	cmp	r3, #15
	(*n) |= (0x1 << bit);
 80030e4:	bfcc      	ite	gt
 80030e6:	f044 0420 	orrgt.w	r4, r4, #32
	(*n) &= ~(0x1 << bit);
 80030ea:	f024 0420 	bicle.w	r4, r4, #32
 80030ee:	f004 043f 	and.w	r4, r4, #63	; 0x3f
 80030f2:	7014      	strb	r4, [r2, #0]
	resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	*regHL = tempRes & 0xFFFF;
 80030f4:	8005      	strh	r5, [r0, #0]
}
 80030f6:	bc70      	pop	{r4, r5, r6}
 80030f8:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80030fa:	f992 6000 	ldrsb.w	r6, [r2]
 80030fe:	f026 0410 	bic.w	r4, r6, #16
 8003102:	f006 06ef 	and.w	r6, r6, #239	; 0xef
}
 8003106:	e7e5      	b.n	80030d4 <vGBFunctionLD_HL_SP_r8+0x18>
 8003108:	ffff0000 	.word	0xffff0000

0800310c <ucGBFunctionRLC>:

/*prefix functions*/

uint8_t ucGBFunctionRLC(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(regValue, 7);
	regValue <<= 1;
 800310c:	0043      	lsls	r3, r0, #1
	return ((n >> bit) & 0x1);
 800310e:	11c2      	asrs	r2, r0, #7
	regValue += tempCarry;
 8003110:	eb03 10d0 	add.w	r0, r3, r0, lsr #7
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003114:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003118:	d10a      	bne.n	8003130 <ucGBFunctionRLC+0x24>
	(*n) |= (0x1 << bit);
 800311a:	f991 3000 	ldrsb.w	r3, [r1]
 800311e:	f063 037f 	orn	r3, r3, #127	; 0x7f
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003122:	b152      	cbz	r2, 800313a <ucGBFunctionRLC+0x2e>
	(*n) |= (0x1 << bit);
 8003124:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 8003128:	f043 0310 	orr.w	r3, r3, #16
 800312c:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 800312e:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003130:	780b      	ldrb	r3, [r1, #0]
 8003132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003136:	2a00      	cmp	r2, #0
 8003138:	d1f4      	bne.n	8003124 <ucGBFunctionRLC+0x18>
	(*n) &= ~(0x1 << bit);
 800313a:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 800313e:	700b      	strb	r3, [r1, #0]
}
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop

08003144 <ucGBFunctionRRC>:

uint8_t ucGBFunctionRRC(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempCarry = checkbit(regValue, 0);
	regValue >>= 1;
	if(tempCarry) setbit(&regValue, 7);
 8003144:	07c3      	lsls	r3, r0, #31
	regValue >>= 1;
 8003146:	ea4f 0250 	mov.w	r2, r0, lsr #1
	if(tempCarry) setbit(&regValue, 7);
 800314a:	d509      	bpl.n	8003160 <ucGBFunctionRRC+0x1c>
	(*n) &= ~(0x1 << bit);
 800314c:	780b      	ldrb	r3, [r1, #0]
	(*n) |= (0x1 << bit);
 800314e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
	(*n) &= ~(0x1 << bit);
 8003152:	f003 031f 	and.w	r3, r3, #31
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
	return regValue;
}
 8003156:	4610      	mov	r0, r2
	(*n) |= (0x1 << bit);
 8003158:	f043 0310 	orr.w	r3, r3, #16
 800315c:	700b      	strb	r3, [r1, #0]
}
 800315e:	4770      	bx	lr
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003160:	b942      	cbnz	r2, 8003174 <ucGBFunctionRRC+0x30>
	(*n) |= (0x1 << bit);
 8003162:	f991 3000 	ldrsb.w	r3, [r1]
 8003166:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 800316a:	f003 038f 	and.w	r3, r3, #143	; 0x8f
}
 800316e:	4610      	mov	r0, r2
 8003170:	700b      	strb	r3, [r1, #0]
 8003172:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003174:	780b      	ldrb	r3, [r1, #0]
 8003176:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	(tempCarry != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800317a:	e7f6      	b.n	800316a <ucGBFunctionRRC+0x26>

0800317c <ucGBFunctionRL>:

uint8_t ucGBFunctionRL(uint8_t regValue, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
 800317c:	780b      	ldrb	r3, [r1, #0]
	((regValue & 0x80) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800317e:	f010 0f80 	tst.w	r0, #128	; 0x80
	return ((n >> bit) & 0x1);
 8003182:	f3c3 1200 	ubfx	r2, r3, #4, #1
	(*n) |= (0x1 << bit);
 8003186:	bf14      	ite	ne
 8003188:	f043 0310 	orrne.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 800318c:	f023 0310 	biceq.w	r3, r3, #16
	regValue <<= 1;
	regValue += prevCarry;
 8003190:	eb02 0040 	add.w	r0, r2, r0, lsl #1
	(*n) &= ~(0x1 << bit);
 8003194:	b25b      	sxtb	r3, r3
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003196:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 800319a:	d105      	bne.n	80031a8 <ucGBFunctionRL+0x2c>
	(*n) |= (0x1 << bit);
 800319c:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 80031a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031a4:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 80031a6:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80031a8:	f003 031f 	and.w	r3, r3, #31
 80031ac:	700b      	strb	r3, [r1, #0]
}
 80031ae:	4770      	bx	lr

080031b0 <ucGBFunctionRR>:

uint8_t ucGBFunctionRR(uint8_t regValue, uint8_t *flagReg){
	uint8_t prevCarry =  checkbit(*flagReg, C_FLAG);
 80031b0:	780b      	ldrb	r3, [r1, #0]
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80031b2:	f010 0f01 	tst.w	r0, #1
	return ((n >> bit) & 0x1);
 80031b6:	ea4f 1213 	mov.w	r2, r3, lsr #4
	(*n) |= (0x1 << bit);
 80031ba:	bf14      	ite	ne
 80031bc:	f043 0310 	orrne.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 80031c0:	f023 0310 	biceq.w	r3, r3, #16
	regValue >>= 1;
	regValue += (prevCarry << 7);
 80031c4:	01d2      	lsls	r2, r2, #7
	(*n) &= ~(0x1 << bit);
 80031c6:	b25b      	sxtb	r3, r3
	regValue += (prevCarry << 7);
 80031c8:	eb02 0050 	add.w	r0, r2, r0, lsr #1
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80031cc:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 80031d0:	d105      	bne.n	80031de <ucGBFunctionRR+0x2e>
	(*n) |= (0x1 << bit);
 80031d2:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 80031d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031da:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 80031dc:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 80031de:	f003 031f 	and.w	r3, r3, #31
 80031e2:	700b      	strb	r3, [r1, #0]
}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop

080031e8 <ucGBFunctionSLA>:

uint8_t ucGBFunctionSLA(uint8_t regValue, uint8_t *flagReg){
	((regValue & 0x80) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 80031e8:	0602      	lsls	r2, r0, #24
	(*n) |= (0x1 << bit);
 80031ea:	f991 3000 	ldrsb.w	r3, [r1]
	regValue <<= 1;
 80031ee:	ea4f 0040 	mov.w	r0, r0, lsl #1
	(*n) |= (0x1 << bit);
 80031f2:	bf4c      	ite	mi
 80031f4:	f043 0310 	orrmi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 80031f8:	f023 0310 	bicpl.w	r3, r3, #16
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 80031fc:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003200:	d105      	bne.n	800320e <ucGBFunctionSLA+0x26>
	(*n) |= (0x1 << bit);
 8003202:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 8003206:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800320a:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 800320c:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 800320e:	f003 031f 	and.w	r3, r3, #31
 8003212:	700b      	strb	r3, [r1, #0]
}
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop

08003218 <ucGBFunctionSRA>:

uint8_t ucGBFunctionSRA(uint8_t regValue, uint8_t *flagReg){
	uint8_t tempMSB = regValue & 0x80;
 8003218:	f000 0380 	and.w	r3, r0, #128	; 0x80
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 800321c:	f010 0f01 	tst.w	r0, #1
	(*n) |= (0x1 << bit);
 8003220:	f991 2000 	ldrsb.w	r2, [r1]
	regValue >>= 1;
	regValue += tempMSB;
 8003224:	eb03 0050 	add.w	r0, r3, r0, lsr #1
	(*n) |= (0x1 << bit);
 8003228:	bf14      	ite	ne
 800322a:	f042 0210 	orrne.w	r2, r2, #16
	(*n) &= ~(0x1 << bit);
 800322e:	f022 0210 	biceq.w	r2, r2, #16
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003232:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003236:	d105      	bne.n	8003244 <ucGBFunctionSRA+0x2c>
	(*n) |= (0x1 << bit);
 8003238:	f002 039f 	and.w	r3, r2, #159	; 0x9f
 800323c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003240:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 8003242:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003244:	f002 031f 	and.w	r3, r2, #31
 8003248:	700b      	strb	r3, [r1, #0]
}
 800324a:	4770      	bx	lr

0800324c <ucGBFunctionSWAP>:

uint8_t ucGBFunctionSWAP(uint8_t regValue, uint8_t *flagReg){
	regValue = ((regValue & 0x0F) << 4) | ((regValue & 0xF0) >> 4);
 800324c:	0903      	lsrs	r3, r0, #4
 800324e:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003252:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8003256:	d107      	bne.n	8003268 <ucGBFunctionSWAP+0x1c>
	(*n) |= (0x1 << bit);
 8003258:	f991 3000 	ldrsb.w	r3, [r1]
 800325c:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 8003260:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003264:	700b      	strb	r3, [r1, #0]
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	resetbit(flagReg, C_FLAG);
	return regValue;
}
 8003266:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003268:	780b      	ldrb	r3, [r1, #0]
 800326a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800326e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003272:	700b      	strb	r3, [r1, #0]
}
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop

08003278 <ucGBFunctionSRL>:

uint8_t ucGBFunctionSRL(uint8_t regValue, uint8_t *flagReg){
	((regValue & 0x01) != 0) ? setbit(flagReg, C_FLAG): resetbit(flagReg, C_FLAG);
 8003278:	07c2      	lsls	r2, r0, #31
	(*n) |= (0x1 << bit);
 800327a:	f991 3000 	ldrsb.w	r3, [r1]
 800327e:	bf4c      	ite	mi
 8003280:	f043 0310 	orrmi.w	r3, r3, #16
	(*n) &= ~(0x1 << bit);
 8003284:	f023 0310 	bicpl.w	r3, r3, #16
	regValue >>= 1;
	resetbit(flagReg, N_FLAG);
	resetbit(flagReg, H_FLAG);
	(regValue == 0) ? setbit(flagReg, Z_FLAG): resetbit(flagReg, Z_FLAG);
 8003288:	0840      	lsrs	r0, r0, #1
 800328a:	d105      	bne.n	8003298 <ucGBFunctionSRL+0x20>
	(*n) |= (0x1 << bit);
 800328c:	f003 039f 	and.w	r3, r3, #159	; 0x9f
 8003290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003294:	700b      	strb	r3, [r1, #0]
	return regValue;
}
 8003296:	4770      	bx	lr
	(*n) &= ~(0x1 << bit);
 8003298:	f003 031f 	and.w	r3, r3, #31
 800329c:	700b      	strb	r3, [r1, #0]
}
 800329e:	4770      	bx	lr

080032a0 <vGBFunctionBIT>:
	return ((n >> bit) & 0x1);
 80032a0:	fa40 f101 	asr.w	r1, r0, r1

void vGBFunctionBIT(uint8_t regValue, uint8_t bit, uint8_t *flagReg){
	(checkbit(regValue, bit) != 0) ?  resetbit(flagReg, Z_FLAG): setbit(flagReg, Z_FLAG);
 80032a4:	07cb      	lsls	r3, r1, #31
 80032a6:	d508      	bpl.n	80032ba <vGBFunctionBIT+0x1a>
	(*n) &= ~(0x1 << bit);
 80032a8:	7813      	ldrb	r3, [r2, #0]
 80032aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 80032b2:	f043 0320 	orr.w	r3, r3, #32
 80032b6:	7013      	strb	r3, [r2, #0]
	resetbit(flagReg, N_FLAG);
	setbit(flagReg, H_FLAG);
}
 80032b8:	4770      	bx	lr
	(*n) |= (0x1 << bit);
 80032ba:	f992 3000 	ldrsb.w	r3, [r2]
 80032be:	f063 037f 	orn	r3, r3, #127	; 0x7f
	(*n) &= ~(0x1 << bit);
 80032c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
	(*n) |= (0x1 << bit);
 80032c6:	f043 0320 	orr.w	r3, r3, #32
 80032ca:	7013      	strb	r3, [r2, #0]
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <ucGBFunctionRESHL>:

uint8_t ucGBFunctionRESHL(uint16_t regHLaddr, uint8_t bit){
 80032d0:	b510      	push	{r4, lr}
 80032d2:	460c      	mov	r4, r1
	uint8_t tempRes = ucGBMemoryRead(regHLaddr);
 80032d4:	f000 f83c 	bl	8003350 <ucGBMemoryRead>
	(*n) &= ~(0x1 << bit);
 80032d8:	2301      	movs	r3, #1
 80032da:	fa03 f104 	lsl.w	r1, r3, r4
 80032de:	ea20 0001 	bic.w	r0, r0, r1
	resetbit(&tempRes, bit);
	return tempRes;
}
 80032e2:	b2c0      	uxtb	r0, r0
 80032e4:	bd10      	pop	{r4, pc}
 80032e6:	bf00      	nop

080032e8 <ucGBFunctionSETHL>:

uint8_t ucGBFunctionSETHL(uint16_t regHLaddr, uint8_t bit){
 80032e8:	b510      	push	{r4, lr}
 80032ea:	460c      	mov	r4, r1
	uint8_t tempRes = ucGBMemoryRead(regHLaddr);
 80032ec:	f000 f830 	bl	8003350 <ucGBMemoryRead>
	(*n) |= (0x1 << bit);
 80032f0:	2301      	movs	r3, #1
 80032f2:	fa03 f104 	lsl.w	r1, r3, r4
 80032f6:	4308      	orrs	r0, r1
	setbit(&tempRes, bit);
	return tempRes;
}
 80032f8:	b2c0      	uxtb	r0, r0
 80032fa:	bd10      	pop	{r4, pc}

080032fc <vGBMemorySetOP>:
registers reg;
memory mem;
uint8_t current_op;

void vGBMemorySetOP(uint8_t op){
	current_op = op;
 80032fc:	4b01      	ldr	r3, [pc, #4]	; (8003304 <vGBMemorySetOP+0x8>)
 80032fe:	7018      	strb	r0, [r3, #0]
}
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	240092ac 	.word	0x240092ac

08003308 <vGBMemoryLoad>:

// loads data into memory map
void vGBMemoryLoad(const void* data, uint32_t size){
 8003308:	4603      	mov	r3, r0
 800330a:	460a      	mov	r2, r1
	memcpy(mem.ram , data, size);
 800330c:	4801      	ldr	r0, [pc, #4]	; (8003314 <vGBMemoryLoad+0xc>)
 800330e:	4619      	mov	r1, r3
 8003310:	f005 b926 	b.w	8008560 <memcpy>
 8003314:	240092bc 	.word	0x240092bc

08003318 <vGBMemoryWrite>:
}

void vGBMemoryWrite(uint16_t address, uint8_t data){
	mem.ram[address] = data;
 8003318:	4b01      	ldr	r3, [pc, #4]	; (8003320 <vGBMemoryWrite+0x8>)
 800331a:	5419      	strb	r1, [r3, r0]
}
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	240092bc 	.word	0x240092bc

08003324 <vGBMemorySetBit>:

void vGBMemorySetBit(uint16_t address, uint8_t bit){
	mem.ram[address] |= (0x1 << bit);
 8003324:	2301      	movs	r3, #1
 8003326:	4a03      	ldr	r2, [pc, #12]	; (8003334 <vGBMemorySetBit+0x10>)
 8003328:	fa03 f101 	lsl.w	r1, r3, r1
 800332c:	5c13      	ldrb	r3, [r2, r0]
 800332e:	4319      	orrs	r1, r3
 8003330:	5411      	strb	r1, [r2, r0]
}
 8003332:	4770      	bx	lr
 8003334:	240092bc 	.word	0x240092bc

08003338 <vGBMemoryResetBit>:

void vGBMemoryResetBit(uint16_t address, uint8_t bit){
	mem.ram[address] &= ~(0x1 << bit);
 8003338:	2301      	movs	r3, #1
 800333a:	4a04      	ldr	r2, [pc, #16]	; (800334c <vGBMemoryResetBit+0x14>)
 800333c:	fa03 f101 	lsl.w	r1, r3, r1
 8003340:	5c13      	ldrb	r3, [r2, r0]
 8003342:	ea23 0101 	bic.w	r1, r3, r1
 8003346:	5411      	strb	r1, [r2, r0]
}
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	240092bc 	.word	0x240092bc

08003350 <ucGBMemoryRead>:

// reads a location from memory map
uint8_t ucGBMemoryRead(uint16_t address){
	return mem.ram[address];
 8003350:	4b01      	ldr	r3, [pc, #4]	; (8003358 <ucGBMemoryRead+0x8>)
}
 8003352:	5c18      	ldrb	r0, [r3, r0]
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	240092bc 	.word	0x240092bc

0800335c <usGBMemoryReadShort>:

uint16_t usGBMemoryReadShort(uint16_t address){
	return *((uint16_t*) &mem.ram[address]);
 800335c:	4b01      	ldr	r3, [pc, #4]	; (8003364 <usGBMemoryReadShort+0x8>)
}
 800335e:	5a18      	ldrh	r0, [r3, r0]
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	240092bc 	.word	0x240092bc

08003368 <vGBMemoryPrint>:

void vGBMemoryPrint(){
 8003368:	b530      	push	{r4, r5, lr}
	char temp[15];
	sprintf(temp,"Opcode: 0x%.2x", current_op);
 800336a:	4b64      	ldr	r3, [pc, #400]	; (80034fc <vGBMemoryPrint+0x194>)
void vGBMemoryPrint(){
 800336c:	b085      	sub	sp, #20
	sprintf(temp,"Opcode: 0x%.2x", current_op);
 800336e:	4964      	ldr	r1, [pc, #400]	; (8003500 <vGBMemoryPrint+0x198>)
 8003370:	781a      	ldrb	r2, [r3, #0]
 8003372:	4668      	mov	r0, sp
 8003374:	f005 f902 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(2), (uint8_t *) temp, LEFT_MODE);
	sprintf(temp,"AF: 0x%.4x",reg.AF);
 8003378:	4c62      	ldr	r4, [pc, #392]	; (8003504 <vGBMemoryPrint+0x19c>)
	UTIL_LCD_DisplayStringAt(500, LINE(2), (uint8_t *) temp, LEFT_MODE);
 800337a:	f004 ff85 	bl	8008288 <UTIL_LCD_GetFont>
 800337e:	88c1      	ldrh	r1, [r0, #6]
 8003380:	2303      	movs	r3, #3
 8003382:	466a      	mov	r2, sp
 8003384:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003388:	0049      	lsls	r1, r1, #1
 800338a:	f005 f833 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp,"AF: 0x%.4x",reg.AF);
 800338e:	8822      	ldrh	r2, [r4, #0]
 8003390:	495d      	ldr	r1, [pc, #372]	; (8003508 <vGBMemoryPrint+0x1a0>)
 8003392:	4668      	mov	r0, sp
 8003394:	f005 f8f2 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(3), (uint8_t *) temp, LEFT_MODE);
 8003398:	f004 ff76 	bl	8008288 <UTIL_LCD_GetFont>
 800339c:	88c1      	ldrh	r1, [r0, #6]
 800339e:	2303      	movs	r3, #3
 80033a0:	466a      	mov	r2, sp
 80033a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033a6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80033aa:	f005 f823 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp,"BC: 0x%.4x",reg.BC);
 80033ae:	8862      	ldrh	r2, [r4, #2]
 80033b0:	4956      	ldr	r1, [pc, #344]	; (800350c <vGBMemoryPrint+0x1a4>)
 80033b2:	4668      	mov	r0, sp
 80033b4:	f005 f8e2 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(4), (uint8_t *) temp, LEFT_MODE);
 80033b8:	f004 ff66 	bl	8008288 <UTIL_LCD_GetFont>
 80033bc:	88c1      	ldrh	r1, [r0, #6]
 80033be:	2303      	movs	r3, #3
 80033c0:	466a      	mov	r2, sp
 80033c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033c6:	0089      	lsls	r1, r1, #2
 80033c8:	f005 f814 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp,"DE: 0x%.4x",reg.DE);
 80033cc:	88a2      	ldrh	r2, [r4, #4]
 80033ce:	4950      	ldr	r1, [pc, #320]	; (8003510 <vGBMemoryPrint+0x1a8>)
 80033d0:	4668      	mov	r0, sp
 80033d2:	f005 f8d3 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(5), (uint8_t *) temp, LEFT_MODE);
 80033d6:	f004 ff57 	bl	8008288 <UTIL_LCD_GetFont>
 80033da:	88c1      	ldrh	r1, [r0, #6]
 80033dc:	2303      	movs	r3, #3
 80033de:	466a      	mov	r2, sp
 80033e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80033e4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80033e8:	f005 f804 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp,"HL: 0x%.4x",reg.HL);
 80033ec:	88e2      	ldrh	r2, [r4, #6]
 80033ee:	4949      	ldr	r1, [pc, #292]	; (8003514 <vGBMemoryPrint+0x1ac>)
 80033f0:	4668      	mov	r0, sp
 80033f2:	f005 f8c3 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(6), (uint8_t *) temp, LEFT_MODE);
 80033f6:	f004 ff47 	bl	8008288 <UTIL_LCD_GetFont>
 80033fa:	88c1      	ldrh	r1, [r0, #6]
 80033fc:	2303      	movs	r3, #3
 80033fe:	466a      	mov	r2, sp
 8003400:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8003404:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003408:	0049      	lsls	r1, r1, #1
 800340a:	f004 fff3 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp,"SP: 0x%.4x",reg.SP);
 800340e:	8922      	ldrh	r2, [r4, #8]
 8003410:	4941      	ldr	r1, [pc, #260]	; (8003518 <vGBMemoryPrint+0x1b0>)
 8003412:	4668      	mov	r0, sp
 8003414:	f005 f8b2 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(7), (uint8_t *) temp, LEFT_MODE);
 8003418:	f004 ff36 	bl	8008288 <UTIL_LCD_GetFont>
 800341c:	88c1      	ldrh	r1, [r0, #6]
 800341e:	2303      	movs	r3, #3
 8003420:	466a      	mov	r2, sp
 8003422:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003426:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800342a:	f004 ffe3 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp,"PC: 0x%.4x",reg.PC);
 800342e:	8962      	ldrh	r2, [r4, #10]
 8003430:	493a      	ldr	r1, [pc, #232]	; (800351c <vGBMemoryPrint+0x1b4>)
 8003432:	4668      	mov	r0, sp
 8003434:	f005 f8a2 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(8), (uint8_t *) temp, LEFT_MODE);
 8003438:	f004 ff26 	bl	8008288 <UTIL_LCD_GetFont>
 800343c:	2303      	movs	r3, #3
 800343e:	88c1      	ldrh	r1, [r0, #6]
 8003440:	466a      	mov	r2, sp
 8003442:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003446:	4099      	lsls	r1, r3
 8003448:	f004 ffd4 	bl	80083f4 <UTIL_LCD_DisplayStringAt>

	sprintf(temp," Z: 0x%.1x",checkbit(reg.F, 7));
 800344c:	7820      	ldrb	r0, [r4, #0]
 800344e:	2107      	movs	r1, #7
 8003450:	f7ff fb26 	bl	8002aa0 <checkbit>
 8003454:	4932      	ldr	r1, [pc, #200]	; (8003520 <vGBMemoryPrint+0x1b8>)
 8003456:	4602      	mov	r2, r0
 8003458:	4668      	mov	r0, sp
 800345a:	f005 f88f 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(10), (uint8_t *) temp, LEFT_MODE);
 800345e:	f004 ff13 	bl	8008288 <UTIL_LCD_GetFont>
 8003462:	88c1      	ldrh	r1, [r0, #6]
 8003464:	2303      	movs	r3, #3
 8003466:	466a      	mov	r2, sp
 8003468:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800346c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003470:	0049      	lsls	r1, r1, #1
 8003472:	f004 ffbf 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp," N: 0x%.1x",checkbit(reg.F, 6));
 8003476:	7820      	ldrb	r0, [r4, #0]
 8003478:	2106      	movs	r1, #6
 800347a:	f7ff fb11 	bl	8002aa0 <checkbit>
 800347e:	4929      	ldr	r1, [pc, #164]	; (8003524 <vGBMemoryPrint+0x1bc>)
 8003480:	4602      	mov	r2, r0
 8003482:	4668      	mov	r0, sp
 8003484:	f005 f87a 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(11), (uint8_t *) temp, LEFT_MODE);
 8003488:	f004 fefe 	bl	8008288 <UTIL_LCD_GetFont>
 800348c:	88c1      	ldrh	r1, [r0, #6]
 800348e:	2303      	movs	r3, #3
 8003490:	466a      	mov	r2, sp
 8003492:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 8003496:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800349a:	eb01 0145 	add.w	r1, r1, r5, lsl #1
 800349e:	f004 ffa9 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp," H: 0x%.1x",checkbit(reg.F, 5));
 80034a2:	7820      	ldrb	r0, [r4, #0]
 80034a4:	2105      	movs	r1, #5
 80034a6:	f7ff fafb 	bl	8002aa0 <checkbit>
 80034aa:	491f      	ldr	r1, [pc, #124]	; (8003528 <vGBMemoryPrint+0x1c0>)
 80034ac:	4602      	mov	r2, r0
 80034ae:	4668      	mov	r0, sp
 80034b0:	f005 f864 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(12), (uint8_t *) temp, LEFT_MODE);
 80034b4:	f004 fee8 	bl	8008288 <UTIL_LCD_GetFont>
 80034b8:	88c1      	ldrh	r1, [r0, #6]
 80034ba:	2303      	movs	r3, #3
 80034bc:	466a      	mov	r2, sp
 80034be:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80034c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034c6:	0089      	lsls	r1, r1, #2
 80034c8:	f004 ff94 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
	sprintf(temp," C: 0x%.1x",checkbit(reg.F, 4));
 80034cc:	7820      	ldrb	r0, [r4, #0]
 80034ce:	2104      	movs	r1, #4
 80034d0:	f7ff fae6 	bl	8002aa0 <checkbit>
 80034d4:	4915      	ldr	r1, [pc, #84]	; (800352c <vGBMemoryPrint+0x1c4>)
 80034d6:	4602      	mov	r2, r0
 80034d8:	4668      	mov	r0, sp
 80034da:	f005 f84f 	bl	800857c <siprintf>
	UTIL_LCD_DisplayStringAt(500, LINE(13), (uint8_t *) temp, LEFT_MODE);
 80034de:	f004 fed3 	bl	8008288 <UTIL_LCD_GetFont>
 80034e2:	88c1      	ldrh	r1, [r0, #6]
 80034e4:	466a      	mov	r2, sp
 80034e6:	2303      	movs	r3, #3
 80034e8:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80034ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80034f4:	f004 ff7e 	bl	80083f4 <UTIL_LCD_DisplayStringAt>
}
 80034f8:	b005      	add	sp, #20
 80034fa:	bd30      	pop	{r4, r5, pc}
 80034fc:	240092ac 	.word	0x240092ac
 8003500:	08008de4 	.word	0x08008de4
 8003504:	240092b0 	.word	0x240092b0
 8003508:	08008df4 	.word	0x08008df4
 800350c:	08008e00 	.word	0x08008e00
 8003510:	08008e0c 	.word	0x08008e0c
 8003514:	08008e18 	.word	0x08008e18
 8003518:	08008e24 	.word	0x08008e24
 800351c:	08008e30 	.word	0x08008e30
 8003520:	08008e3c 	.word	0x08008e3c
 8003524:	08008e48 	.word	0x08008e48
 8003528:	08008e54 	.word	0x08008e54
 800352c:	08008e60 	.word	0x08008e60

08003530 <setMode.part.0>:
}

void setMode(uint8_t mode){
	Mode = mode;
	switch (mode) {
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 8003530:	2101      	movs	r1, #1
 8003532:	f64f 7041 	movw	r0, #65345	; 0xff41
void setMode(uint8_t mode){
 8003536:	b508      	push	{r3, lr}
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 8003538:	f7ff fefe 	bl	8003338 <vGBMemoryResetBit>
 800353c:	2100      	movs	r1, #0
 800353e:	f64f 7041 	movw	r0, #65345	; 0xff41
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
		default:                                                                       break;
	}
}
 8003542:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_0: vGBMemoryResetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 00
 8003546:	f7ff bef7 	b.w	8003338 <vGBMemoryResetBit>
 800354a:	bf00      	nop

0800354c <vCheckBGP>:
void vCheckBGP(){
 800354c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 800354e:	f64f 7047 	movw	r0, #65351	; 0xff47
			case 2: color_to_pallette[i] = DARK_GREEN;     break;
 8003552:	4f0e      	ldr	r7, [pc, #56]	; (800358c <vCheckBGP+0x40>)
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 8003554:	f7ff fefc 	bl	8003350 <ucGBMemoryRead>
			case 3: color_to_pallette[i] = DARKEST_GREEN;  break;
 8003558:	4e0d      	ldr	r6, [pc, #52]	; (8003590 <vCheckBGP+0x44>)
 800355a:	490e      	ldr	r1, [pc, #56]	; (8003594 <vCheckBGP+0x48>)
	uint8_t BGP = ucGBMemoryRead(BGP_ADDR);
 800355c:	2200      	movs	r2, #0
			case 1: color_to_pallette[i] = LIGHT_GREEN;    break;
 800355e:	4d0e      	ldr	r5, [pc, #56]	; (8003598 <vCheckBGP+0x4c>)
			case 0: color_to_pallette[i] = LIGHTEST_GREEN; break;
 8003560:	4c0e      	ldr	r4, [pc, #56]	; (800359c <vCheckBGP+0x50>)
		switch ((BGP >> (i*2)) & 0x03) {
 8003562:	fa40 f302 	asr.w	r3, r0, r2
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d00c      	beq.n	8003588 <vCheckBGP+0x3c>
 800356e:	2b03      	cmp	r3, #3
 8003570:	d008      	beq.n	8003584 <vCheckBGP+0x38>
 8003572:	2b01      	cmp	r3, #1
			case 0: color_to_pallette[i] = LIGHTEST_GREEN; break;
 8003574:	bf14      	ite	ne
 8003576:	600c      	strne	r4, [r1, #0]
			case 1: color_to_pallette[i] = LIGHT_GREEN;    break;
 8003578:	600d      	streq	r5, [r1, #0]
	for(int i = 0; i < 4; i++){
 800357a:	3202      	adds	r2, #2
 800357c:	3104      	adds	r1, #4
 800357e:	2a08      	cmp	r2, #8
 8003580:	d1ef      	bne.n	8003562 <vCheckBGP+0x16>
}
 8003582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			case 3: color_to_pallette[i] = DARKEST_GREEN;  break;
 8003584:	600e      	str	r6, [r1, #0]
 8003586:	e7f8      	b.n	800357a <vCheckBGP+0x2e>
			case 2: color_to_pallette[i] = DARK_GREEN;     break;
 8003588:	600f      	str	r7, [r1, #0]
 800358a:	e7f6      	b.n	800357a <vCheckBGP+0x2e>
 800358c:	ff306230 	.word	0xff306230
 8003590:	ff0f380f 	.word	0xff0f380f
 8003594:	240192c0 	.word	0x240192c0
 8003598:	ff8bac0f 	.word	0xff8bac0f
 800359c:	ff9bbc0f 	.word	0xff9bbc0f

080035a0 <getTileLineData>:
		int8_t temp  = ucGBMemoryRead(BackTileDisplayAddr + tile_offset);
 80035a0:	4b08      	ldr	r3, [pc, #32]	; (80035c4 <getTileLineData+0x24>)
uint16_t getTileLineData(uint8_t tile_offset, uint8_t line_offset){
 80035a2:	b510      	push	{r4, lr}
		int8_t temp  = ucGBMemoryRead(BackTileDisplayAddr + tile_offset);
 80035a4:	781b      	ldrb	r3, [r3, #0]
uint16_t getTileLineData(uint8_t tile_offset, uint8_t line_offset){
 80035a6:	460c      	mov	r4, r1
		int8_t temp  = ucGBMemoryRead(BackTileDisplayAddr + tile_offset);
 80035a8:	4418      	add	r0, r3
 80035aa:	f7ff fed1 	bl	8003350 <ucGBMemoryRead>
		return usGBMemoryReadShort(BackWinTileDataAddr + temp2 + line_offset);
 80035ae:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <getTileLineData+0x28>)
		uint8_t temp2 = temp + 128;
 80035b0:	3880      	subs	r0, #128	; 0x80
		return usGBMemoryReadShort(BackWinTileDataAddr + temp2 + line_offset);
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	4423      	add	r3, r4
}
 80035b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		return usGBMemoryReadShort(BackWinTileDataAddr + temp2 + line_offset);
 80035ba:	fa53 f080 	uxtab	r0, r3, r0
 80035be:	f7ff becd 	b.w	800335c <usGBMemoryReadShort>
 80035c2:	bf00      	nop
 80035c4:	240192d0 	.word	0x240192d0
 80035c8:	240192bd 	.word	0x240192bd

080035cc <draw_line>:
	uint8_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 80035cc:	1813      	adds	r3, r2, r0
	uint8_t line_offset = (SCY % 8) * 2;									                   // gives the line offset in the tile
 80035ce:	f002 0207 	and.w	r2, r2, #7
void draw_line(uint8_t ly, uint8_t SCX, uint8_t SCY){
 80035d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 80035d6:	10db      	asrs	r3, r3, #3
void draw_line(uint8_t ly, uint8_t SCX, uint8_t SCY){
 80035d8:	4605      	mov	r5, r0
	uint8_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 80035da:	08ce      	lsrs	r6, r1, #3
	uint8_t pixl_offset = SCX % 8;											                   // gives current pixel offset
 80035dc:	f001 0407 	and.w	r4, r1, #7
 80035e0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80035e4:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8003644 <draw_line+0x78>
	uint8_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 80035e8:	eb06 1643 	add.w	r6, r6, r3, lsl #5
 80035ec:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8003648 <draw_line+0x7c>
	uint8_t line_offset = (SCY % 8) * 2;									                   // gives the line offset in the tile
 80035f0:	ea4f 0a42 	mov.w	sl, r2, lsl #1
	uint8_t tile_offset = (((SCY + ly) / 8) * 32) + (SCX / 8);			                   	   // gives the address offset in the tile map
 80035f4:	b2f6      	uxtb	r6, r6
	uint16_t tile_data = getTileLineData(tile_offset, line_offset);           // tile data holds tile line information
 80035f6:	01ed      	lsls	r5, r5, #7
 80035f8:	4651      	mov	r1, sl
 80035fa:	4630      	mov	r0, r6
 80035fc:	f505 7720 	add.w	r7, r5, #640	; 0x280
 8003600:	f7ff ffce 	bl	80035a0 <getTileLineData>
		for(int j = 0; j < 160; j++){
 8003604:	e001      	b.n	800360a <draw_line+0x3e>
 8003606:	42af      	cmp	r7, r5
 8003608:	d01a      	beq.n	8003640 <draw_line+0x74>
			switch ((tile_data & 0x00010001) >> pixl_offset){
 800360a:	f000 1301 	and.w	r3, r0, #65537	; 0x10001
 800360e:	4123      	asrs	r3, r4
			pixl_offset++;
 8003610:	3401      	adds	r4, #1
			switch ((tile_data & 0x00010001) >> pixl_offset){
 8003612:	2b01      	cmp	r3, #1
			pixl_offset++;
 8003614:	b2e4      	uxtb	r4, r4
				case 0x001: gb_frame[j + (ly * 160)] = color_to_pallette[2]; break;
 8003616:	f8d8 3000 	ldr.w	r3, [r8]
				case 0x000: gb_frame[j + (ly * 160)] = color_to_pallette[0]; break;
 800361a:	bf14      	ite	ne
 800361c:	f8d9 2000 	ldrne.w	r2, [r9]
				case 0x001: gb_frame[j + (ly * 160)] = color_to_pallette[2]; break;
 8003620:	f8d9 2008 	ldreq.w	r2, [r9, #8]
			if(pixl_offset == 8){
 8003624:	2c08      	cmp	r4, #8
				case 0x001: gb_frame[j + (ly * 160)] = color_to_pallette[2]; break;
 8003626:	515a      	str	r2, [r3, r5]
			if(pixl_offset == 8){
 8003628:	f105 0504 	add.w	r5, r5, #4
 800362c:	d1eb      	bne.n	8003606 <draw_line+0x3a>
				tile_offset++;
 800362e:	3601      	adds	r6, #1
				tile_data = getTileLineData(tile_offset, line_offset);
 8003630:	4651      	mov	r1, sl
				pixl_offset = 0;
 8003632:	2400      	movs	r4, #0
				tile_offset++;
 8003634:	b2f6      	uxtb	r6, r6
				tile_data = getTileLineData(tile_offset, line_offset);
 8003636:	4630      	mov	r0, r6
 8003638:	f7ff ffb2 	bl	80035a0 <getTileLineData>
		for(int j = 0; j < 160; j++){
 800363c:	42af      	cmp	r7, r5
 800363e:	d1e4      	bne.n	800360a <draw_line+0x3e>
}
 8003640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003644:	240192c0 	.word	0x240192c0
 8003648:	24001008 	.word	0x24001008

0800364c <LYC_check>:
void LYC_check(uint8_t ly){
 800364c:	b510      	push	{r4, lr}
 800364e:	4604      	mov	r4, r0
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 8003650:	f64f 7045 	movw	r0, #65349	; 0xff45
 8003654:	f7ff fe7c 	bl	8003350 <ucGBMemoryRead>
		vGBMemorySetBit(STAT_ADDR, 2);
 8003658:	2102      	movs	r1, #2
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 800365a:	42a0      	cmp	r0, r4
		vGBMemorySetBit(STAT_ADDR, 2);
 800365c:	f64f 7041 	movw	r0, #65345	; 0xff41
	if(ly == ucGBMemoryRead(LYC_ADDR)){
 8003660:	d003      	beq.n	800366a <LYC_check+0x1e>
}
 8003662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vGBMemoryResetBit(STAT_ADDR, 2);
 8003666:	f7ff be67 	b.w	8003338 <vGBMemoryResetBit>
}
 800366a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		vGBMemorySetBit(STAT_ADDR, 2);
 800366e:	f7ff be59 	b.w	8003324 <vGBMemorySetBit>
 8003672:	bf00      	nop

08003674 <setMode>:
void setMode(uint8_t mode){
 8003674:	b508      	push	{r3, lr}
	Mode = mode;
 8003676:	4b18      	ldr	r3, [pc, #96]	; (80036d8 <setMode+0x64>)
 8003678:	7018      	strb	r0, [r3, #0]
	switch (mode) {
 800367a:	2803      	cmp	r0, #3
 800367c:	d82b      	bhi.n	80036d6 <setMode+0x62>
 800367e:	e8df f000 	tbb	[pc, r0]
 8003682:	1202      	.short	0x1202
 8003684:	061e      	.short	0x061e
}
 8003686:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800368a:	f7ff bf51 	b.w	8003530 <setMode.part.0>
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
 800368e:	2101      	movs	r1, #1
 8003690:	f64f 7041 	movw	r0, #65345	; 0xff41
 8003694:	f7ff fe46 	bl	8003324 <vGBMemorySetBit>
 8003698:	2100      	movs	r1, #0
 800369a:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 800369e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_3:   vGBMemorySetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 11
 80036a2:	f7ff be3f 	b.w	8003324 <vGBMemorySetBit>
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
 80036a6:	2101      	movs	r1, #1
 80036a8:	f64f 7041 	movw	r0, #65345	; 0xff41
 80036ac:	f7ff fe44 	bl	8003338 <vGBMemoryResetBit>
 80036b0:	2100      	movs	r1, #0
 80036b2:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 80036b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_1: vGBMemoryResetBit(STAT_ADDR, 1);   vGBMemorySetBit(STAT_ADDR, 0); break;		// 01
 80036ba:	f7ff be33 	b.w	8003324 <vGBMemorySetBit>
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
 80036be:	2101      	movs	r1, #1
 80036c0:	f64f 7041 	movw	r0, #65345	; 0xff41
 80036c4:	f7ff fe2e 	bl	8003324 <vGBMemorySetBit>
 80036c8:	2100      	movs	r1, #0
 80036ca:	f64f 7041 	movw	r0, #65345	; 0xff41
}
 80036ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case MODE_2:   vGBMemorySetBit(STAT_ADDR, 1); vGBMemoryResetBit(STAT_ADDR, 0); break;		// 10
 80036d2:	f7ff be31 	b.w	8003338 <vGBMemoryResetBit>
}
 80036d6:	bd08      	pop	{r3, pc}
 80036d8:	240192bc 	.word	0x240192bc

080036dc <gbPPUStep>:
void gbPPUStep(){
 80036dc:	b530      	push	{r4, r5, lr}
	if(ucGBMemoryRead(LCDC_ADDR) & 0x80){															// check MSB of LCDC for screen en
 80036de:	f64f 7040 	movw	r0, #65344	; 0xff40
void gbPPUStep(){
 80036e2:	b083      	sub	sp, #12
	if(ucGBMemoryRead(LCDC_ADDR) & 0x80){															// check MSB of LCDC for screen en
 80036e4:	f7ff fe34 	bl	8003350 <ucGBMemoryRead>
 80036e8:	0603      	lsls	r3, r0, #24
 80036ea:	d401      	bmi.n	80036f0 <gbPPUStep+0x14>
}
 80036ec:	b003      	add	sp, #12
 80036ee:	bd30      	pop	{r4, r5, pc}
		if (tStates > 456){												// end of hblank or vblank
 80036f0:	4d37      	ldr	r5, [pc, #220]	; (80037d0 <gbPPUStep+0xf4>)
			ly++;
 80036f2:	4c38      	ldr	r4, [pc, #224]	; (80037d4 <gbPPUStep+0xf8>)
		if (tStates > 456){												// end of hblank or vblank
 80036f4:	682b      	ldr	r3, [r5, #0]
 80036f6:	f5b3 7fe4 	cmp.w	r3, #456	; 0x1c8
 80036fa:	d90d      	bls.n	8003718 <gbPPUStep+0x3c>
			ly++;
 80036fc:	7821      	ldrb	r1, [r4, #0]
 80036fe:	3101      	adds	r1, #1
 8003700:	b2c9      	uxtb	r1, r1
			if(ly > 153){												// end of vblank
 8003702:	2999      	cmp	r1, #153	; 0x99
			ly++;
 8003704:	7021      	strb	r1, [r4, #0]
			if(ly > 153){												// end of vblank
 8003706:	d843      	bhi.n	8003790 <gbPPUStep+0xb4>
			vGBMemoryWrite(LY_ADDR, ly);								// update LY register
 8003708:	f64f 7044 	movw	r0, #65348	; 0xff44
 800370c:	f7ff fe04 	bl	8003318 <vGBMemoryWrite>
			tStates -= 456;
 8003710:	682b      	ldr	r3, [r5, #0]
 8003712:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003716:	602b      	str	r3, [r5, #0]
		LYC_check(ly);
 8003718:	7820      	ldrb	r0, [r4, #0]
 800371a:	f7ff ff97 	bl	800364c <LYC_check>
		if (ly > 143){													// vblank
 800371e:	7823      	ldrb	r3, [r4, #0]
 8003720:	2b8f      	cmp	r3, #143	; 0x8f
 8003722:	d840      	bhi.n	80037a6 <gbPPUStep+0xca>
			if (tStates <= 80 && Mode != MODE_2)											// oam
 8003724:	682b      	ldr	r3, [r5, #0]
 8003726:	2b50      	cmp	r3, #80	; 0x50
 8003728:	d92c      	bls.n	8003784 <gbPPUStep+0xa8>
			else if(tStates > 80 && tStates <= 252 && Mode != MODE_3){										// vram
 800372a:	f1a3 0251 	sub.w	r2, r3, #81	; 0x51
 800372e:	2aab      	cmp	r2, #171	; 0xab
 8003730:	d83f      	bhi.n	80037b2 <gbPPUStep+0xd6>
 8003732:	4b29      	ldr	r3, [pc, #164]	; (80037d8 <gbPPUStep+0xfc>)
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	2b03      	cmp	r3, #3
 8003738:	d0d8      	beq.n	80036ec <gbPPUStep+0x10>
				vCheckBGP();
 800373a:	f7ff ff07 	bl	800354c <vCheckBGP>
	BackWinTileDataAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 800373e:	f64f 7040 	movw	r0, #65344	; 0xff40
 8003742:	f7ff fe05 	bl	8003350 <ucGBMemoryRead>
 8003746:	2500      	movs	r5, #0
 8003748:	4b24      	ldr	r3, [pc, #144]	; (80037dc <gbPPUStep+0x100>)
	BackTileDisplayAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 800374a:	f64f 7040 	movw	r0, #65344	; 0xff40
	BackWinTileDataAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x10) ? TILE_DATA_UNSIGNED_ADDR : TILE_DATA_SIGNED_ADDR;
 800374e:	701d      	strb	r5, [r3, #0]
	BackTileDisplayAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 8003750:	f7ff fdfe 	bl	8003350 <ucGBMemoryRead>
 8003754:	4b22      	ldr	r3, [pc, #136]	; (80037e0 <gbPPUStep+0x104>)
				draw_line(ly, ucGBMemoryRead(SCX_ADDR), ucGBMemoryRead(SCY_ADDR));
 8003756:	f64f 7043 	movw	r0, #65347	; 0xff43
 800375a:	7824      	ldrb	r4, [r4, #0]
	BackTileDisplayAddr = (ucGBMemoryRead(LCDC_ADDR) & 0x08) ? TILE_MAP_LOCATION_HIGH : TILE_MAP_LOCATION_LOW;
 800375c:	701d      	strb	r5, [r3, #0]
				draw_line(ly, ucGBMemoryRead(SCX_ADDR), ucGBMemoryRead(SCY_ADDR));
 800375e:	f7ff fdf7 	bl	8003350 <ucGBMemoryRead>
 8003762:	4601      	mov	r1, r0
 8003764:	f64f 7042 	movw	r0, #65346	; 0xff42
 8003768:	9101      	str	r1, [sp, #4]
 800376a:	f7ff fdf1 	bl	8003350 <ucGBMemoryRead>
 800376e:	9901      	ldr	r1, [sp, #4]
 8003770:	4602      	mov	r2, r0
 8003772:	4620      	mov	r0, r4
 8003774:	f7ff ff2a 	bl	80035cc <draw_line>
				setMode(MODE_3);
 8003778:	2003      	movs	r0, #3
}
 800377a:	b003      	add	sp, #12
 800377c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
				setMode(MODE_2);
 8003780:	f7ff bf78 	b.w	8003674 <setMode>
			if (tStates <= 80 && Mode != MODE_2)											// oam
 8003784:	4b14      	ldr	r3, [pc, #80]	; (80037d8 <gbPPUStep+0xfc>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d0af      	beq.n	80036ec <gbPPUStep+0x10>
				setMode(MODE_2);
 800378c:	2002      	movs	r0, #2
 800378e:	e7f4      	b.n	800377a <gbPPUStep+0x9e>
				dummy2_code(gb_frame);
 8003790:	4b14      	ldr	r3, [pc, #80]	; (80037e4 <gbPPUStep+0x108>)
 8003792:	6818      	ldr	r0, [r3, #0]
 8003794:	f000 f9ee 	bl	8003b74 <dummy2_code>
				setMode(MODE_2);
 8003798:	2002      	movs	r0, #2
 800379a:	f7ff ff6b 	bl	8003674 <setMode>
				ly = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	4619      	mov	r1, r3
 80037a2:	7023      	strb	r3, [r4, #0]
 80037a4:	e7b0      	b.n	8003708 <gbPPUStep+0x2c>
			setMode(MODE_1);
 80037a6:	2001      	movs	r0, #1
}
 80037a8:	b003      	add	sp, #12
 80037aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
				setMode(MODE_2);
 80037ae:	f7ff bf61 	b.w	8003674 <setMode>
			}else if(tStates > 252 && tStates <= 456 && Mode != MODE_0)										// hblank
 80037b2:	3bfd      	subs	r3, #253	; 0xfd
 80037b4:	2bcb      	cmp	r3, #203	; 0xcb
 80037b6:	d899      	bhi.n	80036ec <gbPPUStep+0x10>
 80037b8:	4b07      	ldr	r3, [pc, #28]	; (80037d8 <gbPPUStep+0xfc>)
 80037ba:	781a      	ldrb	r2, [r3, #0]
 80037bc:	2a00      	cmp	r2, #0
 80037be:	d095      	beq.n	80036ec <gbPPUStep+0x10>
	Mode = mode;
 80037c0:	2200      	movs	r2, #0
 80037c2:	701a      	strb	r2, [r3, #0]
}
 80037c4:	b003      	add	sp, #12
 80037c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80037ca:	f7ff beb1 	b.w	8003530 <setMode.part.0>
 80037ce:	bf00      	nop
 80037d0:	240090f0 	.word	0x240090f0
 80037d4:	240090f6 	.word	0x240090f6
 80037d8:	240192bc 	.word	0x240192bc
 80037dc:	240192bd 	.word	0x240192bd
 80037e0:	240192d0 	.word	0x240192d0
 80037e4:	24001008 	.word	0x24001008

080037e8 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 80037e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /*!< Supply configuration update enable */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80037ea:	2004      	movs	r0, #4
{
 80037ec:	b09f      	sub	sp, #124	; 0x7c
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80037ee:	f003 f835 	bl	800685c <HAL_PWREx_ConfigSupply>

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037f2:	4a2f      	ldr	r2, [pc, #188]	; (80038b0 <SystemClock_Config+0xc8>)
 80037f4:	2300      	movs	r3, #0
 80037f6:	9301      	str	r3, [sp, #4]
 80037f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80037fa:	4b2e      	ldr	r3, [pc, #184]	; (80038b4 <SystemClock_Config+0xcc>)
 80037fc:	f021 0101 	bic.w	r1, r1, #1

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003800:	4618      	mov	r0, r3
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003802:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003804:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003806:	f002 0201 	and.w	r2, r2, #1
 800380a:	9201      	str	r2, [sp, #4]
 800380c:	699a      	ldr	r2, [r3, #24]
 800380e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003812:	619a      	str	r2, [r3, #24]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800381a:	9301      	str	r3, [sp, #4]
 800381c:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800381e:	6983      	ldr	r3, [r0, #24]
 8003820:	049b      	lsls	r3, r3, #18
 8003822:	d5fc      	bpl.n	800381e <SystemClock_Config+0x36>

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003824:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003826:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800382a:	2200      	movs	r2, #0
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800382c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;

  RCC_OscInitStruct.PLL.PLLM = 5;
 800382e:	2605      	movs	r6, #5
  RCC_OscInitStruct.PLL.PLLN = 160;
 8003830:	21a0      	movs	r1, #160	; 0xa0
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003832:	2504      	movs	r5, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003834:	940b      	str	r4, [sp, #44]	; 0x2c

  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8003836:	2408      	movs	r4, #8
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003838:	900c      	str	r0, [sp, #48]	; 0x30
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800383a:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800383c:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 800383e:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003840:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003842:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003844:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8003846:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003848:	e9cd 221c 	strd	r2, r2, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800384c:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8003850:	e9cd 6116 	strd	r6, r1, [sp, #88]	; 0x58
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8003854:	f003 f83e 	bl	80068d4 <HAL_RCC_OscConfig>
  if(ret != HAL_OK)
 8003858:	b108      	cbz	r0, 800385e <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800385a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800385c:	e7fe      	b.n	800385c <SystemClock_Config+0x74>
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800385e:	2340      	movs	r3, #64	; 0x40
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
 8003860:	273f      	movs	r7, #63	; 0x3f
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003862:	2603      	movs	r6, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003864:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003868:	9005      	str	r0, [sp, #20]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800386a:	4629      	mov	r1, r5
 800386c:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800386e:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003870:	e9cd 7603 	strd	r7, r6, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003874:	e9cd 3307 	strd	r3, r3, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003878:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800387c:	f003 fbc0 	bl	8007000 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK)
 8003880:	b108      	cbz	r0, 8003886 <SystemClock_Config+0x9e>
 8003882:	b672      	cpsid	i
  while (1)
 8003884:	e7fe      	b.n	8003884 <SystemClock_Config+0x9c>
  __HAL_RCC_CSI_ENABLE() ;
 8003886:	4b0c      	ldr	r3, [pc, #48]	; (80038b8 <SystemClock_Config+0xd0>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800388e:	601a      	str	r2, [r3, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 8003890:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003894:	f042 0202 	orr.w	r2, r2, #2
 8003898:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800389c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	9302      	str	r3, [sp, #8]
 80038a6:	9b02      	ldr	r3, [sp, #8]
  HAL_EnableCompensationCell();
 80038a8:	f001 fe56 	bl	8005558 <HAL_EnableCompensationCell>
}
 80038ac:	b01f      	add	sp, #124	; 0x7c
 80038ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038b0:	58000400 	.word	0x58000400
 80038b4:	58024800 	.word	0x58024800
 80038b8:	58024400 	.word	0x58024400

080038bc <main>:
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80038bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038c0:	496d      	ldr	r1, [pc, #436]	; (8003a78 <main+0x1bc>)
 80038c2:	e002      	b.n	80038ca <main+0xe>
 80038c4:	3b01      	subs	r3, #1
 80038c6:	f000 80d3 	beq.w	8003a70 <main+0x1b4>
 80038ca:	680a      	ldr	r2, [r1, #0]
 80038cc:	0410      	lsls	r0, r2, #16
 80038ce:	d4f9      	bmi.n	80038c4 <main+0x8>
{
 80038d0:	b570      	push	{r4, r5, r6, lr}
 80038d2:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 80038d4:	f001 fde6 	bl	80054a4 <HAL_Init>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80038d8:	4a68      	ldr	r2, [pc, #416]	; (8003a7c <main+0x1c0>)
 80038da:	6953      	ldr	r3, [r2, #20]
 80038dc:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 80038e0:	d111      	bne.n	8003906 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80038e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80038e6:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80038ea:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80038ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80038f2:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80038f6:	6953      	ldr	r3, [r2, #20]
 80038f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038fc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80038fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003902:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8003906:	4a5d      	ldr	r2, [pc, #372]	; (8003a7c <main+0x1c0>)
 8003908:	6953      	ldr	r3, [r2, #20]
 800390a:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800390e:	d124      	bne.n	800395a <main+0x9e>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8003910:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003914:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8003918:	f8d2 5080 	ldr.w	r5, [r2, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800391c:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003920:	f3c5 304e 	ubfx	r0, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003924:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8003928:	0140      	lsls	r0, r0, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800392a:	ea00 0406 	and.w	r4, r0, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800392e:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003930:	ea44 7183 	orr.w	r1, r4, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8003934:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003936:	f8c2 1260 	str.w	r1, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 800393a:	1c59      	adds	r1, r3, #1
 800393c:	d1f8      	bne.n	8003930 <main+0x74>
    } while(sets-- != 0U);
 800393e:	3820      	subs	r0, #32
 8003940:	f110 0f20 	cmn.w	r0, #32
 8003944:	d1f1      	bne.n	800392a <main+0x6e>
 8003946:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800394a:	6953      	ldr	r3, [r2, #20]
 800394c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003950:	6153      	str	r3, [r2, #20]
 8003952:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003956:	f3bf 8f6f 	isb	sy
__HAL_RCC_HSEM_CLK_ENABLE();
 800395a:	4c47      	ldr	r4, [pc, #284]	; (8003a78 <main+0x1bc>)
  SystemClock_Config();
 800395c:	f7ff ff44 	bl	80037e8 <SystemClock_Config>
HAL_HSEM_FastTake(HSEM_ID_0);
 8003960:	2000      	movs	r0, #0
__HAL_RCC_HSEM_CLK_ENABLE();
 8003962:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8003966:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800396a:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800396e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8003972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	9b00      	ldr	r3, [sp, #0]
HAL_HSEM_FastTake(HSEM_ID_0);
 800397a:	f002 fcf9 	bl	8006370 <HAL_HSEM_FastTake>
HAL_HSEM_Release(HSEM_ID_0,0);
 800397e:	2100      	movs	r1, #0
 8003980:	4608      	mov	r0, r1
 8003982:	f002 fd03 	bl	800638c <HAL_HSEM_Release>
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8003986:	4623      	mov	r3, r4
 8003988:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800398c:	e001      	b.n	8003992 <main+0xd6>
 800398e:	3a01      	subs	r2, #1
 8003990:	d070      	beq.n	8003a74 <main+0x1b8>
 8003992:	6819      	ldr	r1, [r3, #0]
 8003994:	0409      	lsls	r1, r1, #16
 8003996:	d5fa      	bpl.n	800398e <main+0xd2>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003998:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800399c:	2501      	movs	r5, #1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800399e:	2400      	movs	r4, #0
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80039a0:	f44f 4070 	mov.w	r0, #61440	; 0xf000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039a4:	f042 0204 	orr.w	r2, r2, #4
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80039a8:	a905      	add	r1, sp, #20
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039aa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80039ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80039b2:	f002 0204 	and.w	r2, r2, #4
 80039b6:	9202      	str	r2, [sp, #8]
 80039b8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80039be:	432a      	orrs	r2, r5
 80039c0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80039c4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80039c8:	402a      	ands	r2, r5
 80039ca:	9203      	str	r2, [sp, #12]
 80039cc:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80039ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80039d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039d6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80039da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039de:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80039e0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80039e4:	9204      	str	r2, [sp, #16]
 80039e6:	9a04      	ldr	r2, [sp, #16]
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 80039e8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80039ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039f0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80039f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80039f8:	9005      	str	r0, [sp, #20]
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 80039fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80039fe:	4820      	ldr	r0, [pc, #128]	; (8003a80 <main+0x1c4>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a00:	9407      	str	r4, [sp, #28]
	  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003a02:	9301      	str	r3, [sp, #4]
 8003a04:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a06:	9408      	str	r4, [sp, #32]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a08:	9506      	str	r5, [sp, #24]
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003a0a:	f002 fb85 	bl	8006118 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a12:	a905      	add	r1, sp, #20
 8003a14:	481b      	ldr	r0, [pc, #108]	; (8003a84 <main+0x1c8>)
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003a16:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a18:	9408      	str	r4, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1a:	e9cd 4406 	strd	r4, r4, [sp, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a1e:	f002 fb7b 	bl	8006118 <HAL_GPIO_Init>
  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 8003a22:	4629      	mov	r1, r5
 8003a24:	4620      	mov	r0, r4
 8003a26:	f001 fbd9 	bl	80051dc <BSP_LCD_Init>
  UTIL_LCD_SetFuncDriver(&LCD_Driver);
 8003a2a:	4817      	ldr	r0, [pc, #92]	; (8003a88 <main+0x1cc>)
 8003a2c:	f004 fbd2 	bl	80081d4 <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetLayer(0);
 8003a30:	4620      	mov	r0, r4
 8003a32:	f004 fc01 	bl	8008238 <UTIL_LCD_SetLayer>
  UTIL_LCD_Clear(UTIL_LCD_COLOR_WHITE);
 8003a36:	f04f 30ff 	mov.w	r0, #4294967295
 8003a3a:	f004 fd57 	bl	80084ec <UTIL_LCD_Clear>
  UTIL_LCD_SetBackColor(UTIL_LCD_COLOR_WHITE);
 8003a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a42:	f004 fc11 	bl	8008268 <UTIL_LCD_SetBackColor>
  UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLUE);
 8003a46:	4811      	ldr	r0, [pc, #68]	; (8003a8c <main+0x1d0>)
 8003a48:	f004 fc06 	bl	8008258 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetFont(&Font24);
 8003a4c:	4810      	ldr	r0, [pc, #64]	; (8003a90 <main+0x1d4>)
 8003a4e:	f004 fc13 	bl	8008278 <UTIL_LCD_SetFont>
  vGBMemoryLoad(Tetris_gb, 32768);
 8003a52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a56:	480f      	ldr	r0, [pc, #60]	; (8003a94 <main+0x1d8>)
 8003a58:	f7ff fc56 	bl	8003308 <vGBMemoryLoad>
  vGBMemoryLoad(dmg_boot_bin, 256);													// load boot rom into approiate place in memory map
 8003a5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a60:	480d      	ldr	r0, [pc, #52]	; (8003a98 <main+0x1dc>)
 8003a62:	f7ff fc51 	bl	8003308 <vGBMemoryLoad>
		  vGBCPUboot();
 8003a66:	f7fe fff5 	bl	8002a54 <vGBCPUboot>
		  gbPPUStep();
 8003a6a:	f7ff fe37 	bl	80036dc <gbPPUStep>
  while (1)
 8003a6e:	e7fa      	b.n	8003a66 <main+0x1aa>
  __ASM volatile ("cpsid i" : : : "memory");
 8003a70:	b672      	cpsid	i
  while (1)
 8003a72:	e7fe      	b.n	8003a72 <main+0x1b6>
 8003a74:	b672      	cpsid	i
 8003a76:	e7fe      	b.n	8003a76 <main+0x1ba>
 8003a78:	58024400 	.word	0x58024400
 8003a7c:	e000ed00 	.word	0xe000ed00
 8003a80:	58022000 	.word	0x58022000
 8003a84:	58020800 	.word	0x58020800
 8003a88:	080090e0 	.word	0x080090e0
 8003a8c:	ff0000ff 	.word	0xff0000ff
 8003a90:	24009064 	.word	0x24009064
 8003a94:	2400100c 	.word	0x2400100c
 8003a98:	08008e6c 	.word	0x08008e6c

08003a9c <HAL_LTDC_LineEventCallback>:
  *                the configuration information for the LTDC.
  * @retval None
  */
void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
  if(pend_buffer >= 0)
 8003a9c:	4b0e      	ldr	r3, [pc, #56]	; (8003ad8 <HAL_LTDC_LineEventCallback+0x3c>)
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	2a00      	cmp	r2, #0
 8003aa2:	db15      	blt.n	8003ad0 <HAL_LTDC_LineEventCallback+0x34>
  {
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003aa4:	490d      	ldr	r1, [pc, #52]	; (8003adc <HAL_LTDC_LineEventCallback+0x40>)
 8003aa6:	6802      	ldr	r2, [r0, #0]
{
 8003aa8:	b470      	push	{r4, r5, r6}
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003aaa:	681d      	ldr	r5, [r3, #0]
    __HAL_LTDC_RELOAD_CONFIG(hltdc);

    front_buffer = pend_buffer;
    pend_buffer = -1;
 8003aac:	f04f 34ff 	mov.w	r4, #4294967295
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003ab0:	f851 6025 	ldr.w	r6, [r1, r5, lsl #2]
    front_buffer = pend_buffer;
 8003ab4:	4d0a      	ldr	r5, [pc, #40]	; (8003ae0 <HAL_LTDC_LineEventCallback+0x44>)
    LTDC_LAYER(hltdc, 0)->CFBAR = ((uint32_t)Buffers[pend_buffer]);
 8003ab6:	f8c2 60ac 	str.w	r6, [r2, #172]	; 0xac
    __HAL_LTDC_RELOAD_CONFIG(hltdc);
 8003aba:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8003abc:	f041 0101 	orr.w	r1, r1, #1
 8003ac0:	6251      	str	r1, [r2, #36]	; 0x24
  }

  HAL_LTDC_ProgramLineEvent(hltdc, 0);
 8003ac2:	2100      	movs	r1, #0
    front_buffer = pend_buffer;
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	602a      	str	r2, [r5, #0]
    pend_buffer = -1;
 8003ac8:	601c      	str	r4, [r3, #0]
}
 8003aca:	bc70      	pop	{r4, r5, r6}
  HAL_LTDC_ProgramLineEvent(hltdc, 0);
 8003acc:	f002 be0a 	b.w	80066e4 <HAL_LTDC_ProgramLineEvent>
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	f002 be07 	b.w	80066e4 <HAL_LTDC_ProgramLineEvent>
 8003ad6:	bf00      	nop
 8003ad8:	2400900c 	.word	0x2400900c
 8003adc:	08008f6c 	.word	0x08008f6c
 8003ae0:	240090f8 	.word	0x240090f8

08003ae4 <CopyBuffer>:

void CopyBuffer(uint32_t *pSrc, uint32_t *pDst, uint16_t x, uint16_t y, uint16_t xsize, uint16_t ysize)
{
 8003ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ae8:	b083      	sub	sp, #12

  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
  uint32_t source      = (uint32_t)pSrc;

  /*##-1- Configure the DMA2D Mode, Color Mode and output offset #############*/
  hdma2d.Init.Mode         = DMA2D_M2M;
 8003aea:	4c20      	ldr	r4, [pc, #128]	; (8003b6c <CopyBuffer+0x88>)
 8003aec:	2500      	movs	r5, #0
  /*##-2- DMA2D Callbacks Configuration ######################################*/
  hdma2d.XferCpltCallback  = NULL;

  /*##-3- Foreground Configuration ###########################################*/
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 8003aee:	f04f 0eff 	mov.w	lr, #255	; 0xff
{
 8003af2:	f8bd a030 	ldrh.w	sl, [sp, #48]	; 0x30
 8003af6:	4681      	mov	r9, r0
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
  hdma2d.LayerCfg[1].InputOffset = 0;
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR; /* No ForeGround Red/Blue swap */
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; /* No ForeGround Alpha inversion */

  hdma2d.Instance          = DMA2D;
 8003af8:	f8df c074 	ldr.w	ip, [pc, #116]	; 8003b70 <CopyBuffer+0x8c>

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d) == HAL_OK)
 8003afc:	4620      	mov	r0, r4
  hdma2d.Init.OutputOffset = LCD_X_Size - xsize;
 8003afe:	f5ca 7b48 	rsb	fp, sl, #800	; 0x320
  hdma2d.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8003b02:	60a5      	str	r5, [r4, #8]
  hdma2d.XferCpltCallback  = NULL;
 8003b04:	6225      	str	r5, [r4, #32]
{
 8003b06:	460f      	mov	r7, r1
  hdma2d.LayerCfg[1].InputOffset = 0;
 8003b08:	6465      	str	r5, [r4, #68]	; 0x44
{
 8003b0a:	4690      	mov	r8, r2
 8003b0c:	461e      	mov	r6, r3
  hdma2d.Init.OutputOffset = LCD_X_Size - xsize;
 8003b0e:	f8c4 b00c 	str.w	fp, [r4, #12]
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 8003b12:	f8c4 e050 	str.w	lr, [r4, #80]	; 0x50
  hdma2d.Init.Mode         = DMA2D_M2M;
 8003b16:	e9c4 c500 	strd	ip, r5, [r4]
  hdma2d.Init.RedBlueSwap   = DMA2D_RB_REGULAR;     /* No Output Red & Blue swap */
 8003b1a:	e9c4 5504 	strd	r5, r5, [r4, #16]
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8003b1e:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; /* No ForeGround Alpha inversion */
 8003b22:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
{
 8003b26:	f8bd 5034 	ldrh.w	r5, [sp, #52]	; 0x34
  if(HAL_DMA2D_Init(&hdma2d) == HAL_OK)
 8003b2a:	f001 fddf 	bl	80056ec <HAL_DMA2D_Init>
 8003b2e:	b110      	cbz	r0, 8003b36 <CopyBuffer+0x52>
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d, 100);
      }
    }
  }
}
 8003b30:	b003      	add	sp, #12
 8003b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(HAL_DMA2D_ConfigLayer(&hdma2d, 1) == HAL_OK)
 8003b36:	2101      	movs	r1, #1
 8003b38:	4620      	mov	r0, r4
 8003b3a:	f001 febb 	bl	80058b4 <HAL_DMA2D_ConfigLayer>
 8003b3e:	2800      	cmp	r0, #0
 8003b40:	d1f6      	bne.n	8003b30 <CopyBuffer+0x4c>
  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
 8003b42:	f44f 7248 	mov.w	r2, #800	; 0x320
      if (HAL_DMA2D_Start(&hdma2d, source, destination, xsize, ysize) == HAL_OK)
 8003b46:	4653      	mov	r3, sl
 8003b48:	4649      	mov	r1, r9
 8003b4a:	4620      	mov	r0, r4
  uint32_t destination = (uint32_t)pDst + (y * LCD_X_Size + x) * 4;
 8003b4c:	fb02 8206 	mla	r2, r2, r6, r8
      if (HAL_DMA2D_Start(&hdma2d, source, destination, xsize, ysize) == HAL_OK)
 8003b50:	9500      	str	r5, [sp, #0]
 8003b52:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8003b56:	f001 fe0b 	bl	8005770 <HAL_DMA2D_Start>
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	d1e8      	bne.n	8003b30 <CopyBuffer+0x4c>
        HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 8003b5e:	4620      	mov	r0, r4
 8003b60:	2164      	movs	r1, #100	; 0x64
}
 8003b62:	b003      	add	sp, #12
 8003b64:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 8003b68:	f001 be1e 	b.w	80057a8 <HAL_DMA2D_PollForTransfer>
 8003b6c:	240090fc 	.word	0x240090fc
 8003b70:	52001000 	.word	0x52001000

08003b74 <dummy2_code>:

void dummy2_code(uint32_t* gb_frame){
 8003b74:	b510      	push	{r4, lr}
	CopyBuffer((uint32_t *) gb_frame, (uint32_t *)Buffers[0], (LCD_X_Size - 320)/2, 160, 160, 144);
 8003b76:	23a0      	movs	r3, #160	; 0xa0
void dummy2_code(uint32_t* gb_frame){
 8003b78:	b082      	sub	sp, #8
	CopyBuffer((uint32_t *) gb_frame, (uint32_t *)Buffers[0], (LCD_X_Size - 320)/2, 160, 160, 144);
 8003b7a:	2490      	movs	r4, #144	; 0x90
 8003b7c:	22f0      	movs	r2, #240	; 0xf0
 8003b7e:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8003b82:	e9cd 3400 	strd	r3, r4, [sp]
 8003b86:	f7ff ffad 	bl	8003ae4 <CopyBuffer>
	LTDC_LAYER(&hlcd_ltdc, 0)->CFBAR = ((uint32_t)Buffers[0]);
 8003b8a:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <dummy2_code+0x28>)
 8003b8c:	f04f 4250 	mov.w	r2, #3489660928	; 0xd0000000
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	 //__HAL_LTDC_RELOAD_CONFIG(&hlcd_ltdc);
}
 8003b96:	b002      	add	sp, #8
 8003b98:	bd10      	pop	{r4, pc}
 8003b9a:	bf00      	nop
 8003b9c:	240192d4 	.word	0x240192d4

08003ba0 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop

08003ba4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_14);
 8003ba4:	4c05      	ldr	r4, [pc, #20]	; (8003bbc <HardFault_Handler+0x18>)
{
 8003ba6:	b508      	push	{r3, lr}
	  HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_14);
 8003ba8:	4620      	mov	r0, r4
 8003baa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bae:	f002 fbd5 	bl	800635c <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8003bb2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003bb6:	f001 fcb7 	bl	8005528 <HAL_Delay>
  while (1)
 8003bba:	e7f5      	b.n	8003ba8 <HardFault_Handler+0x4>
 8003bbc:	58022000 	.word	0x58022000

08003bc0 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003bc0:	e7fe      	b.n	8003bc0 <MemManage_Handler>
 8003bc2:	bf00      	nop

08003bc4 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003bc4:	e7fe      	b.n	8003bc4 <BusFault_Handler>
 8003bc6:	bf00      	nop

08003bc8 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003bc8:	e7fe      	b.n	8003bc8 <UsageFault_Handler>
 8003bca:	bf00      	nop

08003bcc <SVC_Handler>:
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop

08003bd0 <DebugMon_Handler>:
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop

08003bd4 <PendSV_Handler>:
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop

08003bd8 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8003bd8:	f001 bc94 	b.w	8005504 <HAL_IncTick>

08003bdc <LTDC_IRQHandler>:
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
  HAL_LTDC_IRQHandler(&hlcd_ltdc);
 8003bdc:	4801      	ldr	r0, [pc, #4]	; (8003be4 <LTDC_IRQHandler+0x8>)
 8003bde:	f002 bcef 	b.w	80065c0 <HAL_LTDC_IRQHandler>
 8003be2:	bf00      	nop
 8003be4:	240192d4 	.word	0x240192d4

08003be8 <LTDC_ER_IRQHandler>:
 8003be8:	f7ff bff8 	b.w	8003bdc <LTDC_IRQHandler>

08003bec <DSI_IRQHandler>:
  * @param  None
  * @retval None
  */
void DSI_IRQHandler(void)
{
  HAL_DSI_IRQHandler(&hlcd_dsi);
 8003bec:	4801      	ldr	r0, [pc, #4]	; (8003bf4 <DSI_IRQHandler+0x8>)
 8003bee:	f001 bfb5 	b.w	8005b5c <HAL_DSI_IRQHandler>
 8003bf2:	bf00      	nop
 8003bf4:	24019398 	.word	0x24019398

08003bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bf8:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bfa:	4c0d      	ldr	r4, [pc, #52]	; (8003c30 <_sbrk+0x38>)
{
 8003bfc:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bfe:	490d      	ldr	r1, [pc, #52]	; (8003c34 <_sbrk+0x3c>)
 8003c00:	480d      	ldr	r0, [pc, #52]	; (8003c38 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8003c02:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c04:	1a09      	subs	r1, r1, r0
  if (NULL == __sbrk_heap_end)
 8003c06:	b12a      	cbz	r2, 8003c14 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c08:	4413      	add	r3, r2
 8003c0a:	428b      	cmp	r3, r1
 8003c0c:	d808      	bhi.n	8003c20 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003c0e:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8003c10:	6023      	str	r3, [r4, #0]
}
 8003c12:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003c14:	4809      	ldr	r0, [pc, #36]	; (8003c3c <_sbrk+0x44>)
 8003c16:	4602      	mov	r2, r0
 8003c18:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003c1a:	4413      	add	r3, r2
 8003c1c:	428b      	cmp	r3, r1
 8003c1e:	d9f6      	bls.n	8003c0e <_sbrk+0x16>
    errno = ENOMEM;
 8003c20:	f004 fc74 	bl	800850c <__errno>
 8003c24:	230c      	movs	r3, #12
    return (void *)-1;
 8003c26:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8003c2a:	6003      	str	r3, [r0, #0]
}
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	bd10      	pop	{r4, pc}
 8003c30:	24009164 	.word	0x24009164
 8003c34:	24040000 	.word	0x24040000
 8003c38:	00000400 	.word	0x00000400
 8003c3c:	24019468 	.word	0x24019468

08003c40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003c40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c78 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003c44:	f7fc fb9c 	bl	8000380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c48:	480c      	ldr	r0, [pc, #48]	; (8003c7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c4a:	490d      	ldr	r1, [pc, #52]	; (8003c80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c4c:	4a0d      	ldr	r2, [pc, #52]	; (8003c84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c50:	e002      	b.n	8003c58 <LoopCopyDataInit>

08003c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c56:	3304      	adds	r3, #4

08003c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c5c:	d3f9      	bcc.n	8003c52 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c5e:	4a0a      	ldr	r2, [pc, #40]	; (8003c88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c60:	4c0a      	ldr	r4, [pc, #40]	; (8003c8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c64:	e001      	b.n	8003c6a <LoopFillZerobss>

08003c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c68:	3204      	adds	r2, #4

08003c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c6c:	d3fb      	bcc.n	8003c66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c6e:	f004 fc53 	bl	8008518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c72:	f7ff fe23 	bl	80038bc <main>
  bx  lr
 8003c76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c78:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 8003c7c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003c80:	240090d0 	.word	0x240090d0
  ldr r2, =_sidata
 8003c84:	0800ac00 	.word	0x0800ac00
  ldr r2, =_sbss
 8003c88:	240090d0 	.word	0x240090d0
  ldr r4, =_ebss
 8003c8c:	24019464 	.word	0x24019464

08003c90 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c90:	e7fe      	b.n	8003c90 <ADC3_IRQHandler>
	...

08003c94 <IS42S32800J_ModeRegConfig>:
  * @param  Ctx Component object pointer
  * @param  pRegMode : Pointer to Register Mode structure
  * @retval error status
  */
int32_t IS42S32800J_ModeRegConfig(SDRAM_HandleTypeDef *Ctx, IS42S32800J_Context_t *pRegMode) 
{
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                     pRegMode->BurstType     |\
                     pRegMode->CASLatency    |\
                     pRegMode->OperationMode |\
                     pRegMode->WriteBurstMode;
  
  Command.CommandMode            = IS42S32800J_LOAD_MODE_CMD;
 8003c96:	4c0e      	ldr	r4, [pc, #56]	; (8003cd0 <IS42S32800J_ModeRegConfig+0x3c>)
 8003c98:	2304      	movs	r3, #4
{
 8003c9a:	460a      	mov	r2, r1
  Command.CommandTarget          = pRegMode->TargetBank;
  Command.AutoRefreshNumber      = 1;
 8003c9c:	2601      	movs	r6, #1
  Command.CommandMode            = IS42S32800J_LOAD_MODE_CMD;
 8003c9e:	6023      	str	r3, [r4, #0]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8003ca0:	69d7      	ldr	r7, [r2, #28]
 8003ca2:	e9d1 3503 	ldrd	r3, r5, [r1, #12]
  Command.ModeRegisterDefinition = tmpmrd;
  
  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003ca6:	4621      	mov	r1, r4
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8003ca8:	432b      	orrs	r3, r5
                     pRegMode->BurstType     |\
 8003caa:	6955      	ldr	r5, [r2, #20]
 8003cac:	432b      	orrs	r3, r5
                     pRegMode->CASLatency    |\
 8003cae:	6995      	ldr	r5, [r2, #24]
 8003cb0:	432b      	orrs	r3, r5
  Command.CommandTarget          = pRegMode->TargetBank;
 8003cb2:	6815      	ldr	r5, [r2, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003cb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.AutoRefreshNumber      = 1;
 8003cb8:	60a6      	str	r6, [r4, #8]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8003cba:	433b      	orrs	r3, r7
  Command.CommandTarget          = pRegMode->TargetBank;
 8003cbc:	6065      	str	r5, [r4, #4]
  Command.ModeRegisterDefinition = tmpmrd;
 8003cbe:	60e3      	str	r3, [r4, #12]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003cc0:	f004 f9a4 	bl	800800c <HAL_SDRAM_SendCommand>
 8003cc4:	3800      	subs	r0, #0
 8003cc6:	bf18      	it	ne
 8003cc8:	2001      	movne	r0, #1
  }
  else
  {
    return IS42S32800J_OK;
  }
}
 8003cca:	4240      	negs	r0, r0
 8003ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	24009168 	.word	0x24009168

08003cd4 <IS42S32800J_Init>:
  if(IS42S32800J_ClockEnable(Ctx, pRegMode->TargetBank) == IS42S32800J_OK)
 8003cd4:	680a      	ldr	r2, [r1, #0]
{
 8003cd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  Command.CommandMode            = IS42S32800J_CLK_ENABLE_CMD;
 8003cd8:	4c22      	ldr	r4, [pc, #136]	; (8003d64 <IS42S32800J_Init+0x90>)
 8003cda:	2301      	movs	r3, #1
  Command.ModeRegisterDefinition = 0;
 8003cdc:	2700      	movs	r7, #0
{
 8003cde:	460d      	mov	r5, r1
  Command.CommandTarget          = Interface;
 8003ce0:	6062      	str	r2, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	f64f 72ff 	movw	r2, #65535	; 0xffff
{
 8003ce8:	4606      	mov	r6, r0
  Command.ModeRegisterDefinition = 0;
 8003cea:	60e7      	str	r7, [r4, #12]
  Command.CommandMode            = IS42S32800J_CLK_ENABLE_CMD;
 8003cec:	6023      	str	r3, [r4, #0]
  Command.AutoRefreshNumber      = 1;
 8003cee:	60a3      	str	r3, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003cf0:	f004 f98c 	bl	800800c <HAL_SDRAM_SendCommand>
 8003cf4:	2800      	cmp	r0, #0
 8003cf6:	d132      	bne.n	8003d5e <IS42S32800J_Init+0x8a>
  * @retval IS42S32800J_OK
  */
static int32_t IS42S32800J_Delay(uint32_t Delay)
{  
  uint32_t tickstart;
  tickstart = HAL_GetTick();
 8003cf8:	f001 fc10 	bl	800551c <HAL_GetTick>
 8003cfc:	4607      	mov	r7, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8003cfe:	f001 fc0d 	bl	800551c <HAL_GetTick>
 8003d02:	4287      	cmp	r7, r0
 8003d04:	d0fb      	beq.n	8003cfe <IS42S32800J_Init+0x2a>
    if(IS42S32800J_Precharge(Ctx, pRegMode->TargetBank) == IS42S32800J_OK)
 8003d06:	682a      	ldr	r2, [r5, #0]
  Command.CommandMode            = IS42S32800J_PALL_CMD;
 8003d08:	2002      	movs	r0, #2
  Command.AutoRefreshNumber      = 1;
 8003d0a:	2101      	movs	r1, #1
  Command.ModeRegisterDefinition = 0;
 8003d0c:	2300      	movs	r3, #0
  Command.CommandTarget          = Interface;
 8003d0e:	6062      	str	r2, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d10:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandMode            = IS42S32800J_PALL_CMD;
 8003d14:	6020      	str	r0, [r4, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d16:	4630      	mov	r0, r6
  Command.AutoRefreshNumber      = 1;
 8003d18:	60a1      	str	r1, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d1a:	4912      	ldr	r1, [pc, #72]	; (8003d64 <IS42S32800J_Init+0x90>)
  Command.ModeRegisterDefinition = 0;
 8003d1c:	60e3      	str	r3, [r4, #12]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d1e:	f004 f975 	bl	800800c <HAL_SDRAM_SendCommand>
 8003d22:	4603      	mov	r3, r0
 8003d24:	b9d8      	cbnz	r0, 8003d5e <IS42S32800J_Init+0x8a>
      if(IS42S32800J_RefreshMode(Ctx, pRegMode->TargetBank, pRegMode->RefreshMode) == IS42S32800J_OK)
 8003d26:	6828      	ldr	r0, [r5, #0]
  Command.AutoRefreshNumber      = 8;
 8003d28:	2708      	movs	r7, #8
  Command.CommandMode            = RefreshMode;
 8003d2a:	6869      	ldr	r1, [r5, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
  Command.CommandTarget          = Interface;
 8003d30:	6060      	str	r0, [r4, #4]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d32:	4630      	mov	r0, r6
  Command.CommandMode            = RefreshMode;
 8003d34:	6021      	str	r1, [r4, #0]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d36:	490b      	ldr	r1, [pc, #44]	; (8003d64 <IS42S32800J_Init+0x90>)
  Command.ModeRegisterDefinition = 0;
 8003d38:	60e3      	str	r3, [r4, #12]
  Command.AutoRefreshNumber      = 8;
 8003d3a:	60a7      	str	r7, [r4, #8]
  if(HAL_SDRAM_SendCommand(Ctx, &Command, IS42S32800J_TIMEOUT) != HAL_OK)
 8003d3c:	f004 f966 	bl	800800c <HAL_SDRAM_SendCommand>
 8003d40:	b968      	cbnz	r0, 8003d5e <IS42S32800J_Init+0x8a>
        if(IS42S32800J_ModeRegConfig(Ctx, pRegMode) == IS42S32800J_OK)
 8003d42:	4629      	mov	r1, r5
 8003d44:	4630      	mov	r0, r6
 8003d46:	f7ff ffa5 	bl	8003c94 <IS42S32800J_ModeRegConfig>
 8003d4a:	b940      	cbnz	r0, 8003d5e <IS42S32800J_Init+0x8a>
  if(HAL_SDRAM_ProgramRefreshRate(Ctx, RefreshCount) != HAL_OK)
 8003d4c:	68a9      	ldr	r1, [r5, #8]
 8003d4e:	4630      	mov	r0, r6
 8003d50:	f004 f97c 	bl	800804c <HAL_SDRAM_ProgramRefreshRate>
 8003d54:	3800      	subs	r0, #0
 8003d56:	bf18      	it	ne
 8003d58:	2001      	movne	r0, #1
 8003d5a:	4240      	negs	r0, r0
}
 8003d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  int32_t ret = IS42S32800J_ERROR;
 8003d5e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d64:	24009168 	.word	0x24009168

08003d68 <OTM8009A_DeInit>:
  * @retval Component status
  */
int32_t OTM8009A_DeInit(OTM8009A_Object_t *pObj)
{
  return OTM8009A_ERROR;
}
 8003d68:	f04f 30ff 	mov.w	r0, #4294967295
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop

08003d70 <OTM8009A_GetBrightness>:
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t OTM8009A_GetBrightness(OTM8009A_Object_t *pObj, uint32_t *Brightness)
{
  *Brightness = OTM8009ACtx.Brightness;
 8003d70:	4b02      	ldr	r3, [pc, #8]	; (8003d7c <OTM8009A_GetBrightness+0xc>)
  return OTM8009A_OK;  
}
 8003d72:	2000      	movs	r0, #0
  *Brightness = OTM8009ACtx.Brightness;
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	600b      	str	r3, [r1, #0]
}
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	24009178 	.word	0x24009178

08003d80 <OTM8009A_GetOrientation>:
int32_t OTM8009A_GetOrientation(OTM8009A_Object_t *pObj, uint32_t *Orientation)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  *Orientation = OTM8009ACtx.Orientation;
 8003d80:	4b02      	ldr	r3, [pc, #8]	; (8003d8c <OTM8009A_GetOrientation+0xc>)
  
  return OTM8009A_OK;
}
 8003d82:	2000      	movs	r0, #0
  *Orientation = OTM8009ACtx.Orientation;
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	600b      	str	r3, [r1, #0]
}
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	24009178 	.word	0x24009178

08003d90 <OTM8009A_GetXSize>:
int32_t OTM8009A_GetXSize(OTM8009A_Object_t *pObj, uint32_t *Xsize)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  switch(OTM8009ACtx.Orientation)
 8003d90:	4b06      	ldr	r3, [pc, #24]	; (8003dac <OTM8009A_GetXSize+0x1c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	b123      	cbz	r3, 8003da0 <OTM8009A_GetXSize+0x10>
  {
  case OTM8009A_ORIENTATION_PORTRAIT:
    *Xsize = OTM8009A_480X800_WIDTH;
    break;
  case OTM8009A_ORIENTATION_LANDSCAPE:
    *Xsize = OTM8009A_800X480_WIDTH;
 8003d96:	f44f 7348 	mov.w	r3, #800	; 0x320
    *Xsize = OTM8009A_800X480_WIDTH;
    break;
  }
  
  return OTM8009A_OK;
}
 8003d9a:	2000      	movs	r0, #0
    *Xsize = OTM8009A_800X480_WIDTH;
 8003d9c:	600b      	str	r3, [r1, #0]
}
 8003d9e:	4770      	bx	lr
    *Xsize = OTM8009A_480X800_WIDTH;
 8003da0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
}
 8003da4:	2000      	movs	r0, #0
    *Xsize = OTM8009A_480X800_WIDTH;
 8003da6:	600b      	str	r3, [r1, #0]
}
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	24009178 	.word	0x24009178

08003db0 <OTM8009A_GetYSize>:
int32_t OTM8009A_GetYSize(OTM8009A_Object_t *pObj, uint32_t *Ysize)
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  switch(OTM8009ACtx.Orientation)
 8003db0:	4b06      	ldr	r3, [pc, #24]	; (8003dcc <OTM8009A_GetYSize+0x1c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	b123      	cbz	r3, 8003dc0 <OTM8009A_GetYSize+0x10>
  {
  case OTM8009A_ORIENTATION_PORTRAIT:
    *Ysize = OTM8009A_480X800_HEIGHT;
    break;
  case OTM8009A_ORIENTATION_LANDSCAPE:
    *Ysize = OTM8009A_800X480_HEIGHT;
 8003db6:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
    *Ysize = OTM8009A_800X480_HEIGHT;
    break;
  }
  
  return OTM8009A_OK;
}
 8003dba:	2000      	movs	r0, #0
    *Ysize = OTM8009A_800X480_HEIGHT;
 8003dbc:	600b      	str	r3, [r1, #0]
}
 8003dbe:	4770      	bx	lr
    *Ysize = OTM8009A_480X800_HEIGHT;
 8003dc0:	f44f 7348 	mov.w	r3, #800	; 0x320
}
 8003dc4:	2000      	movs	r0, #0
    *Ysize = OTM8009A_480X800_HEIGHT;
 8003dc6:	600b      	str	r3, [r1, #0]
}
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	24009178 	.word	0x24009178

08003dd0 <OTM8009A_SetCursor>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8003dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop

08003dd8 <OTM8009A_DrawBitmap>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8003dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop

08003de0 <OTM8009A_FillRGBRect>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8003de0:	f04f 30ff 	mov.w	r0, #4294967295
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop

08003de8 <OTM8009A_DrawHLine>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8003de8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop

08003df0 <OTM8009A_FillRect>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8003df0:	f04f 30ff 	mov.w	r0, #4294967295
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop

08003df8 <OTM8009A_SetPixel>:
{
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  return OTM8009A_ERROR;
}
 8003df8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop

08003e00 <OTM8009A_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OTM8009A_ReadRegWrap(void *Handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8003e00:	b410      	push	{r4}
  OTM8009A_Object_t *pObj = (OTM8009A_Object_t *)Handle;

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003e02:	6884      	ldr	r4, [r0, #8]
 8003e04:	8800      	ldrh	r0, [r0, #0]
 8003e06:	46a4      	mov	ip, r4
}
 8003e08:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003e0c:	4760      	bx	ip
 8003e0e:	bf00      	nop

08003e10 <OTM8009A_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OTM8009A_WriteRegWrap(void *Handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003e10:	b410      	push	{r4}
  OTM8009A_Object_t *pObj = (OTM8009A_Object_t *)Handle;

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003e12:	6844      	ldr	r4, [r0, #4]
 8003e14:	8800      	ldrh	r0, [r0, #0]
 8003e16:	46a4      	mov	ip, r4
}
 8003e18:	f85d 4b04 	ldr.w	r4, [sp], #4
  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003e1c:	4760      	bx	ip
 8003e1e:	bf00      	nop

08003e20 <OTM8009A_Init>:
{
 8003e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003e24:	2300      	movs	r3, #0
 8003e26:	f100 0710 	add.w	r7, r0, #16
{
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	4680      	mov	r8, r0
 8003e2e:	4689      	mov	r9, r1
 8003e30:	4692      	mov	sl, r2
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003e32:	4619      	mov	r1, r3
 8003e34:	4ae0      	ldr	r2, [pc, #896]	; (80041b8 <OTM8009A_Init+0x398>)
 8003e36:	4638      	mov	r0, r7
 8003e38:	f000 fcd6 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8003e3c:	2303      	movs	r3, #3
  ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003e3e:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8003e40:	4ade      	ldr	r2, [pc, #888]	; (80041bc <OTM8009A_Init+0x39c>)
 8003e42:	21ff      	movs	r1, #255	; 0xff
 8003e44:	4638      	mov	r0, r7
 8003e46:	f000 fccf 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e4a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8003e4c:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e4e:	4adc      	ldr	r2, [pc, #880]	; (80041c0 <OTM8009A_Init+0x3a0>)
 8003e50:	4619      	mov	r1, r3
 8003e52:	4638      	mov	r0, r7
 8003e54:	f000 fcc8 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data1, 3);
 8003e58:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8003e5a:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e5c:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8003e5e:	4ad9      	ldr	r2, [pc, #868]	; (80041c4 <OTM8009A_Init+0x3a4>)
 8003e60:	21ff      	movs	r1, #255	; 0xff
 8003e62:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e64:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8003e66:	f000 fcbf 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e6a:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8003e6c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e6e:	4ad4      	ldr	r2, [pc, #848]	; (80041c0 <OTM8009A_Init+0x3a0>)
 8003e70:	4619      	mov	r1, r3
 8003e72:	4638      	mov	r0, r7
 8003e74:	f000 fcb8 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data2, 2);
 8003e78:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e7a:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	4ad2      	ldr	r2, [pc, #840]	; (80041c8 <OTM8009A_Init+0x3a8>)
 8003e80:	21c4      	movs	r1, #196	; 0xc4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8003e82:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 8003e84:	4638      	mov	r0, r7
 8003e86:	f000 fcaf 	bl	80047e8 <otm8009a_write_reg>
  * @param  Delay  Delay in ms
  */
static int32_t OTM8009A_IO_Delay(OTM8009A_Object_t *pObj, uint32_t Delay)
{
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8003e8a:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[3], 0);
 8003e8e:	4406      	add	r6, r0
  tickstart = pObj->IO.GetTick();
 8003e90:	4798      	blx	r3
 8003e92:	4604      	mov	r4, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8003e94:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8003e98:	4798      	blx	r3
 8003e9a:	1b00      	subs	r0, r0, r4
 8003e9c:	2809      	cmp	r0, #9
 8003e9e:	d9f9      	bls.n	8003e94 <OTM8009A_Init+0x74>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[4], 0);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	4aca      	ldr	r2, [pc, #808]	; (80041cc <OTM8009A_Init+0x3ac>)
 8003ea4:	4638      	mov	r0, r7
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f000 fc9e 	bl	80047e8 <otm8009a_write_reg>
 8003eac:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 8003eae:	2300      	movs	r3, #0
 8003eb0:	4ac7      	ldr	r2, [pc, #796]	; (80041d0 <OTM8009A_Init+0x3b0>)
 8003eb2:	21c4      	movs	r1, #196	; 0xc4
 8003eb4:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[4], 0);
 8003eb6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 8003eb8:	f000 fc96 	bl	80047e8 <otm8009a_write_reg>
  tickstart = pObj->IO.GetTick();
 8003ebc:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[5], 0);
 8003ec0:	4404      	add	r4, r0
  tickstart = pObj->IO.GetTick();
 8003ec2:	4798      	blx	r3
 8003ec4:	4605      	mov	r5, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8003ec6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8003eca:	4798      	blx	r3
 8003ecc:	1b40      	subs	r0, r0, r5
 8003ece:	2809      	cmp	r0, #9
 8003ed0:	d9f9      	bls.n	8003ec6 <OTM8009A_Init+0xa6>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	4abf      	ldr	r2, [pc, #764]	; (80041d4 <OTM8009A_Init+0x3b4>)
 8003ed6:	4638      	mov	r0, r7
 8003ed8:	4619      	mov	r1, r3
 8003eda:	f000 fc85 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8003ede:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8003ee0:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8003ee2:	4abd      	ldr	r2, [pc, #756]	; (80041d8 <OTM8009A_Init+0x3b8>)
 8003ee4:	21c5      	movs	r1, #197	; 0xc5
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	f000 fc7e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8003eec:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[6], 0);
 8003eee:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8003ef0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	4ab9      	ldr	r2, [pc, #740]	; (80041dc <OTM8009A_Init+0x3bc>)
 8003ef6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[7], 0);
 8003ef8:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8003efa:	f000 fc75 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003efe:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8003f00:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003f02:	4ab7      	ldr	r2, [pc, #732]	; (80041e0 <OTM8009A_Init+0x3c0>)
 8003f04:	21c5      	movs	r1, #197	; 0xc5
 8003f06:	4638      	mov	r0, r7
 8003f08:	f000 fc6e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8003f0c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[8], 0);
 8003f0e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003f10:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8003f12:	4619      	mov	r1, r3
 8003f14:	4ab3      	ldr	r2, [pc, #716]	; (80041e4 <OTM8009A_Init+0x3c4>)
 8003f16:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003f18:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8003f1a:	f000 fc65 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8003f1e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8003f20:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8003f22:	4ab1      	ldr	r2, [pc, #708]	; (80041e8 <OTM8009A_Init+0x3c8>)
 8003f24:	21c0      	movs	r1, #192	; 0xc0
 8003f26:	4638      	mov	r0, r7
 8003f28:	f000 fc5e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003f2c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[10], 0);
 8003f2e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8003f30:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003f32:	4619      	mov	r1, r3
 8003f34:	4aa0      	ldr	r2, [pc, #640]	; (80041b8 <OTM8009A_Init+0x398>)
 8003f36:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[11], 0);
 8003f38:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003f3a:	f000 fc55 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8003f3e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003f40:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8003f42:	4aaa      	ldr	r2, [pc, #680]	; (80041ec <OTM8009A_Init+0x3cc>)
 8003f44:	21d9      	movs	r1, #217	; 0xd9
 8003f46:	4638      	mov	r0, r7
 8003f48:	f000 fc4e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8003f4c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003f4e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8003f50:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8003f52:	4619      	mov	r1, r3
 8003f54:	4aa6      	ldr	r2, [pc, #664]	; (80041f0 <OTM8009A_Init+0x3d0>)
 8003f56:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD9, &short_reg_data[12], 0);
 8003f58:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8003f5a:	f000 fc45 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8003f5e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8003f60:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8003f62:	4aa4      	ldr	r2, [pc, #656]	; (80041f4 <OTM8009A_Init+0x3d4>)
 8003f64:	21c1      	movs	r1, #193	; 0xc1
 8003f66:	4638      	mov	r0, r7
 8003f68:	f000 fc3e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8003f6c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8003f6e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8003f70:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8003f72:	4619      	mov	r1, r3
 8003f74:	4aa0      	ldr	r2, [pc, #640]	; (80041f8 <OTM8009A_Init+0x3d8>)
 8003f76:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[14], 0);
 8003f78:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8003f7a:	f000 fc35 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8003f7e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8003f80:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8003f82:	4a9e      	ldr	r2, [pc, #632]	; (80041fc <OTM8009A_Init+0x3dc>)
 8003f84:	21c1      	movs	r1, #193	; 0xc1
 8003f86:	4638      	mov	r0, r7
 8003f88:	f000 fc2e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8003f8c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8003f8e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8003f90:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8003f92:	4619      	mov	r1, r3
 8003f94:	4a9a      	ldr	r2, [pc, #616]	; (8004200 <OTM8009A_Init+0x3e0>)
 8003f96:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[16], 0);
 8003f98:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8003f9a:	f000 fc25 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8003f9e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8003fa0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8003fa2:	4a98      	ldr	r2, [pc, #608]	; (8004204 <OTM8009A_Init+0x3e4>)
 8003fa4:	21c5      	movs	r1, #197	; 0xc5
 8003fa6:	4638      	mov	r0, r7
 8003fa8:	f000 fc1e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8003fac:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[17], 0);
 8003fae:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8003fb0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4a94      	ldr	r2, [pc, #592]	; (8004208 <OTM8009A_Init+0x3e8>)
 8003fb6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[18], 0);
 8003fb8:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8003fba:	f000 fc15 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003fbe:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8003fc0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003fc2:	4a87      	ldr	r2, [pc, #540]	; (80041e0 <OTM8009A_Init+0x3c0>)
 8003fc4:	21c5      	movs	r1, #197	; 0xc5
 8003fc6:	4638      	mov	r0, r7
 8003fc8:	f000 fc0e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003fcc:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[19], 0);
 8003fce:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003fd0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	4a78      	ldr	r2, [pc, #480]	; (80041b8 <OTM8009A_Init+0x398>)
 8003fd6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[9], 0);
 8003fd8:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003fda:	f000 fc05 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8003fde:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003fe0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8003fe2:	4a8a      	ldr	r2, [pc, #552]	; (800420c <OTM8009A_Init+0x3ec>)
 8003fe4:	21d8      	movs	r1, #216	; 0xd8
 8003fe6:	4638      	mov	r0, r7
 8003fe8:	f000 fbfe 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8003fec:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8003fee:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8003ff0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4a86      	ldr	r2, [pc, #536]	; (8004210 <OTM8009A_Init+0x3f0>)
 8003ff6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xD8, lcd_reg_data5, 2);
 8003ff8:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8003ffa:	f000 fbf5 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8003ffe:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 8004000:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004002:	4a84      	ldr	r2, [pc, #528]	; (8004214 <OTM8009A_Init+0x3f4>)
 8004004:	21c5      	movs	r1, #197	; 0xc5
 8004006:	4638      	mov	r0, r7
 8004008:	f000 fbee 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 800400c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[20], 0);
 800400e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004010:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004012:	4619      	mov	r1, r3
 8004014:	4a80      	ldr	r2, [pc, #512]	; (8004218 <OTM8009A_Init+0x3f8>)
 8004016:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[21], 0);
 8004018:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 800401a:	f000 fbe5 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 800401e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 8004020:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004022:	4a7e      	ldr	r2, [pc, #504]	; (800421c <OTM8009A_Init+0x3fc>)
 8004024:	21c0      	movs	r1, #192	; 0xc0
 8004026:	4638      	mov	r0, r7
 8004028:	f000 fbde 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 800402c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[22], 0);
 800402e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004030:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004032:	4619      	mov	r1, r3
 8004034:	4a7a      	ldr	r2, [pc, #488]	; (8004220 <OTM8009A_Init+0x400>)
 8004036:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC0, &short_reg_data[23], 0);
 8004038:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 800403a:	f000 fbd5 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 800403e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 8004040:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004042:	4a78      	ldr	r2, [pc, #480]	; (8004224 <OTM8009A_Init+0x404>)
 8004044:	21c5      	movs	r1, #197	; 0xc5
 8004046:	4638      	mov	r0, r7
 8004048:	f000 fbce 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 800404c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[24], 0);
 800404e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004050:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004052:	4619      	mov	r1, r3
 8004054:	4a66      	ldr	r2, [pc, #408]	; (80041f0 <OTM8009A_Init+0x3d0>)
 8004056:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[25], 0);
 8004058:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 800405a:	f000 fbc5 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 800405e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 8004060:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004062:	4a71      	ldr	r2, [pc, #452]	; (8004228 <OTM8009A_Init+0x408>)
 8004064:	21c4      	movs	r1, #196	; 0xc4
 8004066:	4638      	mov	r0, r7
 8004068:	f000 fbbe 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 800406c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 800406e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004070:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004072:	4619      	mov	r1, r3
 8004074:	4a60      	ldr	r2, [pc, #384]	; (80041f8 <OTM8009A_Init+0x3d8>)
 8004076:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC4, &short_reg_data[26], 0);
 8004078:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 800407a:	f000 fbb5 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 800407e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 8004080:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 8004082:	4a6a      	ldr	r2, [pc, #424]	; (800422c <OTM8009A_Init+0x40c>)
 8004084:	21c1      	movs	r1, #193	; 0xc1
 8004086:	4638      	mov	r0, r7
 8004088:	f000 fbae 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 800408c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[15], 0);
 800408e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 8004090:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 8004092:	4619      	mov	r1, r3
 8004094:	4a66      	ldr	r2, [pc, #408]	; (8004230 <OTM8009A_Init+0x410>)
 8004096:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC1, &short_reg_data[27], 0);
 8004098:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 800409a:	f000 fba5 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 800409e:	2302      	movs	r3, #2
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 80040a0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 80040a2:	4a64      	ldr	r2, [pc, #400]	; (8004234 <OTM8009A_Init+0x414>)
 80040a4:	21b3      	movs	r1, #179	; 0xb3
 80040a6:	4638      	mov	r0, r7
 80040a8:	f000 fb9e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80040ac:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[28], 0);
 80040ae:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 80040b0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80040b2:	4619      	mov	r1, r3
 80040b4:	4a42      	ldr	r2, [pc, #264]	; (80041c0 <OTM8009A_Init+0x3a0>)
 80040b6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xB3, lcd_reg_data6, 2);
 80040b8:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80040ba:	f000 fb95 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 80040be:	2306      	movs	r3, #6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80040c0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 80040c2:	4a5d      	ldr	r2, [pc, #372]	; (8004238 <OTM8009A_Init+0x418>)
 80040c4:	21ce      	movs	r1, #206	; 0xce
 80040c6:	4638      	mov	r0, r7
 80040c8:	f000 fb8e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80040cc:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 80040ce:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 80040d0:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80040d2:	4619      	mov	r1, r3
 80040d4:	4a59      	ldr	r2, [pc, #356]	; (800423c <OTM8009A_Init+0x41c>)
 80040d6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data7, 6);
 80040d8:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80040da:	f000 fb85 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 80040de:	230e      	movs	r3, #14
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80040e0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 80040e2:	4a57      	ldr	r2, [pc, #348]	; (8004240 <OTM8009A_Init+0x420>)
 80040e4:	21ce      	movs	r1, #206	; 0xce
 80040e6:	4638      	mov	r0, r7
 80040e8:	f000 fb7e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80040ec:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80040ee:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 80040f0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80040f2:	4619      	mov	r1, r3
 80040f4:	4a53      	ldr	r2, [pc, #332]	; (8004244 <OTM8009A_Init+0x424>)
 80040f6:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data8, 14);
 80040f8:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80040fa:	f000 fb75 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 80040fe:	230e      	movs	r3, #14
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004100:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004102:	4a51      	ldr	r2, [pc, #324]	; (8004248 <OTM8009A_Init+0x428>)
 8004104:	21ce      	movs	r1, #206	; 0xce
 8004106:	4638      	mov	r0, r7
 8004108:	f000 fb6e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 800410c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 800410e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004110:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004112:	4619      	mov	r1, r3
 8004114:	4a4d      	ldr	r2, [pc, #308]	; (800424c <OTM8009A_Init+0x42c>)
 8004116:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCE, lcd_reg_data9, 14);
 8004118:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 800411a:	f000 fb65 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 800411e:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004120:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004122:	4a4b      	ldr	r2, [pc, #300]	; (8004250 <OTM8009A_Init+0x430>)
 8004124:	21cf      	movs	r1, #207	; 0xcf
 8004126:	4638      	mov	r0, r7
 8004128:	f000 fb5e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 800412c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 800412e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004130:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004132:	4619      	mov	r1, r3
 8004134:	4a47      	ldr	r2, [pc, #284]	; (8004254 <OTM8009A_Init+0x434>)
 8004136:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, lcd_reg_data10, 10);
 8004138:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 800413a:	f000 fb55 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 800413e:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 8004140:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004142:	4a45      	ldr	r2, [pc, #276]	; (8004258 <OTM8009A_Init+0x438>)
 8004144:	21cf      	movs	r1, #207	; 0xcf
 8004146:	4638      	mov	r0, r7
 8004148:	f000 fb4e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800414c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 800414e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004150:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004152:	4619      	mov	r1, r3
 8004154:	4a1a      	ldr	r2, [pc, #104]	; (80041c0 <OTM8009A_Init+0x3a0>)
 8004156:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCF, &short_reg_data[45], 0);
 8004158:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800415a:	f000 fb45 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 800415e:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004160:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004162:	4a3e      	ldr	r2, [pc, #248]	; (800425c <OTM8009A_Init+0x43c>)
 8004164:	21cb      	movs	r1, #203	; 0xcb
 8004166:	4638      	mov	r0, r7
 8004168:	f000 fb3e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800416c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800416e:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004170:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004172:	4619      	mov	r1, r3
 8004174:	4a3a      	ldr	r2, [pc, #232]	; (8004260 <OTM8009A_Init+0x440>)
 8004176:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data11, 10);
 8004178:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800417a:	f000 fb35 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 800417e:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004180:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 8004182:	4a38      	ldr	r2, [pc, #224]	; (8004264 <OTM8009A_Init+0x444>)
 8004184:	21cb      	movs	r1, #203	; 0xcb
 8004186:	4638      	mov	r0, r7
 8004188:	f000 fb2e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 800418c:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800418e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 8004190:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004192:	4619      	mov	r1, r3
 8004194:	4a29      	ldr	r2, [pc, #164]	; (800423c <OTM8009A_Init+0x41c>)
 8004196:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data12, 15);
 8004198:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 800419a:	f000 fb25 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 800419e:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80041a0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 80041a2:	4a31      	ldr	r2, [pc, #196]	; (8004268 <OTM8009A_Init+0x448>)
 80041a4:	21cb      	movs	r1, #203	; 0xcb
 80041a6:	4638      	mov	r0, r7
 80041a8:	f000 fb1e 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80041ac:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 80041ae:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 80041b0:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 80041b2:	4619      	mov	r1, r3
 80041b4:	e05a      	b.n	800426c <OTM8009A_Init+0x44c>
 80041b6:	bf00      	nop
 80041b8:	080090ad 	.word	0x080090ad
 80041bc:	08008f7c 	.word	0x08008f7c
 80041c0:	080090ae 	.word	0x080090ae
 80041c4:	08009008 	.word	0x08009008
 80041c8:	080090af 	.word	0x080090af
 80041cc:	080090b0 	.word	0x080090b0
 80041d0:	080090b1 	.word	0x080090b1
 80041d4:	080090b2 	.word	0x080090b2
 80041d8:	080090b3 	.word	0x080090b3
 80041dc:	080090b4 	.word	0x080090b4
 80041e0:	080090b5 	.word	0x080090b5
 80041e4:	080090b6 	.word	0x080090b6
 80041e8:	080090b7 	.word	0x080090b7
 80041ec:	080090b8 	.word	0x080090b8
 80041f0:	080090b9 	.word	0x080090b9
 80041f4:	080090ba 	.word	0x080090ba
 80041f8:	080090bb 	.word	0x080090bb
 80041fc:	080090bc 	.word	0x080090bc
 8004200:	080090bd 	.word	0x080090bd
 8004204:	080090be 	.word	0x080090be
 8004208:	080090bf 	.word	0x080090bf
 800420c:	0800907c 	.word	0x0800907c
 8004210:	080090c0 	.word	0x080090c0
 8004214:	080090c1 	.word	0x080090c1
 8004218:	080090c2 	.word	0x080090c2
 800421c:	080090c3 	.word	0x080090c3
 8004220:	080090c4 	.word	0x080090c4
 8004224:	080090c5 	.word	0x080090c5
 8004228:	080090c6 	.word	0x080090c6
 800422c:	080090c7 	.word	0x080090c7
 8004230:	080090c8 	.word	0x080090c8
 8004234:	08009080 	.word	0x08009080
 8004238:	08009084 	.word	0x08009084
 800423c:	080090c9 	.word	0x080090c9
 8004240:	0800908c 	.word	0x0800908c
 8004244:	080090ca 	.word	0x080090ca
 8004248:	0800909c 	.word	0x0800909c
 800424c:	080090cb 	.word	0x080090cb
 8004250:	08008f80 	.word	0x08008f80
 8004254:	080090cc 	.word	0x080090cc
 8004258:	080090d9 	.word	0x080090d9
 800425c:	08008f8c 	.word	0x08008f8c
 8004260:	080090cd 	.word	0x080090cd
 8004264:	08008f98 	.word	0x08008f98
 8004268:	08008fa8 	.word	0x08008fa8
 800426c:	4ad1      	ldr	r2, [pc, #836]	; (80045b4 <OTM8009A_Init+0x794>)
 800426e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data13, 15);
 8004270:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004272:	f000 fab9 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 8004276:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004278:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 800427a:	4acf      	ldr	r2, [pc, #828]	; (80045b8 <OTM8009A_Init+0x798>)
 800427c:	21cb      	movs	r1, #203	; 0xcb
 800427e:	4638      	mov	r0, r7
 8004280:	f000 fab2 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004284:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004286:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 8004288:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 800428a:	4619      	mov	r1, r3
 800428c:	4acb      	ldr	r2, [pc, #812]	; (80045bc <OTM8009A_Init+0x79c>)
 800428e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data14, 10);
 8004290:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004292:	f000 faa9 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 8004296:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004298:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 800429a:	4ac9      	ldr	r2, [pc, #804]	; (80045c0 <OTM8009A_Init+0x7a0>)
 800429c:	21cb      	movs	r1, #203	; 0xcb
 800429e:	4638      	mov	r0, r7
 80042a0:	f000 faa2 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80042a4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80042a6:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 80042a8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80042aa:	4619      	mov	r1, r3
 80042ac:	4ac5      	ldr	r2, [pc, #788]	; (80045c4 <OTM8009A_Init+0x7a4>)
 80042ae:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data15, 15);
 80042b0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80042b2:	f000 fa99 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80042b6:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80042b8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80042ba:	4ac3      	ldr	r2, [pc, #780]	; (80045c8 <OTM8009A_Init+0x7a8>)
 80042bc:	21cb      	movs	r1, #203	; 0xcb
 80042be:	4638      	mov	r0, r7
 80042c0:	f000 fa92 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80042c4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80042c6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80042c8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80042ca:	4619      	mov	r1, r3
 80042cc:	4abf      	ldr	r2, [pc, #764]	; (80045cc <OTM8009A_Init+0x7ac>)
 80042ce:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data16, 15);
 80042d0:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80042d2:	f000 fa89 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 80042d6:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80042d8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 80042da:	4abd      	ldr	r2, [pc, #756]	; (80045d0 <OTM8009A_Init+0x7b0>)
 80042dc:	21cb      	movs	r1, #203	; 0xcb
 80042de:	4638      	mov	r0, r7
 80042e0:	f000 fa82 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 80042e4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[34], 0);
 80042e6:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 80042e8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 80042ea:	4619      	mov	r1, r3
 80042ec:	4ab9      	ldr	r2, [pc, #740]	; (80045d4 <OTM8009A_Init+0x7b4>)
 80042ee:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data17, 10);
 80042f0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 80042f2:	f000 fa79 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 80042f6:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 80042f8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 80042fa:	4ab7      	ldr	r2, [pc, #732]	; (80045d8 <OTM8009A_Init+0x7b8>)
 80042fc:	21cb      	movs	r1, #203	; 0xcb
 80042fe:	4638      	mov	r0, r7
 8004300:	f000 fa72 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004304:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[35], 0);
 8004306:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004308:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 800430a:	4619      	mov	r1, r3
 800430c:	4ab3      	ldr	r2, [pc, #716]	; (80045dc <OTM8009A_Init+0x7bc>)
 800430e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCB, lcd_reg_data18, 10);
 8004310:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004312:	f000 fa69 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004316:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004318:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 800431a:	4ab1      	ldr	r2, [pc, #708]	; (80045e0 <OTM8009A_Init+0x7c0>)
 800431c:	21cc      	movs	r1, #204	; 0xcc
 800431e:	4638      	mov	r0, r7
 8004320:	f000 fa62 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004324:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[2], 0);
 8004326:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004328:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 800432a:	4619      	mov	r1, r3
 800432c:	4aad      	ldr	r2, [pc, #692]	; (80045e4 <OTM8009A_Init+0x7c4>)
 800432e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data19, 10);
 8004330:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004332:	f000 fa59 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004336:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004338:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 800433a:	4aab      	ldr	r2, [pc, #684]	; (80045e8 <OTM8009A_Init+0x7c8>)
 800433c:	21cc      	movs	r1, #204	; 0xcc
 800433e:	4638      	mov	r0, r7
 8004340:	f000 fa52 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004344:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[33], 0);
 8004346:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004348:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 800434a:	4619      	mov	r1, r3
 800434c:	4aa7      	ldr	r2, [pc, #668]	; (80045ec <OTM8009A_Init+0x7cc>)
 800434e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data20, 15);
 8004350:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004352:	f000 fa49 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004356:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004358:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 800435a:	4aa5      	ldr	r2, [pc, #660]	; (80045f0 <OTM8009A_Init+0x7d0>)
 800435c:	21cc      	movs	r1, #204	; 0xcc
 800435e:	4638      	mov	r0, r7
 8004360:	f000 fa42 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004364:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[29], 0);
 8004366:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004368:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 800436a:	4619      	mov	r1, r3
 800436c:	4a91      	ldr	r2, [pc, #580]	; (80045b4 <OTM8009A_Init+0x794>)
 800436e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data21, 15);
 8004370:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004372:	f000 fa39 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 8004376:	230a      	movs	r3, #10
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004378:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 800437a:	4a9e      	ldr	r2, [pc, #632]	; (80045f4 <OTM8009A_Init+0x7d4>)
 800437c:	21cc      	movs	r1, #204	; 0xcc
 800437e:	4638      	mov	r0, r7
 8004380:	f000 fa32 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004384:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[30], 0);
 8004386:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 8004388:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 800438a:	4619      	mov	r1, r3
 800438c:	4a8b      	ldr	r2, [pc, #556]	; (80045bc <OTM8009A_Init+0x79c>)
 800438e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data22, 10);
 8004390:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004392:	f000 fa29 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 8004396:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 8004398:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 800439a:	4a97      	ldr	r2, [pc, #604]	; (80045f8 <OTM8009A_Init+0x7d8>)
 800439c:	21cc      	movs	r1, #204	; 0xcc
 800439e:	4638      	mov	r0, r7
 80043a0:	f000 fa22 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80043a4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[31], 0);
 80043a6:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 80043a8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80043aa:	4619      	mov	r1, r3
 80043ac:	4a85      	ldr	r2, [pc, #532]	; (80045c4 <OTM8009A_Init+0x7a4>)
 80043ae:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data23, 15);
 80043b0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80043b2:	f000 fa19 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80043b6:	230f      	movs	r3, #15
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80043b8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80043ba:	4a90      	ldr	r2, [pc, #576]	; (80045fc <OTM8009A_Init+0x7dc>)
 80043bc:	21cc      	movs	r1, #204	; 0xcc
 80043be:	4638      	mov	r0, r7
 80043c0:	f000 fa12 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80043c4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[32], 0);
 80043c6:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80043c8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80043ca:	4619      	mov	r1, r3
 80043cc:	4a8c      	ldr	r2, [pc, #560]	; (8004600 <OTM8009A_Init+0x7e0>)
 80043ce:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xCC, lcd_reg_data24, 15);
 80043d0:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80043d2:	f000 fa09 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 80043d6:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80043d8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 80043da:	4a8a      	ldr	r2, [pc, #552]	; (8004604 <OTM8009A_Init+0x7e4>)
 80043dc:	21c5      	movs	r1, #197	; 0xc5
 80043de:	4638      	mov	r0, r7
 80043e0:	f000 fa02 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 80043e4:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[13], 0);
 80043e6:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 80043e8:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 80043ea:	4619      	mov	r1, r3
 80043ec:	4a86      	ldr	r2, [pc, #536]	; (8004608 <OTM8009A_Init+0x7e8>)
 80043ee:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC5, &short_reg_data[46], 0);
 80043f0:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 80043f2:	f000 f9f9 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 80043f6:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 80043f8:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 80043fa:	4a84      	ldr	r2, [pc, #528]	; (800460c <OTM8009A_Init+0x7ec>)
 80043fc:	21f5      	movs	r1, #245	; 0xf5
 80043fe:	4638      	mov	r0, r7
 8004400:	f000 f9f2 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8004404:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[47], 0);
 8004406:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8004408:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 800440a:	4619      	mov	r1, r3
 800440c:	4a80      	ldr	r2, [pc, #512]	; (8004610 <OTM8009A_Init+0x7f0>)
 800440e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xF5, &short_reg_data[48], 0);
 8004410:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8004412:	f000 f9e9 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8004416:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8004418:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 800441a:	4a7e      	ldr	r2, [pc, #504]	; (8004614 <OTM8009A_Init+0x7f4>)
 800441c:	21c6      	movs	r1, #198	; 0xc6
 800441e:	4638      	mov	r0, r7
 8004420:	f000 f9e2 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004424:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[49], 0);
 8004426:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8004428:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800442a:	4619      	mov	r1, r3
 800442c:	4a7a      	ldr	r2, [pc, #488]	; (8004618 <OTM8009A_Init+0x7f8>)
 800442e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xC6, &short_reg_data[50], 0);
 8004430:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004432:	f000 f9d9 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8004436:	2303      	movs	r3, #3
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004438:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 800443a:	4a78      	ldr	r2, [pc, #480]	; (800461c <OTM8009A_Init+0x7fc>)
 800443c:	21ff      	movs	r1, #255	; 0xff
 800443e:	4638      	mov	r0, r7
 8004440:	f000 f9d2 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004444:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004446:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004448:	4a73      	ldr	r2, [pc, #460]	; (8004618 <OTM8009A_Init+0x7f8>)
 800444a:	4619      	mov	r1, r3
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 800444c:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800444e:	4638      	mov	r0, r7
 8004450:	f000 f9ca 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004454:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xFF, lcd_reg_data25, 3);
 8004456:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004458:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800445a:	4619      	mov	r1, r3
 800445c:	4a6e      	ldr	r2, [pc, #440]	; (8004618 <OTM8009A_Init+0x7f8>)
 800445e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004460:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004462:	f000 f9c1 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 8004466:	2310      	movs	r3, #16
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004468:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 800446a:	4a6d      	ldr	r2, [pc, #436]	; (8004620 <OTM8009A_Init+0x800>)
 800446c:	21e1      	movs	r1, #225	; 0xe1
 800446e:	4638      	mov	r0, r7
 8004470:	f000 f9ba 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004474:	2300      	movs	r3, #0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004476:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 8004478:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800447a:	4619      	mov	r1, r3
 800447c:	4a66      	ldr	r2, [pc, #408]	; (8004618 <OTM8009A_Init+0x7f8>)
 800447e:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE1, lcd_reg_data3, 16);
 8004480:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004482:	f000 f9b1 	bl	80047e8 <otm8009a_write_reg>
 8004486:	4605      	mov	r5, r0
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 8004488:	2310      	movs	r3, #16
 800448a:	4a66      	ldr	r2, [pc, #408]	; (8004624 <OTM8009A_Init+0x804>)
 800448c:	21e2      	movs	r1, #226	; 0xe2
 800448e:	4638      	mov	r0, r7
 8004490:	f000 f9aa 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004494:	4425      	add	r5, r4
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 8004496:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 8004498:	2300      	movs	r3, #0
 800449a:	4a63      	ldr	r2, [pc, #396]	; (8004628 <OTM8009A_Init+0x808>)
 800449c:	2111      	movs	r1, #17
  ret += otm8009a_write_reg(&pObj->Ctx, 0xE2, lcd_reg_data4, 16);
 800449e:	442c      	add	r4, r5
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80044a0:	4638      	mov	r0, r7
 80044a2:	f000 f9a1 	bl	80047e8 <otm8009a_write_reg>
  tickstart = pObj->IO.GetTick();
 80044a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_SLPOUT, &short_reg_data[36], 0);
 80044aa:	4404      	add	r4, r0
  tickstart = pObj->IO.GetTick();
 80044ac:	4798      	blx	r3
 80044ae:	4605      	mov	r5, r0
  while((pObj->IO.GetTick() - tickstart) < Delay)
 80044b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80044b4:	4798      	blx	r3
 80044b6:	1b40      	subs	r0, r0, r5
 80044b8:	2877      	cmp	r0, #119	; 0x77
 80044ba:	d9f9      	bls.n	80044b0 <OTM8009A_Init+0x690>
  switch(ColorCoding)
 80044bc:	f1b9 0f00 	cmp.w	r9, #0
 80044c0:	d074      	beq.n	80045ac <OTM8009A_Init+0x78c>
 80044c2:	f1b9 0f02 	cmp.w	r9, #2
 80044c6:	d14f      	bne.n	8004568 <OTM8009A_Init+0x748>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[37], 0);
 80044c8:	2300      	movs	r3, #0
 80044ca:	4a58      	ldr	r2, [pc, #352]	; (800462c <OTM8009A_Init+0x80c>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80044cc:	213a      	movs	r1, #58	; 0x3a
 80044ce:	4638      	mov	r0, r7
 80044d0:	f000 f98a 	bl	80047e8 <otm8009a_write_reg>
    OTM8009ACtx.ColorCode = OTM8009A_FORMAT_RGB888;
 80044d4:	4d56      	ldr	r5, [pc, #344]	; (8004630 <OTM8009A_Init+0x810>)
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80044d6:	f1ba 0f01 	cmp.w	sl, #1
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80044da:	4404      	add	r4, r0
    OTM8009ACtx.ColorCode = OTM8009A_FORMAT_RGB888;
 80044dc:	f8c5 9004 	str.w	r9, [r5, #4]
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80044e0:	d046      	beq.n	8004570 <OTM8009A_Init+0x750>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 80044e2:	2300      	movs	r3, #0
 80044e4:	602b      	str	r3, [r5, #0]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 80044e6:	2300      	movs	r3, #0
 80044e8:	4a52      	ldr	r2, [pc, #328]	; (8004634 <OTM8009A_Init+0x814>)
 80044ea:	2151      	movs	r1, #81	; 0x51
 80044ec:	4638      	mov	r0, r7
  OTM8009ACtx.Brightness = ((uint32_t)short_reg_data[39] / 0xFFU) * 100U;
 80044ee:	469a      	mov	sl, r3
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 80044f0:	f000 f97a 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 80044f4:	4a50      	ldr	r2, [pc, #320]	; (8004638 <OTM8009A_Init+0x818>)
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &short_reg_data[39], 0);
 80044f6:	eb04 0900 	add.w	r9, r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 80044fa:	4653      	mov	r3, sl
 80044fc:	2153      	movs	r1, #83	; 0x53
 80044fe:	4638      	mov	r0, r7
  OTM8009ACtx.Brightness = ((uint32_t)short_reg_data[39] / 0xFFU) * 100U;
 8004500:	f8c5 a008 	str.w	sl, [r5, #8]
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 8004504:	f000 f970 	bl	80047e8 <otm8009a_write_reg>
 8004508:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 800450a:	4653      	mov	r3, sl
 800450c:	4a4b      	ldr	r2, [pc, #300]	; (800463c <OTM8009A_Init+0x81c>)
 800450e:	2155      	movs	r1, #85	; 0x55
 8004510:	4638      	mov	r0, r7
 8004512:	f000 f969 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCTRLD, &short_reg_data[40], 0);
 8004516:	444c      	add	r4, r9
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 8004518:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 800451a:	4653      	mov	r3, sl
 800451c:	4a48      	ldr	r2, [pc, #288]	; (8004640 <OTM8009A_Init+0x820>)
 800451e:	215e      	movs	r1, #94	; 0x5e
 8004520:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABC, &short_reg_data[41], 0);
 8004522:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 8004524:	f000 f960 	bl	80047e8 <otm8009a_write_reg>
 8004528:	4606      	mov	r6, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 800452a:	4653      	mov	r3, sl
 800452c:	4a45      	ldr	r2, [pc, #276]	; (8004644 <OTM8009A_Init+0x824>)
 800452e:	2129      	movs	r1, #41	; 0x29
 8004530:	4638      	mov	r0, r7
 8004532:	f000 f959 	bl	80047e8 <otm8009a_write_reg>
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRCABCMB, &short_reg_data[42], 0);
 8004536:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 8004538:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800453a:	4653      	mov	r3, sl
 800453c:	4651      	mov	r1, sl
 800453e:	4a36      	ldr	r2, [pc, #216]	; (8004618 <OTM8009A_Init+0x7f8>)
 8004540:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &short_reg_data[43], 0);
 8004542:	4426      	add	r6, r4
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 8004544:	f000 f950 	bl	80047e8 <otm8009a_write_reg>
 8004548:	4604      	mov	r4, r0
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_RAMWR, &short_reg_data[44], 0);
 800454a:	4653      	mov	r3, sl
 800454c:	4638      	mov	r0, r7
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_NOP, &short_reg_data[1], 0);
 800454e:	4434      	add	r4, r6
  ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_RAMWR, &short_reg_data[44], 0);
 8004550:	4a3d      	ldr	r2, [pc, #244]	; (8004648 <OTM8009A_Init+0x828>)
 8004552:	212c      	movs	r1, #44	; 0x2c
 8004554:	f000 f948 	bl	80047e8 <otm8009a_write_reg>
  if(ret != OTM8009A_OK)
 8004558:	42c4      	cmn	r4, r0
}
 800455a:	bf14      	ite	ne
 800455c:	f04f 30ff 	movne.w	r0, #4294967295
 8004560:	4650      	moveq	r0, sl
 8004562:	b002      	add	sp, #8
 8004564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8004568:	f1ba 0f01 	cmp.w	sl, #1
 800456c:	4d30      	ldr	r5, [pc, #192]	; (8004630 <OTM8009A_Init+0x810>)
 800456e:	d1b8      	bne.n	80044e2 <OTM8009A_Init+0x6c2>
	uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 8004570:	2660      	movs	r6, #96	; 0x60
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8004572:	2300      	movs	r3, #0
 8004574:	f10d 0207 	add.w	r2, sp, #7
 8004578:	2136      	movs	r1, #54	; 0x36
 800457a:	4638      	mov	r0, r7
	uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 800457c:	f88d 6007 	strb.w	r6, [sp, #7]
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8004580:	f000 f932 	bl	80047e8 <otm8009a_write_reg>
 8004584:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004586:	2304      	movs	r3, #4
 8004588:	4a30      	ldr	r2, [pc, #192]	; (800464c <OTM8009A_Init+0x82c>)
 800458a:	212a      	movs	r1, #42	; 0x2a
 800458c:	4638      	mov	r0, r7
 800458e:	f000 f92b 	bl	80047e8 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8004592:	4434      	add	r4, r6
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004594:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004596:	2304      	movs	r3, #4
 8004598:	4a2d      	ldr	r2, [pc, #180]	; (8004650 <OTM8009A_Init+0x830>)
 800459a:	212b      	movs	r1, #43	; 0x2b
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 800459c:	4434      	add	r4, r6
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 800459e:	4638      	mov	r0, r7
 80045a0:	f000 f922 	bl	80047e8 <otm8009a_write_reg>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 80045a4:	f8c5 a000 	str.w	sl, [r5]
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 80045a8:	4404      	add	r4, r0
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 80045aa:	e79c      	b.n	80044e6 <OTM8009A_Init+0x6c6>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_COLMOD, &short_reg_data[38], 0);
 80045ac:	464b      	mov	r3, r9
 80045ae:	4a29      	ldr	r2, [pc, #164]	; (8004654 <OTM8009A_Init+0x834>)
 80045b0:	e78c      	b.n	80044cc <OTM8009A_Init+0x6ac>
 80045b2:	bf00      	nop
 80045b4:	080090ca 	.word	0x080090ca
 80045b8:	08008fb8 	.word	0x08008fb8
 80045bc:	080090cb 	.word	0x080090cb
 80045c0:	08008fc4 	.word	0x08008fc4
 80045c4:	080090cc 	.word	0x080090cc
 80045c8:	08008fd4 	.word	0x08008fd4
 80045cc:	080090ce 	.word	0x080090ce
 80045d0:	08008fe4 	.word	0x08008fe4
 80045d4:	080090cf 	.word	0x080090cf
 80045d8:	08008ff0 	.word	0x08008ff0
 80045dc:	080090ae 	.word	0x080090ae
 80045e0:	08008ffc 	.word	0x08008ffc
 80045e4:	080090cd 	.word	0x080090cd
 80045e8:	0800900c 	.word	0x0800900c
 80045ec:	080090c9 	.word	0x080090c9
 80045f0:	0800901c 	.word	0x0800901c
 80045f4:	0800902c 	.word	0x0800902c
 80045f8:	08009038 	.word	0x08009038
 80045fc:	08009048 	.word	0x08009048
 8004600:	080090b9 	.word	0x080090b9
 8004604:	080090da 	.word	0x080090da
 8004608:	080090db 	.word	0x080090db
 800460c:	080090dc 	.word	0x080090dc
 8004610:	080090dd 	.word	0x080090dd
 8004614:	080090de 	.word	0x080090de
 8004618:	080090ad 	.word	0x080090ad
 800461c:	08009058 	.word	0x08009058
 8004620:	0800905c 	.word	0x0800905c
 8004624:	0800906c 	.word	0x0800906c
 8004628:	080090d0 	.word	0x080090d0
 800462c:	080090d1 	.word	0x080090d1
 8004630:	24009178 	.word	0x24009178
 8004634:	080090d3 	.word	0x080090d3
 8004638:	080090d4 	.word	0x080090d4
 800463c:	080090d5 	.word	0x080090d5
 8004640:	080090d6 	.word	0x080090d6
 8004644:	080090d7 	.word	0x080090d7
 8004648:	080090d8 	.word	0x080090d8
 800464c:	08008f74 	.word	0x08008f74
 8004650:	08008f78 	.word	0x08008f78
 8004654:	080090d2 	.word	0x080090d2

08004658 <OTM8009A_SetBrightness>:
{
 8004658:	b570      	push	{r4, r5, r6, lr}
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 800465a:	ebc1 2401 	rsb	r4, r1, r1, lsl #8
 800465e:	4e0b      	ldr	r6, [pc, #44]	; (800468c <OTM8009A_SetBrightness+0x34>)
{
 8004660:	b082      	sub	sp, #8
 8004662:	460d      	mov	r5, r1
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8004664:	fba6 6404 	umull	r6, r4, r6, r4
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8004668:	2300      	movs	r3, #0
 800466a:	f10d 0207 	add.w	r2, sp, #7
 800466e:	3010      	adds	r0, #16
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8004670:	0964      	lsrs	r4, r4, #5
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8004672:	2151      	movs	r1, #81	; 0x51
  uint8_t brightness = (uint8_t)((Brightness * 255U)/100U);
 8004674:	f88d 4007 	strb.w	r4, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_WRDISBV, &brightness, 0) != OTM8009A_OK)
 8004678:	f000 f8b6 	bl	80047e8 <otm8009a_write_reg>
 800467c:	b918      	cbnz	r0, 8004686 <OTM8009A_SetBrightness+0x2e>
    OTM8009ACtx.Brightness = Brightness;
 800467e:	4b04      	ldr	r3, [pc, #16]	; (8004690 <OTM8009A_SetBrightness+0x38>)
 8004680:	609d      	str	r5, [r3, #8]
}
 8004682:	b002      	add	sp, #8
 8004684:	bd70      	pop	{r4, r5, r6, pc}
    ret = OTM8009A_ERROR;
 8004686:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;  
 800468a:	e7fa      	b.n	8004682 <OTM8009A_SetBrightness+0x2a>
 800468c:	51eb851f 	.word	0x51eb851f
 8004690:	24009178 	.word	0x24009178

08004694 <OTM8009A_DisplayOn>:
{
 8004694:	b500      	push	{lr}
 8004696:	b083      	sub	sp, #12
  uint8_t display = 0;
 8004698:	2300      	movs	r3, #0
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &display, 0) != OTM8009A_OK)
 800469a:	2129      	movs	r1, #41	; 0x29
 800469c:	3010      	adds	r0, #16
 800469e:	f10d 0207 	add.w	r2, sp, #7
  uint8_t display = 0;
 80046a2:	f88d 3007 	strb.w	r3, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPON, &display, 0) != OTM8009A_OK)
 80046a6:	f000 f89f 	bl	80047e8 <otm8009a_write_reg>
 80046aa:	3800      	subs	r0, #0
 80046ac:	bf18      	it	ne
 80046ae:	2001      	movne	r0, #1
}
 80046b0:	4240      	negs	r0, r0
 80046b2:	b003      	add	sp, #12
 80046b4:	f85d fb04 	ldr.w	pc, [sp], #4

080046b8 <OTM8009A_DisplayOff>:
{
 80046b8:	b500      	push	{lr}
 80046ba:	b083      	sub	sp, #12
  uint8_t display = 0;
 80046bc:	2300      	movs	r3, #0
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPOFF, &display, 0) != OTM8009A_OK)
 80046be:	2128      	movs	r1, #40	; 0x28
 80046c0:	3010      	adds	r0, #16
 80046c2:	f10d 0207 	add.w	r2, sp, #7
  uint8_t display = 0;
 80046c6:	f88d 3007 	strb.w	r3, [sp, #7]
  if(otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_DISPOFF, &display, 0) != OTM8009A_OK)
 80046ca:	f000 f88d 	bl	80047e8 <otm8009a_write_reg>
 80046ce:	3800      	subs	r0, #0
 80046d0:	bf18      	it	ne
 80046d2:	2001      	movne	r0, #1
}
 80046d4:	4240      	negs	r0, r0
 80046d6:	b003      	add	sp, #12
 80046d8:	f85d fb04 	ldr.w	pc, [sp], #4

080046dc <OTM8009A_SetOrientation>:
{
 80046dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 80046de:	2360      	movs	r3, #96	; 0x60
{
 80046e0:	b083      	sub	sp, #12
  uint8_t tmp1 = OTM8009A_MADCTR_MODE_PORTRAIT;
 80046e2:	2600      	movs	r6, #0
  if((Orientation != OTM8009A_ORIENTATION_LANDSCAPE) && (Orientation != OTM8009A_ORIENTATION_PORTRAIT))
 80046e4:	2901      	cmp	r1, #1
  uint8_t tmp = OTM8009A_MADCTR_MODE_LANDSCAPE;
 80046e6:	f88d 3006 	strb.w	r3, [sp, #6]
  uint8_t tmp1 = OTM8009A_MADCTR_MODE_PORTRAIT;
 80046ea:	f88d 6007 	strb.w	r6, [sp, #7]
  if((Orientation != OTM8009A_ORIENTATION_LANDSCAPE) && (Orientation != OTM8009A_ORIENTATION_PORTRAIT))
 80046ee:	d83e      	bhi.n	800476e <OTM8009A_SetOrientation+0x92>
  else if(Orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80046f0:	d020      	beq.n	8004734 <OTM8009A_SetOrientation+0x58>
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp1, 0);
 80046f2:	f100 0510 	add.w	r5, r0, #16
 80046f6:	4633      	mov	r3, r6
 80046f8:	f10d 0207 	add.w	r2, sp, #7
 80046fc:	2136      	movs	r1, #54	; 0x36
 80046fe:	4628      	mov	r0, r5
 8004700:	f000 f872 	bl	80047e8 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004704:	2304      	movs	r3, #4
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp1, 0);
 8004706:	4604      	mov	r4, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004708:	4a1a      	ldr	r2, [pc, #104]	; (8004774 <OTM8009A_SetOrientation+0x98>)
 800470a:	212a      	movs	r1, #42	; 0x2a
 800470c:	4628      	mov	r0, r5
 800470e:	f000 f86b 	bl	80047e8 <otm8009a_write_reg>
 8004712:	4607      	mov	r7, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004714:	2304      	movs	r3, #4
 8004716:	4628      	mov	r0, r5
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004718:	443c      	add	r4, r7
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 800471a:	4a17      	ldr	r2, [pc, #92]	; (8004778 <OTM8009A_SetOrientation+0x9c>)
 800471c:	212b      	movs	r1, #43	; 0x2b
 800471e:	f000 f863 	bl	80047e8 <otm8009a_write_reg>
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 8004722:	4b16      	ldr	r3, [pc, #88]	; (800477c <OTM8009A_SetOrientation+0xa0>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004724:	4420      	add	r0, r4
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_PORTRAIT;
 8004726:	601e      	str	r6, [r3, #0]
  if(ret != OTM8009A_OK)
 8004728:	3800      	subs	r0, #0
 800472a:	bf18      	it	ne
 800472c:	2001      	movne	r0, #1
 800472e:	4240      	negs	r0, r0
}
 8004730:	b003      	add	sp, #12
 8004732:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 8004734:	f100 0510 	add.w	r5, r0, #16
 8004738:	4633      	mov	r3, r6
 800473a:	460f      	mov	r7, r1
 800473c:	f10d 0206 	add.w	r2, sp, #6
 8004740:	2136      	movs	r1, #54	; 0x36
 8004742:	4628      	mov	r0, r5
 8004744:	f000 f850 	bl	80047e8 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004748:	2304      	movs	r3, #4
    ret = otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_MADCTR, &tmp, 0);
 800474a:	4604      	mov	r4, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 800474c:	4a09      	ldr	r2, [pc, #36]	; (8004774 <OTM8009A_SetOrientation+0x98>)
 800474e:	212a      	movs	r1, #42	; 0x2a
 8004750:	4628      	mov	r0, r5
 8004752:	f000 f849 	bl	80047e8 <otm8009a_write_reg>
 8004756:	4606      	mov	r6, r0
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004758:	2304      	movs	r3, #4
 800475a:	4628      	mov	r0, r5
 800475c:	4a06      	ldr	r2, [pc, #24]	; (8004778 <OTM8009A_SetOrientation+0x9c>)
 800475e:	212b      	movs	r1, #43	; 0x2b
 8004760:	f000 f842 	bl	80047e8 <otm8009a_write_reg>
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_CASET, LcdRegData27, 4);
 8004764:	4434      	add	r4, r6
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 8004766:	4b05      	ldr	r3, [pc, #20]	; (800477c <OTM8009A_SetOrientation+0xa0>)
    ret += otm8009a_write_reg(&pObj->Ctx, OTM8009A_CMD_PASET, LcdRegData28, 4);
 8004768:	4420      	add	r0, r4
    OTM8009ACtx.Orientation = OTM8009A_ORIENTATION_LANDSCAPE;
 800476a:	601f      	str	r7, [r3, #0]
 800476c:	e7dc      	b.n	8004728 <OTM8009A_SetOrientation+0x4c>
    ret = OTM8009A_ERROR;
 800476e:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 8004772:	e7dd      	b.n	8004730 <OTM8009A_SetOrientation+0x54>
 8004774:	08008f74 	.word	0x08008f74
 8004778:	08008f78 	.word	0x08008f78
 800477c:	24009178 	.word	0x24009178

08004780 <OTM8009A_ReadID>:
{ 
 8004780:	460a      	mov	r2, r1
  if(otm8009a_read_reg(&pObj->Ctx, OTM8009A_CMD_ID1, (uint8_t *)Id, 0)!= OTM8009A_OK)
 8004782:	3010      	adds	r0, #16
 8004784:	21da      	movs	r1, #218	; 0xda
{ 
 8004786:	b508      	push	{r3, lr}
  if(otm8009a_read_reg(&pObj->Ctx, OTM8009A_CMD_ID1, (uint8_t *)Id, 0)!= OTM8009A_OK)
 8004788:	2300      	movs	r3, #0
 800478a:	f000 f825 	bl	80047d8 <otm8009a_read_reg>
 800478e:	3800      	subs	r0, #0
 8004790:	bf18      	it	ne
 8004792:	2001      	movne	r0, #1
}  
 8004794:	4240      	negs	r0, r0
 8004796:	bd08      	pop	{r3, pc}

08004798 <OTM8009A_DrawVLine>:
 8004798:	f04f 30ff 	mov.w	r0, #4294967295
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop

080047a0 <OTM8009A_GetPixel>:
 80047a0:	f04f 30ff 	mov.w	r0, #4294967295
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop

080047a8 <OTM8009A_RegisterBusIO>:
  if(pObj == NULL)
 80047a8:	b178      	cbz	r0, 80047ca <OTM8009A_RegisterBusIO+0x22>
    pObj->IO.WriteReg  = pIO->WriteReg;
 80047aa:	684a      	ldr	r2, [r1, #4]
 80047ac:	4603      	mov	r3, r0
  int32_t ret = OTM8009A_OK;
 80047ae:	2000      	movs	r0, #0
{
 80047b0:	b430      	push	{r4, r5}
    pObj->IO.GetTick   = pIO->GetTick;
 80047b2:	e9d1 5402 	ldrd	r5, r4, [r1, #8]
    pObj->Ctx.ReadReg  = OTM8009A_ReadRegWrap;
 80047b6:	4906      	ldr	r1, [pc, #24]	; (80047d0 <OTM8009A_RegisterBusIO+0x28>)
    pObj->IO.WriteReg  = pIO->WriteReg;
 80047b8:	605a      	str	r2, [r3, #4]
    pObj->Ctx.WriteReg = OTM8009A_WriteRegWrap;
 80047ba:	4a06      	ldr	r2, [pc, #24]	; (80047d4 <OTM8009A_RegisterBusIO+0x2c>)
    pObj->IO.GetTick   = pIO->GetTick;
 80047bc:	e9c3 5402 	strd	r5, r4, [r3, #8]
    pObj->Ctx.ReadReg  = OTM8009A_ReadRegWrap;
 80047c0:	e9c3 1305 	strd	r1, r3, [r3, #20]
}
 80047c4:	bc30      	pop	{r4, r5}
    pObj->Ctx.WriteReg = OTM8009A_WriteRegWrap;
 80047c6:	611a      	str	r2, [r3, #16]
}
 80047c8:	4770      	bx	lr
    ret = OTM8009A_ERROR;
 80047ca:	f04f 30ff 	mov.w	r0, #4294967295
}
 80047ce:	4770      	bx	lr
 80047d0:	08003e01 	.word	0x08003e01
 80047d4:	08003e11 	.word	0x08003e11

080047d8 <otm8009a_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : Data Read
*******************************************************************************/
int32_t otm8009a_read_reg(otm8009a_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 80047d8:	b410      	push	{r4}
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80047da:	e9d0 4001 	ldrd	r4, r0, [r0, #4]
 80047de:	46a4      	mov	ip, r4
}
 80047e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 80047e4:	4760      	bx	ip
 80047e6:	bf00      	nop

080047e8 <otm8009a_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, Data to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t otm8009a_write_reg(otm8009a_ctx_t *ctx, uint16_t reg, const uint8_t *pdata, uint16_t length)
{
 80047e8:	b410      	push	{r4}
  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)pdata, length);
 80047ea:	6804      	ldr	r4, [r0, #0]
 80047ec:	6880      	ldr	r0, [r0, #8]
 80047ee:	46a4      	mov	ip, r4
}
 80047f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  return ctx->WriteReg(ctx->handle, reg, (uint8_t *)pdata, length);
 80047f4:	4760      	bx	ip
 80047f6:	bf00      	nop

080047f8 <BSP_GetTick>:
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
  return (int32_t)HAL_GetTick();
 80047f8:	f000 be90 	b.w	800551c <HAL_GetTick>

080047fc <BSP_LCD_SetActiveLayer>:
  */
int32_t BSP_LCD_SetActiveLayer(uint32_t Instance, uint32_t LayerIndex)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 80047fc:	b910      	cbnz	r0, 8004804 <BSP_LCD_SetActiveLayer+0x8>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    Lcd_Ctx[Instance].ActiveLayer = LayerIndex;
 80047fe:	4b03      	ldr	r3, [pc, #12]	; (800480c <BSP_LCD_SetActiveLayer+0x10>)
 8004800:	6099      	str	r1, [r3, #8]
 8004802:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 8004804:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	2401937c 	.word	0x2401937c

08004810 <BSP_LCD_GetPixelFormat>:
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8004810:	b918      	cbnz	r0, 800481a <BSP_LCD_GetPixelFormat+0xa>
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = Lcd_Ctx[Instance].PixelFormat;
 8004812:	4b03      	ldr	r3, [pc, #12]	; (8004820 <BSP_LCD_GetPixelFormat+0x10>)
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	600b      	str	r3, [r1, #0]
 8004818:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 800481a:	f06f 0001 	mvn.w	r0, #1
  }

  return ret;
}
 800481e:	4770      	bx	lr
 8004820:	2401937c 	.word	0x2401937c

08004824 <BSP_LCD_GetXSize>:
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8004824:	b948      	cbnz	r0, 800483a <BSP_LCD_GetXSize+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else if(Lcd_Drv->GetXSize != NULL)
 8004826:	4b06      	ldr	r3, [pc, #24]	; (8004840 <BSP_LCD_GetXSize+0x1c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482c:	b11b      	cbz	r3, 8004836 <BSP_LCD_GetXSize+0x12>
  {
    *XSize = Lcd_Ctx[Instance].XSize;
 800482e:	4b05      	ldr	r3, [pc, #20]	; (8004844 <BSP_LCD_GetXSize+0x20>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	600b      	str	r3, [r1, #0]
 8004834:	4770      	bx	lr
  int32_t ret = BSP_ERROR_NONE;
 8004836:	4618      	mov	r0, r3
  }

  return ret;
}
 8004838:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 800483a:	f06f 0001 	mvn.w	r0, #1
 800483e:	4770      	bx	lr
 8004840:	24009188 	.word	0x24009188
 8004844:	2401937c 	.word	0x2401937c

08004848 <BSP_LCD_GetYSize>:
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
  int32_t ret = BSP_ERROR_NONE;

  if(Instance >= LCD_INSTANCES_NBR)
 8004848:	b948      	cbnz	r0, 800485e <BSP_LCD_GetYSize+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  else if(Lcd_Drv->GetYSize != NULL)
 800484a:	4b06      	ldr	r3, [pc, #24]	; (8004864 <BSP_LCD_GetYSize+0x1c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004850:	b11b      	cbz	r3, 800485a <BSP_LCD_GetYSize+0x12>
  {
    *YSize = Lcd_Ctx[Instance].YSize;
 8004852:	4b05      	ldr	r3, [pc, #20]	; (8004868 <BSP_LCD_GetYSize+0x20>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	600b      	str	r3, [r1, #0]
 8004858:	4770      	bx	lr
  int32_t ret = BSP_ERROR_NONE;
 800485a:	4618      	mov	r0, r3
  }

  return ret;
}
 800485c:	4770      	bx	lr
    ret = BSP_ERROR_WRONG_PARAM;
 800485e:	f06f 0001 	mvn.w	r0, #1
 8004862:	4770      	bx	lr
 8004864:	24009188 	.word	0x24009188
 8004868:	2401937c 	.word	0x2401937c

0800486c <BSP_LCD_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle Height.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 800486c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004870:	e9dd b409 	ldrd	fp, r4, [sp, #36]	; 0x24
    }
    pData += Lcd_Ctx[Instance].BppFactor*Width;
  }
#else
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8004874:	b39c      	cbz	r4, 80048de <BSP_LCD_FillRGBRect+0x72>
  * @param  Color Pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004876:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 800487a:	4d1a      	ldr	r5, [pc, #104]	; (80048e4 <BSP_LCD_FillRGBRect+0x78>)
 800487c:	eb04 0802 	add.w	r8, r4, r2
 8004880:	eb0b 0e01 	add.w	lr, fp, r1
 8004884:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8004888:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80048e8 <BSP_LCD_FillRGBRect+0x7c>
 800488c:	2734      	movs	r7, #52	; 0x34
    for(j = 0; j < Width; j++)
 800488e:	f1bb 0f00 	cmp.w	fp, #0
 8004892:	d021      	beq.n	80048d8 <BSP_LCD_FillRGBRect+0x6c>
 8004894:	460c      	mov	r4, r1
 8004896:	e00a      	b.n	80048ae <BSP_LCD_FillRGBRect+0x42>
  {
    /* Write data value to SDRAM memory */
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004898:	682e      	ldr	r6, [r5, #0]
 800489a:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 800489c:	fb06 4602 	mla	r6, r6, r2, r4
 80048a0:	3401      	adds	r4, #1
 80048a2:	f840 9026 	str.w	r9, [r0, r6, lsl #2]
    for(j = 0; j < Width; j++)
 80048a6:	4574      	cmp	r4, lr
      pData += Lcd_Ctx[Instance].BppFactor;
 80048a8:	6928      	ldr	r0, [r5, #16]
 80048aa:	4403      	add	r3, r0
    for(j = 0; j < Width; j++)
 80048ac:	d014      	beq.n	80048d8 <BSP_LCD_FillRGBRect+0x6c>
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80048ae:	68a8      	ldr	r0, [r5, #8]
 80048b0:	f8d3 9000 	ldr.w	r9, [r3]
 80048b4:	fb07 c000 	mla	r0, r7, r0, ip
  }
  else
  {
    /* Write data value to SDRAM memory */
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 80048b8:	fa1f fa89 	uxth.w	sl, r9
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80048bc:	6c86      	ldr	r6, [r0, #72]	; 0x48
 80048be:	2e00      	cmp	r6, #0
 80048c0:	d0ea      	beq.n	8004898 <BSP_LCD_FillRGBRect+0x2c>
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 80048c2:	682e      	ldr	r6, [r5, #0]
 80048c4:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 80048c6:	fb06 4602 	mla	r6, r6, r2, r4
 80048ca:	3401      	adds	r4, #1
 80048cc:	f820 a016 	strh.w	sl, [r0, r6, lsl #1]
    for(j = 0; j < Width; j++)
 80048d0:	4574      	cmp	r4, lr
      pData += Lcd_Ctx[Instance].BppFactor;
 80048d2:	6928      	ldr	r0, [r5, #16]
 80048d4:	4403      	add	r3, r0
    for(j = 0; j < Width; j++)
 80048d6:	d1ea      	bne.n	80048ae <BSP_LCD_FillRGBRect+0x42>
  for(i = 0; i < Height; i++)
 80048d8:	3201      	adds	r2, #1
 80048da:	4542      	cmp	r2, r8
 80048dc:	d1d7      	bne.n	800488e <BSP_LCD_FillRGBRect+0x22>
}
 80048de:	2000      	movs	r0, #0
 80048e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e4:	2401937c 	.word	0x2401937c
 80048e8:	240192d4 	.word	0x240192d4

080048ec <BSP_LCD_ReadPixel>:
{
 80048ec:	b4f0      	push	{r4, r5, r6, r7}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80048ee:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 80048f2:	4e10      	ldr	r6, [pc, #64]	; (8004934 <BSP_LCD_ReadPixel+0x48>)
 80048f4:	4f10      	ldr	r7, [pc, #64]	; (8004938 <BSP_LCD_ReadPixel+0x4c>)
 80048f6:	f04f 0c34 	mov.w	ip, #52	; 0x34
 80048fa:	eb06 0580 	add.w	r5, r6, r0, lsl #2
 80048fe:	0080      	lsls	r0, r0, #2
 8004900:	68ac      	ldr	r4, [r5, #8]
 8004902:	fb0c 7404 	mla	r4, ip, r4, r7
 8004906:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8004908:	b94d      	cbnz	r5, 800491e <BSP_LCD_ReadPixel+0x32>
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 800490a:	5830      	ldr	r0, [r6, r0]
 800490c:	6de4      	ldr	r4, [r4, #92]	; 0x5c
 800490e:	fb00 1202 	mla	r2, r0, r2, r1
}
 8004912:	2000      	movs	r0, #0
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 8004914:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
}
 8004918:	bcf0      	pop	{r4, r5, r6, r7}
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	4770      	bx	lr
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 800491e:	5835      	ldr	r5, [r6, r0]
 8004920:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004922:	fb05 1202 	mla	r2, r5, r2, r1
 8004926:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
}
 800492a:	2000      	movs	r0, #0
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos)));
 800492c:	b292      	uxth	r2, r2
}
 800492e:	bcf0      	pop	{r4, r5, r6, r7}
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	4770      	bx	lr
 8004934:	2401937c 	.word	0x2401937c
 8004938:	240192d4 	.word	0x240192d4

0800493c <BSP_LCD_WritePixel>:
{
 800493c:	b4f0      	push	{r4, r5, r6, r7}
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800493e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8004942:	4e0f      	ldr	r6, [pc, #60]	; (8004980 <BSP_LCD_WritePixel+0x44>)
 8004944:	4f0f      	ldr	r7, [pc, #60]	; (8004984 <BSP_LCD_WritePixel+0x48>)
 8004946:	f04f 0c34 	mov.w	ip, #52	; 0x34
 800494a:	eb06 0580 	add.w	r5, r6, r0, lsl #2
 800494e:	0080      	lsls	r0, r0, #2
 8004950:	68ac      	ldr	r4, [r5, #8]
 8004952:	fb0c 7404 	mla	r4, ip, r4, r7
 8004956:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8004958:	b945      	cbnz	r5, 800496c <BSP_LCD_WritePixel+0x30>
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 800495a:	5830      	ldr	r0, [r6, r0]
 800495c:	6de4      	ldr	r4, [r4, #92]	; 0x5c
 800495e:	fb00 1202 	mla	r2, r0, r2, r1
  }

  return BSP_ERROR_NONE;
}
 8004962:	2000      	movs	r0, #0
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004964:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
}
 8004968:	bcf0      	pop	{r4, r5, r6, r7}
 800496a:	4770      	bx	lr
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 800496c:	5835      	ldr	r5, [r6, r0]
 800496e:	b29b      	uxth	r3, r3
 8004970:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004972:	fb05 1202 	mla	r2, r5, r2, r1
}
 8004976:	bcf0      	pop	{r4, r5, r6, r7}
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*(Ypos*Lcd_Ctx[Instance].XSize + Xpos))) = Color;
 8004978:	f820 3012 	strh.w	r3, [r0, r2, lsl #1]
}
 800497c:	2000      	movs	r0, #0
 800497e:	4770      	bx	lr
 8004980:	2401937c 	.word	0x2401937c
 8004984:	240192d4 	.word	0x240192d4

08004988 <DSI_IO_Read>:
  * @param  pData pointer to a buffer to store the payload of a read back operation.
  * @param  Size  Data size to be read (in byte).
  * @retval BSP status
  */
static int32_t DSI_IO_Read(uint16_t ChannelNbr, uint16_t Reg, uint8_t *pData, uint16_t Size)
{
 8004988:	b510      	push	{r4, lr}
  int32_t ret = BSP_ERROR_NONE;

  if(HAL_DSI_Read(&hlcd_dsi, ChannelNbr, pData, Size, DSI_DCS_SHORT_PKT_READ, Reg, pData) != HAL_OK)
 800498a:	2406      	movs	r4, #6
{
 800498c:	b084      	sub	sp, #16
  if(HAL_DSI_Read(&hlcd_dsi, ChannelNbr, pData, Size, DSI_DCS_SHORT_PKT_READ, Reg, pData) != HAL_OK)
 800498e:	9101      	str	r1, [sp, #4]
 8004990:	4601      	mov	r1, r0
 8004992:	9202      	str	r2, [sp, #8]
 8004994:	9400      	str	r4, [sp, #0]
 8004996:	4805      	ldr	r0, [pc, #20]	; (80049ac <DSI_IO_Read+0x24>)
 8004998:	f001 fb36 	bl	8006008 <HAL_DSI_Read>
 800499c:	2800      	cmp	r0, #0
  {
    ret = BSP_ERROR_BUS_FAILURE;
  }

  return ret;
}
 800499e:	bf14      	ite	ne
 80049a0:	f06f 0007 	mvnne.w	r0, #7
 80049a4:	2000      	moveq	r0, #0
 80049a6:	b004      	add	sp, #16
 80049a8:	bd10      	pop	{r4, pc}
 80049aa:	bf00      	nop
 80049ac:	24019398 	.word	0x24019398

080049b0 <BSP_LCD_DrawBitmap>:
{
 80049b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80049b4:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 80049b8:	4e4f      	ldr	r6, [pc, #316]	; (8004af8 <BSP_LCD_DrawBitmap+0x148>)
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80049ba:	7d1c      	ldrb	r4, [r3, #20]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80049bc:	f04f 0934 	mov.w	r9, #52	; 0x34
 80049c0:	eb06 078c 	add.w	r7, r6, ip, lsl #2
 80049c4:	f856 802c 	ldr.w	r8, [r6, ip, lsl #2]
 80049c8:	f8df e138 	ldr.w	lr, [pc, #312]	; 8004b04 <BSP_LCD_DrawBitmap+0x154>
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80049cc:	0424      	lsls	r4, r4, #16
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80049ce:	fb08 1202 	mla	r2, r8, r2, r1
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80049d2:	f893 c013 	ldrb.w	ip, [r3, #19]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80049d6:	68b9      	ldr	r1, [r7, #8]
{
 80049d8:	b085      	sub	sp, #20
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80049da:	7b1d      	ldrb	r5, [r3, #12]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 80049dc:	eb04 240c 	add.w	r4, r4, ip, lsl #8
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80049e0:	fb09 e101 	mla	r1, r9, r1, lr
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80049e4:	f893 800b 	ldrb.w	r8, [r3, #11]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 80049e8:	f893 c01d 	ldrb.w	ip, [r3, #29]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80049ec:	042d      	lsls	r5, r5, #16
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 80049ee:	f893 a018 	ldrb.w	sl, [r3, #24]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 80049f2:	f893 901c 	ldrb.w	r9, [r3, #28]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 80049f6:	eb05 2508 	add.w	r5, r5, r8, lsl #8
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 80049fa:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 80049fc:	ea4f 4a0a 	mov.w	sl, sl, lsl #16
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004a00:	f8d7 8010 	ldr.w	r8, [r7, #16]
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8004a04:	eb09 290c 	add.w	r9, r9, ip, lsl #8
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004a08:	7c9f      	ldrb	r7, [r3, #18]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004a0a:	f893 e017 	ldrb.w	lr, [r3, #23]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004a0e:	fb08 1802 	mla	r8, r8, r2, r1
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004a12:	f893 c00a 	ldrb.w	ip, [r3, #10]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004a16:	443c      	add	r4, r7
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004a18:	eb0a 2a0e 	add.w	sl, sl, lr, lsl #8
 8004a1c:	7d9f      	ldrb	r7, [r3, #22]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004a1e:	4465      	add	r5, ip
 8004a20:	7b59      	ldrb	r1, [r3, #13]
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004a22:	44ba      	add	sl, r7
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004a24:	7d5f      	ldrb	r7, [r3, #21]
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8004a26:	eb05 6101 	add.w	r1, r5, r1, lsl #24
  if ((bit_pixel/8U) == 4U)
 8004a2a:	f1a9 0520 	sub.w	r5, r9, #32
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004a2e:	7e5a      	ldrb	r2, [r3, #25]
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004a30:	eb04 6407 	add.w	r4, r4, r7, lsl #24
  if ((bit_pixel/8U) == 4U)
 8004a34:	2d07      	cmp	r5, #7
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8004a36:	eb0a 6a02 	add.w	sl, sl, r2, lsl #24
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8004a3a:	9403      	str	r4, [sp, #12]
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8004a3c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  if ((bit_pixel/8U) == 4U)
 8004a40:	d957      	bls.n	8004af2 <BSP_LCD_DrawBitmap+0x142>
  else if ((bit_pixel/8U) == 2U)
 8004a42:	f1a9 0410 	sub.w	r4, r9, #16
    input_color_mode = DMA2D_INPUT_RGB888;
 8004a46:	2c08      	cmp	r4, #8
 8004a48:	bf34      	ite	cc
 8004a4a:	f04f 0b02 	movcc.w	fp, #2
 8004a4e:	f04f 0b01 	movcs.w	fp, #1
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 8004a52:	ea4f 09d9 	mov.w	r9, r9, lsr #3
 8004a56:	9c03      	ldr	r4, [sp, #12]
 8004a58:	f10a 35ff 	add.w	r5, sl, #4294967295
 8004a5c:	fb04 f909 	mul.w	r9, r4, r9
 8004a60:	fb09 1505 	mla	r5, r9, r5, r1
 8004a64:	441d      	add	r5, r3
  for(index=0; index < height; index++)
 8004a66:	f1ba 0f00 	cmp.w	sl, #0
 8004a6a:	d03e      	beq.n	8004aea <BSP_LCD_DrawBitmap+0x13a>
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004a6c:	1a10      	subs	r0, r2, r0
    pbmp -= width*(bit_pixel/8U);
 8004a6e:	f1c9 0900 	rsb	r9, r9, #0
  for(index=0; index < height; index++)
 8004a72:	2700      	movs	r7, #0
 8004a74:	4c21      	ldr	r4, [pc, #132]	; (8004afc <BSP_LCD_DrawBitmap+0x14c>)
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004a76:	eb06 0680 	add.w	r6, r6, r0, lsl #2
 8004a7a:	e006      	b.n	8004a8a <BSP_LCD_DrawBitmap+0xda>
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8004a7c:	6833      	ldr	r3, [r6, #0]
  for(index=0; index < height; index++)
 8004a7e:	45ba      	cmp	sl, r7
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8004a80:	6932      	ldr	r2, [r6, #16]
    pbmp -= width*(bit_pixel/8U);
 8004a82:	444d      	add	r5, r9
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 8004a84:	fb02 8803 	mla	r8, r2, r3, r8
  for(index=0; index < height; index++)
 8004a88:	d02f      	beq.n	8004aea <BSP_LCD_DrawBitmap+0x13a>
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004a8a:	68f3      	ldr	r3, [r6, #12]
  hlcd_dma2d.Init.OutputOffset = 0;
 8004a8c:	2200      	movs	r2, #0
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 8004a8e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 8004a92:	f04f 0cff 	mov.w	ip, #255	; 0xff
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8004a96:	2b02      	cmp	r3, #2
  hlcd_dma2d.Instance = DMA2D;
 8004a98:	4919      	ldr	r1, [pc, #100]	; (8004b00 <BSP_LCD_DrawBitmap+0x150>)
  hlcd_dma2d.LayerCfg[1].InputColorMode = ColorMode;
 8004a9a:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
  for(index=0; index < height; index++)
 8004a9e:	f107 0701 	add.w	r7, r7, #1
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8004aa2:	bf18      	it	ne
 8004aa4:	4613      	movne	r3, r2
  hlcd_dma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8004aa6:	64e2      	str	r2, [r4, #76]	; 0x4c
  hlcd_dma2d.LayerCfg[1].InputOffset = 0;
 8004aa8:	6462      	str	r2, [r4, #68]	; 0x44
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 8004aaa:	f8c4 c050 	str.w	ip, [r4, #80]	; 0x50
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 8004aae:	e9c4 1000 	strd	r1, r0, [r4]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004ab2:	4812      	ldr	r0, [pc, #72]	; (8004afc <BSP_LCD_DrawBitmap+0x14c>)
  hlcd_dma2d.Init.OutputOffset = 0;
 8004ab4:	e9c4 3202 	strd	r3, r2, [r4, #8]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004ab8:	f000 fe18 	bl	80056ec <HAL_DMA2D_Init>
 8004abc:	2800      	cmp	r0, #0
 8004abe:	d1dd      	bne.n	8004a7c <BSP_LCD_DrawBitmap+0xcc>
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	480e      	ldr	r0, [pc, #56]	; (8004afc <BSP_LCD_DrawBitmap+0x14c>)
 8004ac4:	f000 fef6 	bl	80058b4 <HAL_DMA2D_ConfigLayer>
 8004ac8:	2800      	cmp	r0, #0
 8004aca:	d1d7      	bne.n	8004a7c <BSP_LCD_DrawBitmap+0xcc>
      if (HAL_DMA2D_Start(&hlcd_dma2d, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8004acc:	2001      	movs	r0, #1
 8004ace:	9b03      	ldr	r3, [sp, #12]
 8004ad0:	4642      	mov	r2, r8
 8004ad2:	4629      	mov	r1, r5
 8004ad4:	9000      	str	r0, [sp, #0]
 8004ad6:	4809      	ldr	r0, [pc, #36]	; (8004afc <BSP_LCD_DrawBitmap+0x14c>)
 8004ad8:	f000 fe4a 	bl	8005770 <HAL_DMA2D_Start>
 8004adc:	2800      	cmp	r0, #0
 8004ade:	d1cd      	bne.n	8004a7c <BSP_LCD_DrawBitmap+0xcc>
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 50);
 8004ae0:	2132      	movs	r1, #50	; 0x32
 8004ae2:	4806      	ldr	r0, [pc, #24]	; (8004afc <BSP_LCD_DrawBitmap+0x14c>)
 8004ae4:	f000 fe60 	bl	80057a8 <HAL_DMA2D_PollForTransfer>
 8004ae8:	e7c8      	b.n	8004a7c <BSP_LCD_DrawBitmap+0xcc>
}
 8004aea:	2000      	movs	r0, #0
 8004aec:	b005      	add	sp, #20
 8004aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    input_color_mode = DMA2D_INPUT_ARGB8888;
 8004af2:	f04f 0b00 	mov.w	fp, #0
 8004af6:	e7ac      	b.n	8004a52 <BSP_LCD_DrawBitmap+0xa2>
 8004af8:	2401937c 	.word	0x2401937c
 8004afc:	240193b4 	.word	0x240193b4
 8004b00:	52001000 	.word	0x52001000
 8004b04:	240192d4 	.word	0x240192d4

08004b08 <LL_FillBuffer>:
{
 8004b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004b0c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8004b10:	4c28      	ldr	r4, [pc, #160]	; (8004bb4 <LL_FillBuffer+0xac>)
{
 8004b12:	4617      	mov	r7, r2
 8004b14:	b082      	sub	sp, #8
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004b16:	eb04 0080 	add.w	r0, r4, r0, lsl #2
{
 8004b1a:	4698      	mov	r8, r3
 8004b1c:	460e      	mov	r6, r1
 8004b1e:	9b08      	ldr	r3, [sp, #32]
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004b20:	68c2      	ldr	r2, [r0, #12]
{
 8004b22:	9d09      	ldr	r5, [sp, #36]	; 0x24
  switch(Lcd_Ctx[Instance].PixelFormat)
 8004b24:	2a02      	cmp	r2, #2
 8004b26:	d00f      	beq.n	8004b48 <LL_FillBuffer+0x40>
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8004b28:	2200      	movs	r2, #0
  hlcd_dma2d.Init.Mode         = DMA2D_R2M;
 8004b2a:	4c23      	ldr	r4, [pc, #140]	; (8004bb8 <LL_FillBuffer+0xb0>)
 8004b2c:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
  hlcd_dma2d.Instance = DMA2D;
 8004b30:	4922      	ldr	r1, [pc, #136]	; (8004bbc <LL_FillBuffer+0xb4>)
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004b32:	4620      	mov	r0, r4
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 8004b34:	60a2      	str	r2, [r4, #8]
  hlcd_dma2d.Init.OutputOffset = OffLine;
 8004b36:	60e3      	str	r3, [r4, #12]
  hlcd_dma2d.Instance = DMA2D;
 8004b38:	e9c4 1c00 	strd	r1, ip, [r4]
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8004b3c:	f000 fdd6 	bl	80056ec <HAL_DMA2D_Init>
 8004b40:	b308      	cbz	r0, 8004b86 <LL_FillBuffer+0x7e>
}
 8004b42:	b002      	add	sp, #8
 8004b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    input_color = CONVERTRGB5652ARGB8888(Color);
 8004b48:	f3c5 1045 	ubfx	r0, r5, #5, #6
 8004b4c:	f3c5 21c4 	ubfx	r1, r5, #11, #5
 8004b50:	f005 041f 	and.w	r4, r5, #31
 8004b54:	eb00 15c0 	add.w	r5, r0, r0, lsl #7
 8004b58:	eb01 1101 	add.w	r1, r1, r1, lsl #4
 8004b5c:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 8004b60:	ebc1 1141 	rsb	r1, r1, r1, lsl #5
 8004b64:	3521      	adds	r5, #33	; 0x21
 8004b66:	eb04 1004 	add.w	r0, r4, r4, lsl #4
 8004b6a:	3117      	adds	r1, #23
 8004b6c:	09ad      	lsrs	r5, r5, #6
 8004b6e:	0989      	lsrs	r1, r1, #6
 8004b70:	022d      	lsls	r5, r5, #8
 8004b72:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 8004b76:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8004b7a:	3017      	adds	r0, #23
 8004b7c:	ea45 1590 	orr.w	r5, r5, r0, lsr #6
 8004b80:	f045 457f 	orr.w	r5, r5, #4278190080	; 0xff000000
    break;
 8004b84:	e7d1      	b.n	8004b2a <LL_FillBuffer+0x22>
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8004b86:	2101      	movs	r1, #1
 8004b88:	4620      	mov	r0, r4
 8004b8a:	f000 fe93 	bl	80058b4 <HAL_DMA2D_ConfigLayer>
 8004b8e:	2800      	cmp	r0, #0
 8004b90:	d1d7      	bne.n	8004b42 <LL_FillBuffer+0x3a>
      if (HAL_DMA2D_Start(&hlcd_dma2d, input_color, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8004b92:	463b      	mov	r3, r7
 8004b94:	4632      	mov	r2, r6
 8004b96:	4629      	mov	r1, r5
 8004b98:	4620      	mov	r0, r4
 8004b9a:	f8cd 8000 	str.w	r8, [sp]
 8004b9e:	f000 fde7 	bl	8005770 <HAL_DMA2D_Start>
 8004ba2:	2800      	cmp	r0, #0
 8004ba4:	d1cd      	bne.n	8004b42 <LL_FillBuffer+0x3a>
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	2119      	movs	r1, #25
}
 8004baa:	b002      	add	sp, #8
 8004bac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 25);
 8004bb0:	f000 bdfa 	b.w	80057a8 <HAL_DMA2D_PollForTransfer>
 8004bb4:	2401937c 	.word	0x2401937c
 8004bb8:	240193b4 	.word	0x240193b4
 8004bbc:	52001000 	.word	0x52001000

08004bc0 <BSP_LCD_DrawHLine>:
{
 8004bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004bc4:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 8004bc8:	4f12      	ldr	r7, [pc, #72]	; (8004c14 <BSP_LCD_DrawHLine+0x54>)
{
 8004bca:	460c      	mov	r4, r1
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004bcc:	f8df e048 	ldr.w	lr, [pc, #72]	; 8004c18 <BSP_LCD_DrawHLine+0x58>
 8004bd0:	eb07 018c 	add.w	r1, r7, ip, lsl #2
 8004bd4:	f04f 0834 	mov.w	r8, #52	; 0x34
 8004bd8:	f857 702c 	ldr.w	r7, [r7, ip, lsl #2]
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 8004bdc:	eb04 0c03 	add.w	ip, r4, r3
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004be0:	688d      	ldr	r5, [r1, #8]
{
 8004be2:	b082      	sub	sp, #8
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004be4:	690e      	ldr	r6, [r1, #16]
 8004be6:	fb02 4207 	mla	r2, r2, r7, r4
 8004bea:	fb08 e505 	mla	r5, r8, r5, lr
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 8004bee:	4567      	cmp	r7, ip
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004bf0:	6de9      	ldr	r1, [r5, #92]	; 0x5c
    Length = Lcd_Ctx[Instance].XSize - Xpos;
 8004bf2:	bf38      	it	cc
 8004bf4:	1b3b      	subcc	r3, r7, r4
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8004bf6:	2400      	movs	r4, #0
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8004bf8:	fb06 1102 	mla	r1, r6, r2, r1
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8004bfc:	9a08      	ldr	r2, [sp, #32]
 8004bfe:	9400      	str	r4, [sp, #0]
 8004c00:	9201      	str	r2, [sp, #4]
 8004c02:	461a      	mov	r2, r3
 8004c04:	2301      	movs	r3, #1
 8004c06:	f7ff ff7f 	bl	8004b08 <LL_FillBuffer>
}
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	b002      	add	sp, #8
 8004c0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c12:	bf00      	nop
 8004c14:	2401937c 	.word	0x2401937c
 8004c18:	240192d4 	.word	0x240192d4

08004c1c <BSP_LCD_DrawVLine>:
{
 8004c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c20:	ebc0 0cc0 	rsb	ip, r0, r0, lsl #3
 8004c24:	4c11      	ldr	r4, [pc, #68]	; (8004c6c <BSP_LCD_DrawVLine+0x50>)
 8004c26:	4d12      	ldr	r5, [pc, #72]	; (8004c70 <BSP_LCD_DrawVLine+0x54>)
 8004c28:	f04f 0834 	mov.w	r8, #52	; 0x34
 8004c2c:	eb04 078c 	add.w	r7, r4, ip, lsl #2
 8004c30:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8004c34:	eb02 0c03 	add.w	ip, r2, r3
{
 8004c38:	b082      	sub	sp, #8
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c3a:	68be      	ldr	r6, [r7, #8]
 8004c3c:	fb02 1104 	mla	r1, r2, r4, r1
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 8004c40:	3c01      	subs	r4, #1
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c42:	fb08 5606 	mla	r6, r8, r6, r5
 8004c46:	693d      	ldr	r5, [r7, #16]
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8004c48:	687f      	ldr	r7, [r7, #4]
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c4a:	6df6      	ldr	r6, [r6, #92]	; 0x5c
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8004c4c:	45bc      	cmp	ip, r7
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c4e:	fb05 6101 	mla	r1, r5, r1, r6
    Length = Lcd_Ctx[Instance].YSize - Ypos;
 8004c52:	bf88      	it	hi
 8004c54:	1abb      	subhi	r3, r7, r2
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 8004c56:	9a08      	ldr	r2, [sp, #32]
 8004c58:	e9cd 4200 	strd	r4, r2, [sp]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f7ff ff53 	bl	8004b08 <LL_FillBuffer>
}
 8004c62:	2000      	movs	r0, #0
 8004c64:	b002      	add	sp, #8
 8004c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c6a:	bf00      	nop
 8004c6c:	2401937c 	.word	0x2401937c
 8004c70:	240192d4 	.word	0x240192d4

08004c74 <BSP_LCD_FillRect>:
{
 8004c74:	b5f0      	push	{r4, r5, r6, r7, lr}
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c76:	ebc0 04c0 	rsb	r4, r0, r0, lsl #3
 8004c7a:	4f0e      	ldr	r7, [pc, #56]	; (8004cb4 <BSP_LCD_FillRect+0x40>)
 8004c7c:	f04f 0e34 	mov.w	lr, #52	; 0x34
 8004c80:	4d0d      	ldr	r5, [pc, #52]	; (8004cb8 <BSP_LCD_FillRect+0x44>)
 8004c82:	eb07 0684 	add.w	r6, r7, r4, lsl #2
 8004c86:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
{
 8004c8a:	b083      	sub	sp, #12
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c8c:	68b7      	ldr	r7, [r6, #8]
 8004c8e:	fb02 1104 	mla	r1, r2, r4, r1
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 8004c92:	1ae4      	subs	r4, r4, r3
 8004c94:	461a      	mov	r2, r3
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c96:	fb0e 5507 	mla	r5, lr, r7, r5
 8004c9a:	6937      	ldr	r7, [r6, #16]
{
 8004c9c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*(Lcd_Ctx[Instance].XSize*Ypos + Xpos));
 8004c9e:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 8004ca0:	9400      	str	r4, [sp, #0]
 8004ca2:	fb07 3101 	mla	r1, r7, r1, r3
 8004ca6:	9b08      	ldr	r3, [sp, #32]
 8004ca8:	9601      	str	r6, [sp, #4]
 8004caa:	f7ff ff2d 	bl	8004b08 <LL_FillBuffer>
}
 8004cae:	2000      	movs	r0, #0
 8004cb0:	b003      	add	sp, #12
 8004cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cb4:	2401937c 	.word	0x2401937c
 8004cb8:	240192d4 	.word	0x240192d4

08004cbc <LTDC_MspInit.part.0>:
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004cbc:	4b0d      	ldr	r3, [pc, #52]	; (8004cf4 <LTDC_MspInit.part.0+0x38>)
static void LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
 8004cbe:	b082      	sub	sp, #8
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004cc0:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8004cc4:	f042 0208 	orr.w	r2, r2, #8
 8004cc8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8004ccc:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8004cd0:	f002 0208 	and.w	r2, r2, #8
 8004cd4:	9201      	str	r2, [sp, #4]
 8004cd6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_LTDC_FORCE_RESET();
 8004cd8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004cdc:	f042 0208 	orr.w	r2, r2, #8
 8004ce0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    __HAL_RCC_LTDC_RELEASE_RESET();
 8004ce4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004ce8:	f022 0208 	bic.w	r2, r2, #8
 8004cec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8004cf0:	b002      	add	sp, #8
 8004cf2:	4770      	bx	lr
 8004cf4:	58024400 	.word	0x58024400

08004cf8 <DMA2D_MspInit.part.0>:
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8004cf8:	4b0b      	ldr	r3, [pc, #44]	; (8004d28 <DMA2D_MspInit.part.0+0x30>)
static void DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
 8004cfa:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8004cfc:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8004d00:	f042 0210 	orr.w	r2, r2, #16
 8004d04:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8004d08:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8004d0c:	f002 0210 	and.w	r2, r2, #16
 8004d10:	9201      	str	r2, [sp, #4]
 8004d12:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_DMA2D_FORCE_RESET();
 8004d14:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8004d16:	f042 0210 	orr.w	r2, r2, #16
 8004d1a:	67da      	str	r2, [r3, #124]	; 0x7c
    __HAL_RCC_DMA2D_RELEASE_RESET();
 8004d1c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8004d1e:	f022 0210 	bic.w	r2, r2, #16
 8004d22:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8004d24:	b002      	add	sp, #8
 8004d26:	4770      	bx	lr
 8004d28:	58024400 	.word	0x58024400

08004d2c <DSI_MspInit.part.0>:
    __HAL_RCC_DSI_CLK_ENABLE();
 8004d2c:	4b0d      	ldr	r3, [pc, #52]	; (8004d64 <DSI_MspInit.part.0+0x38>)
static void DSI_MspInit(DSI_HandleTypeDef *hdsi)
 8004d2e:	b082      	sub	sp, #8
    __HAL_RCC_DSI_CLK_ENABLE();
 8004d30:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8004d34:	f042 0210 	orr.w	r2, r2, #16
 8004d38:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8004d3c:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8004d40:	f002 0210 	and.w	r2, r2, #16
 8004d44:	9201      	str	r2, [sp, #4]
 8004d46:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_DSI_FORCE_RESET();
 8004d48:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004d4c:	f042 0210 	orr.w	r2, r2, #16
 8004d50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    __HAL_RCC_DSI_RELEASE_RESET();
 8004d54:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004d58:	f022 0210 	bic.w	r2, r2, #16
 8004d5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8004d60:	b002      	add	sp, #8
 8004d62:	4770      	bx	lr
 8004d64:	58024400 	.word	0x58024400

08004d68 <DSI_IO_Write>:
  if(Size <= 1U)
 8004d68:	2b01      	cmp	r3, #1
{
 8004d6a:	b530      	push	{r4, r5, lr}
 8004d6c:	460d      	mov	r5, r1
 8004d6e:	b083      	sub	sp, #12
 8004d70:	4601      	mov	r1, r0
  if(Size <= 1U)
 8004d72:	d909      	bls.n	8004d88 <DSI_IO_Write+0x20>
    if(HAL_DSI_LongWrite(&hlcd_dsi, ChannelNbr, DSI_DCS_LONG_PKT_WRITE, Size, (uint32_t)Reg, pData) != HAL_OK)
 8004d74:	480a      	ldr	r0, [pc, #40]	; (8004da0 <DSI_IO_Write+0x38>)
 8004d76:	e9cd 5200 	strd	r5, r2, [sp]
 8004d7a:	2239      	movs	r2, #57	; 0x39
 8004d7c:	f001 f8d8 	bl	8005f30 <HAL_DSI_LongWrite>
 8004d80:	b958      	cbnz	r0, 8004d9a <DSI_IO_Write+0x32>
  int32_t ret = BSP_ERROR_NONE;
 8004d82:	2000      	movs	r0, #0
}
 8004d84:	b003      	add	sp, #12
 8004d86:	bd30      	pop	{r4, r5, pc}
    if(HAL_DSI_ShortWrite(&hlcd_dsi, ChannelNbr, DSI_DCS_SHORT_PKT_WRITE_P1, Reg, (uint32_t)pData[Size]) != HAL_OK)
 8004d88:	5cd0      	ldrb	r0, [r2, r3]
 8004d8a:	462b      	mov	r3, r5
 8004d8c:	2215      	movs	r2, #21
 8004d8e:	9000      	str	r0, [sp, #0]
 8004d90:	4803      	ldr	r0, [pc, #12]	; (8004da0 <DSI_IO_Write+0x38>)
 8004d92:	f001 f8b9 	bl	8005f08 <HAL_DSI_ShortWrite>
 8004d96:	2800      	cmp	r0, #0
 8004d98:	d0f3      	beq.n	8004d82 <DSI_IO_Write+0x1a>
      ret = BSP_ERROR_BUS_FAILURE;
 8004d9a:	f06f 0007 	mvn.w	r0, #7
 8004d9e:	e7f1      	b.n	8004d84 <DSI_IO_Write+0x1c>
 8004da0:	24019398 	.word	0x24019398

08004da4 <BSP_LCD_Reset>:
  LCD_RESET_GPIO_CLK_ENABLE();
 8004da4:	4b16      	ldr	r3, [pc, #88]	; (8004e00 <BSP_LCD_Reset+0x5c>)
 8004da6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8004daa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
{
 8004dae:	b5f0      	push	{r4, r5, r6, r7, lr}
  LCD_RESET_GPIO_CLK_ENABLE();
 8004db0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
{
 8004db4:	b087      	sub	sp, #28
  LCD_RESET_GPIO_CLK_ENABLE();
 8004db6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
  gpio_init_structure.Pin   = LCD_RESET_PIN;
 8004dba:	2508      	movs	r5, #8
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 8004dbc:	4c11      	ldr	r4, [pc, #68]	; (8004e04 <BSP_LCD_Reset+0x60>)
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8004dbe:	2601      	movs	r6, #1
  LCD_RESET_GPIO_CLK_ENABLE();
 8004dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc4:	2703      	movs	r7, #3
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	a901      	add	r1, sp, #4
  LCD_RESET_GPIO_CLK_ENABLE();
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin   = LCD_RESET_PIN;
 8004dce:	9501      	str	r5, [sp, #4]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dd0:	9704      	str	r7, [sp, #16]
  gpio_init_structure.Pull  = GPIO_PULLUP;
 8004dd2:	e9cd 6602 	strd	r6, r6, [sp, #8]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT , &gpio_init_structure);
 8004dd6:	f001 f99f 	bl	8006118 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_RESET);
 8004dda:	4629      	mov	r1, r5
 8004ddc:	4620      	mov	r0, r4
 8004dde:	2200      	movs	r2, #0
 8004de0:	f001 fab8 	bl	8006354 <HAL_GPIO_WritePin>
  HAL_Delay(20);/* wait 20 ms */
 8004de4:	2014      	movs	r0, #20
 8004de6:	f000 fb9f 	bl	8005528 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT , LCD_RESET_PIN, GPIO_PIN_SET);/* Deactivate XRES */
 8004dea:	4632      	mov	r2, r6
 8004dec:	4629      	mov	r1, r5
 8004dee:	4620      	mov	r0, r4
 8004df0:	f001 fab0 	bl	8006354 <HAL_GPIO_WritePin>
  HAL_Delay(10);/* Wait for 10ms after releasing XRES before sending commands */
 8004df4:	200a      	movs	r0, #10
 8004df6:	f000 fb97 	bl	8005528 <HAL_Delay>
}
 8004dfa:	b007      	add	sp, #28
 8004dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	58024400 	.word	0x58024400
 8004e04:	58021800 	.word	0x58021800

08004e08 <MX_DSIHOST_DSI_Init>:
{
 8004e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  hdsi->Instance = DSI;
 8004e0c:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
{
 8004e10:	b09e      	sub	sp, #120	; 0x78
  hdsi->Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8004e12:	2500      	movs	r5, #0
  hdsi->Init.TXEscapeCkdiv = 4;
 8004e14:	f04f 0904 	mov.w	r9, #4
  hdsi->Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8004e18:	2601      	movs	r6, #1
  PLLInit.PLLNDIV = 100;
 8004e1a:	f04f 0e64 	mov.w	lr, #100	; 0x64
  PLLInit.PLLIDF = DSI_PLL_IN_DIV5;
 8004e1e:	f04f 0c05 	mov.w	ip, #5
  hdsi->Instance = DSI;
 8004e22:	6007      	str	r7, [r0, #0]
  hdsi->Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8004e24:	60c6      	str	r6, [r0, #12]
{
 8004e26:	460f      	mov	r7, r1
  if (HAL_DSI_Init(hdsi, &PLLInit) != HAL_OK)
 8004e28:	4669      	mov	r1, sp
{
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	4690      	mov	r8, r2
 8004e2e:	469a      	mov	sl, r3
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8004e30:	9502      	str	r5, [sp, #8]
  hdsi->Init.TXEscapeCkdiv = 4;
 8004e32:	e9c0 5901 	strd	r5, r9, [r0, #4]
  PLLInit.PLLIDF = DSI_PLL_IN_DIV5;
 8004e36:	e9cd ec00 	strd	lr, ip, [sp]
  if (HAL_DSI_Init(hdsi, &PLLInit) != HAL_OK)
 8004e3a:	f000 fdcd 	bl	80059d8 <HAL_DSI_Init>
 8004e3e:	b118      	cbz	r0, 8004e48 <MX_DSIHOST_DSI_Init+0x40>
    return HAL_ERROR;
 8004e40:	4630      	mov	r0, r6
}
 8004e42:	b01e      	add	sp, #120	; 0x78
 8004e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8004e48:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004e4c:	4a22      	ldr	r2, [pc, #136]	; (8004ed8 <MX_DSIHOST_DSI_Init+0xd0>)
 8004e4e:	4605      	mov	r5, r0
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 8004e50:	4620      	mov	r0, r4
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8004e52:	fb03 2207 	mla	r2, r3, r7, r2
 8004e56:	4b21      	ldr	r3, [pc, #132]	; (8004edc <MX_DSIHOST_DSI_Init+0xd4>)
  VidCfg.Mode = DSI_VID_MODE_BURST;
 8004e58:	2402      	movs	r4, #2
  VidCfg.VerticalFrontPorch = OTM8009A_480X800_VFP;
 8004e5a:	2110      	movs	r1, #16
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8004e5c:	fba3 2302 	umull	r2, r3, r3, r2
  VidCfg.NullPacketSize = 0xFFFU;
 8004e60:	f640 72ff 	movw	r2, #4095	; 0xfff
  VidCfg.HorizontalBackPorch = (OTM8009A_480X800_HBP * 62500U)/27429U;
 8004e64:	f04f 0c4d 	mov.w	ip, #77	; 0x4d
  VidCfg.LPHorizontalFrontPorchEnable  = DSI_LP_HFP_ENABLE;
 8004e68:	f44f 5e00 	mov.w	lr, #8192	; 0x2000
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8004e6c:	0b5b      	lsrs	r3, r3, #13
  VidCfg.VirtualChannelID = 0;
 8004e6e:	9503      	str	r5, [sp, #12]
  VidCfg.LooselyPacked = DSI_LOOSELY_PACKED_DISABLE;
 8004e70:	9505      	str	r5, [sp, #20]
  VidCfg.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8004e72:	950a      	str	r5, [sp, #40]	; 0x28
  VidCfg.VerticalSyncActive = OTM8009A_480X800_VSYNC;
 8004e74:	9610      	str	r6, [sp, #64]	; 0x40
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_ENABLE;
 8004e76:	f44f 4600 	mov.w	r6, #32768	; 0x8000
  VidCfg.VerticalActive = Height;
 8004e7a:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  VidCfg.LPVerticalActiveEnable        = DSI_LP_VACT_ENABLE;
 8004e7e:	f44f 6800 	mov.w	r8, #2048	; 0x800
  VidCfg.FrameBTAAcknowledgeEnable     = DSI_FBTAA_DISABLE;
 8004e82:	951d      	str	r5, [sp, #116]	; 0x74
  VidCfg.HorizontalLine = ((Width + OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP) * 62500U)/27429U;
 8004e84:	930f      	str	r3, [sp, #60]	; 0x3c
  VidCfg.LPVerticalSyncActiveEnable    = DSI_LP_VSYNC_ENABLE;
 8004e86:	f44f 7380 	mov.w	r3, #256	; 0x100
  VidCfg.Mode = DSI_VID_MODE_BURST;
 8004e8a:	9406      	str	r4, [sp, #24]
  VidCfg.LPVerticalFrontPorchEnable    = DSI_LP_VFP_ENABLE;
 8004e8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  VidCfg.NullPacketSize = 0xFFFU;
 8004e90:	9209      	str	r2, [sp, #36]	; 0x24
  VidCfg.LPVerticalBackPorchEnable     = DSI_LP_VBP_ENABLE;
 8004e92:	f44f 7200 	mov.w	r2, #512	; 0x200
  VidCfg.ColorCoding = PixelFormat;
 8004e96:	f8cd a010 	str.w	sl, [sp, #16]
  VidCfg.HorizontalSyncActive = (OTM8009A_480X800_HSYNC * 62500U)/27429U;
 8004e9a:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  VidCfg.HorizontalBackPorch = (OTM8009A_480X800_HBP * 62500U)/27429U;
 8004e9e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_ENABLE;
 8004ea2:	9614      	str	r6, [sp, #80]	; 0x50
  VidCfg.NumberOfChunks = 0;
 8004ea4:	e9cd 7507 	strd	r7, r5, [sp, #28]
  VidCfg.VerticalBackPorch = OTM8009A_480X800_VBP;
 8004ea8:	270f      	movs	r7, #15
  VidCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8004eaa:	e9cd 550b 	strd	r5, r5, [sp, #44]	; 0x2c
  VidCfg.LPHorizontalBackPorchEnable   = DSI_LP_HBP_ENABLE;
 8004eae:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  VidCfg.VerticalFrontPorch = OTM8009A_480X800_VFP;
 8004eb2:	e9cd 7111 	strd	r7, r1, [sp, #68]	; 0x44
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 8004eb6:	a903      	add	r1, sp, #12
  VidCfg.LPVACTLargestPacketSize = 4;
 8004eb8:	e9cd 9915 	strd	r9, r9, [sp, #84]	; 0x54
  VidCfg.LPHorizontalBackPorchEnable   = DSI_LP_HBP_ENABLE;
 8004ebc:	e9cd e517 	strd	lr, r5, [sp, #92]	; 0x5c
  VidCfg.LPVerticalFrontPorchEnable    = DSI_LP_VFP_ENABLE;
 8004ec0:	e9cd 8419 	strd	r8, r4, [sp, #100]	; 0x64
  VidCfg.LPVerticalSyncActiveEnable    = DSI_LP_VSYNC_ENABLE;
 8004ec4:	e9cd 231b 	strd	r2, r3, [sp, #108]	; 0x6c
  if (HAL_DSI_ConfigVideoMode(hdsi, &VidCfg) != HAL_OK)
 8004ec8:	f000 febe 	bl	8005c48 <HAL_DSI_ConfigVideoMode>
  return HAL_OK;
 8004ecc:	3800      	subs	r0, #0
 8004ece:	bf18      	it	ne
 8004ed0:	2001      	movne	r0, #1
}
 8004ed2:	b01e      	add	sp, #120	; 0x78
 8004ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ed8:	0042c1d8 	.word	0x0042c1d8
 8004edc:	4c751ce3 	.word	0x4c751ce3

08004ee0 <MX_LTDC_Init>:
{
 8004ee0:	b4f0      	push	{r4, r5, r6, r7}
  hltdc->Instance = LTDC;
 8004ee2:	4d0e      	ldr	r5, [pc, #56]	; (8004f1c <MX_LTDC_Init+0x3c>)
  hltdc->Init.AccumulatedActiveW = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP - 1;
 8004ee4:	f101 0423 	add.w	r4, r1, #35	; 0x23
  hltdc->Init.TotalWidth         = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP - 1;
 8004ee8:	3145      	adds	r1, #69	; 0x45
  hltdc->Init.HorizontalSync     = OTM8009A_480X800_HSYNC - 1;
 8004eea:	2701      	movs	r7, #1
  hltdc->Instance = LTDC;
 8004eec:	6005      	str	r5, [r0, #0]
  hltdc->Init.AccumulatedVBP     = OTM8009A_480X800_VSYNC + OTM8009A_480X800_VBP - 1;
 8004eee:	250f      	movs	r5, #15
  hltdc->Init.AccumulatedHBP     = OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP - 1;
 8004ef0:	2623      	movs	r6, #35	; 0x23
  hltdc->Init.AccumulatedActiveW = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP - 1;
 8004ef2:	6244      	str	r4, [r0, #36]	; 0x24
  hltdc->Init.TotalWidth         = OTM8009A_480X800_HSYNC + Width + OTM8009A_480X800_HBP + OTM8009A_480X800_HFP - 1;
 8004ef4:	62c1      	str	r1, [r0, #44]	; 0x2c
  hltdc->Init.AccumulatedActiveH = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP - 1;
 8004ef6:	1954      	adds	r4, r2, r5
  hltdc->Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8004ef8:	2100      	movs	r1, #0
  hltdc->Init.TotalHeigh         = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP + OTM8009A_480X800_VFP - 1;
 8004efa:	321f      	adds	r2, #31
  hltdc->Init.HorizontalSync     = OTM8009A_480X800_HSYNC - 1;
 8004efc:	6147      	str	r7, [r0, #20]
  hltdc->Init.AccumulatedHBP     = OTM8009A_480X800_HSYNC + OTM8009A_480X800_HBP - 1;
 8004efe:	61c6      	str	r6, [r0, #28]
  hltdc->Init.AccumulatedVBP     = OTM8009A_480X800_VSYNC + OTM8009A_480X800_VBP - 1;
 8004f00:	6205      	str	r5, [r0, #32]
  hltdc->Init.AccumulatedActiveH = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP - 1;
 8004f02:	6284      	str	r4, [r0, #40]	; 0x28
  hltdc->Init.Backcolor.Blue  = 0x00;
 8004f04:	8681      	strh	r1, [r0, #52]	; 0x34
  hltdc->Init.Backcolor.Red   = 0x00;
 8004f06:	f880 1036 	strb.w	r1, [r0, #54]	; 0x36
  hltdc->Init.TotalHeigh         = OTM8009A_480X800_VSYNC + Height + OTM8009A_480X800_VBP + OTM8009A_480X800_VFP - 1;
 8004f0a:	6302      	str	r2, [r0, #48]	; 0x30
  hltdc->Init.VerticalSync       = OTM8009A_480X800_VSYNC - 1;
 8004f0c:	6181      	str	r1, [r0, #24]
}
 8004f0e:	bcf0      	pop	{r4, r5, r6, r7}
  hltdc->Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8004f10:	e9c0 1101 	strd	r1, r1, [r0, #4]
  hltdc->Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8004f14:	e9c0 1103 	strd	r1, r1, [r0, #12]
  return HAL_LTDC_Init(hltdc);
 8004f18:	f001 bada 	b.w	80064d0 <HAL_LTDC_Init>
 8004f1c:	50001000 	.word	0x50001000

08004f20 <MX_LTDC_ConfigLayer>:
{
 8004f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f22:	4613      	mov	r3, r2
 8004f24:	b08f      	sub	sp, #60	; 0x3c
  pLayerCfg.Alpha = 255;
 8004f26:	24ff      	movs	r4, #255	; 0xff
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8004f28:	460a      	mov	r2, r1
  pLayerCfg.WindowY0 = Config->Y0;
 8004f2a:	6899      	ldr	r1, [r3, #8]
  pLayerCfg.Alpha0 = 0;
 8004f2c:	2500      	movs	r5, #0
  pLayerCfg.Alpha = 255;
 8004f2e:	9406      	str	r4, [sp, #24]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8004f30:	f44f 67c0 	mov.w	r7, #1536	; 0x600
  pLayerCfg.WindowY0 = Config->Y0;
 8004f34:	9103      	str	r1, [sp, #12]
  pLayerCfg.Alpha0 = 0;
 8004f36:	9507      	str	r5, [sp, #28]
  pLayerCfg.Backcolor.Blue = 0;
 8004f38:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Red = 0;
 8004f3c:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  pLayerCfg.WindowX1 = Config->X1;
 8004f40:	e9d3 4600 	ldrd	r4, r6, [r3]
  pLayerCfg.WindowX0 = Config->X0;
 8004f44:	9401      	str	r4, [sp, #4]
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 8004f46:	1b34      	subs	r4, r6, r4
  pLayerCfg.WindowX1 = Config->X1;
 8004f48:	9602      	str	r6, [sp, #8]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8004f4a:	2607      	movs	r6, #7
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 8004f4c:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.WindowY1 = Config->Y1;
 8004f4e:	68dc      	ldr	r4, [r3, #12]
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 8004f50:	1a61      	subs	r1, r4, r1
  pLayerCfg.WindowY1 = Config->Y1;
 8004f52:	9404      	str	r4, [sp, #16]
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 8004f54:	910c      	str	r1, [sp, #48]	; 0x30
  pLayerCfg.FBStartAdress = Config->Address;
 8004f56:	e9d3 1304 	ldrd	r1, r3, [r3, #16]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8004f5a:	e9cd 7608 	strd	r7, r6, [sp, #32]
  pLayerCfg.PixelFormat = Config->PixelFormat;
 8004f5e:	9105      	str	r1, [sp, #20]
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8004f60:	a901      	add	r1, sp, #4
  pLayerCfg.FBStartAdress = Config->Address;
 8004f62:	930a      	str	r3, [sp, #40]	; 0x28
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8004f64:	f001 fb8e 	bl	8006684 <HAL_LTDC_ConfigLayer>
}
 8004f68:	b00f      	add	sp, #60	; 0x3c
 8004f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f6c <MX_LTDC_ClockConfig>:
{
 8004f6c:	b530      	push	{r4, r5, lr}
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 8004f6e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
{
 8004f72:	b0b1      	sub	sp, #196	; 0xc4
  PeriphClkInitStruct.PLL3.PLL3M      = 5U;
 8004f74:	2005      	movs	r0, #5
  PeriphClkInitStruct.PLL3.PLL3P      = 2U;
 8004f76:	2202      	movs	r2, #2
  PeriphClkInitStruct.PLL3.PLL3RGE    = RCC_PLLCFGR_PLL3RGE_2;
 8004f78:	f44f 6100 	mov.w	r1, #2048	; 0x800
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 8004f7c:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.PLL3.PLL3N      = 132U;
 8004f7e:	2584      	movs	r5, #132	; 0x84
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8004f80:	2300      	movs	r3, #0
  PeriphClkInitStruct.PLL3.PLL3R      = 24U;
 8004f82:	2418      	movs	r4, #24
  PeriphClkInitStruct.PLL3.PLL3M      = 5U;
 8004f84:	9009      	str	r0, [sp, #36]	; 0x24
  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8004f86:	4668      	mov	r0, sp
  PeriphClkInitStruct.PLL3.PLL3FRACN  = 0U;
 8004f88:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3P      = 2U;
 8004f8a:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3R      = 24U;
 8004f8e:	e9cd 240c 	strd	r2, r4, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8004f92:	e9cd 130e 	strd	r1, r3, [sp, #56]	; 0x38
  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8004f96:	f002 fa55 	bl	8007444 <HAL_RCCEx_PeriphCLKConfig>
}
 8004f9a:	b031      	add	sp, #196	; 0xc4
 8004f9c:	bd30      	pop	{r4, r5, pc}
 8004f9e:	bf00      	nop

08004fa0 <BSP_LCD_InitEx>:
{
 8004fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 8004fa4:	2901      	cmp	r1, #1
{
 8004fa6:	b093      	sub	sp, #76	; 0x4c
 8004fa8:	461d      	mov	r5, r3
 8004faa:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004fae:	9103      	str	r1, [sp, #12]
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 8004fb0:	f200 80f2 	bhi.w	8005198 <BSP_LCD_InitEx+0x1f8>
 8004fb4:	1e03      	subs	r3, r0, #0
 8004fb6:	bf18      	it	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	f040 80ec 	bne.w	8005198 <BSP_LCD_InitEx+0x1f8>
     ((PixelFormat != LCD_PIXEL_FORMAT_RGB565) && (PixelFormat != LTDC_PIXEL_FORMAT_RGB888)))
 8004fc0:	1e51      	subs	r1, r2, #1
  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 8004fc2:	2901      	cmp	r1, #1
 8004fc4:	f200 80e8 	bhi.w	8005198 <BSP_LCD_InitEx+0x1f8>
    if(PixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8004fc8:	2a02      	cmp	r2, #2
 8004fca:	f000 80ab 	beq.w	8005124 <BSP_LCD_InitEx+0x184>
      ctrl_pixel_format = OTM8009A_FORMAT_RGB888;
 8004fce:	9301      	str	r3, [sp, #4]
      Lcd_Ctx[Instance].BppFactor = 4U;
 8004fd0:	2104      	movs	r1, #4
      dsi_pixel_format = DSI_RGB888;
 8004fd2:	2305      	movs	r3, #5
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8004fd4:	4c72      	ldr	r4, [pc, #456]	; (80051a0 <BSP_LCD_InitEx+0x200>)
    BSP_LCD_Reset(Instance);
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	4f72      	ldr	r7, [pc, #456]	; (80051a4 <BSP_LCD_InitEx+0x204>)
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8004fda:	2600      	movs	r6, #0
 8004fdc:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 8004fde:	f44f 5980 	mov.w	r9, #4096	; 0x1000
 8004fe2:	6139      	str	r1, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8004fe4:	f04f 0b02 	mov.w	fp, #2
    Lcd_Ctx[Instance].PixelFormat = PixelFormat;
 8004fe8:	60fa      	str	r2, [r7, #12]
  gpio_init_structure.Pin       = LCD_TE_PIN;
 8004fea:	f04f 0a04 	mov.w	sl, #4
    Lcd_Ctx[Instance].XSize  = Width;
 8004fee:	603d      	str	r5, [r7, #0]
    Lcd_Ctx[Instance].YSize  = Height;
 8004ff0:	f8c7 8004 	str.w	r8, [r7, #4]
    BSP_LCD_Reset(Instance);
 8004ff4:	f7ff fed6 	bl	8004da4 <BSP_LCD_Reset>
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8004ff8:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8004ffc:	2201      	movs	r2, #1
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8004ffe:	a90c      	add	r1, sp, #48	; 0x30
 8005000:	4869      	ldr	r0, [pc, #420]	; (80051a8 <BSP_LCD_InitEx+0x208>)
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005002:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
 8005006:	f8c4 c0e0 	str.w	ip, [r4, #224]	; 0xe0
 800500a:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 800500e:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8005012:	f40c 7c00 	and.w	ip, ip, #512	; 0x200
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8005016:	920d      	str	r2, [sp, #52]	; 0x34
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005018:	960e      	str	r6, [sp, #56]	; 0x38
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800501a:	f8cd c014 	str.w	ip, [sp, #20]
 800501e:	f8dd c014 	ldr.w	ip, [sp, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005022:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8005026:	f001 f877 	bl	8006118 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800502a:	2201      	movs	r2, #1
 800502c:	4649      	mov	r1, r9
 800502e:	485e      	ldr	r0, [pc, #376]	; (80051a8 <BSP_LCD_InitEx+0x208>)
 8005030:	f001 f990 	bl	8006354 <HAL_GPIO_WritePin>
  LCD_TE_GPIO_CLK_ENABLE();
 8005034:	f8d4 c0e0 	ldr.w	ip, [r4, #224]	; 0xe0
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 8005038:	a90c      	add	r1, sp, #48	; 0x30
 800503a:	485b      	ldr	r0, [pc, #364]	; (80051a8 <BSP_LCD_InitEx+0x208>)
  LCD_TE_GPIO_CLK_ENABLE();
 800503c:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
    hlcd_dma2d.Instance = DMA2D;
 8005040:	f8df 9194 	ldr.w	r9, [pc, #404]	; 80051d8 <BSP_LCD_InitEx+0x238>
  LCD_TE_GPIO_CLK_ENABLE();
 8005044:	f8c4 c0e0 	str.w	ip, [r4, #224]	; 0xe0
 8005048:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 800504c:	960d      	str	r6, [sp, #52]	; 0x34
  LCD_TE_GPIO_CLK_ENABLE();
 800504e:	f404 7400 	and.w	r4, r4, #512	; 0x200
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005052:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  gpio_init_structure.Pin       = LCD_TE_PIN;
 8005056:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
  LCD_TE_GPIO_CLK_ENABLE();
 800505a:	9406      	str	r4, [sp, #24]
 800505c:	9c06      	ldr	r4, [sp, #24]
  HAL_GPIO_Init(LCD_TE_GPIO_PORT, &gpio_init_structure);
 800505e:	f001 f85b 	bl	8006118 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LCD_TE_GPIO_PORT, LCD_TE_PIN, GPIO_PIN_SET);
 8005062:	2201      	movs	r2, #1
 8005064:	4651      	mov	r1, sl
 8005066:	4850      	ldr	r0, [pc, #320]	; (80051a8 <BSP_LCD_InitEx+0x208>)
 8005068:	f001 f974 	bl	8006354 <HAL_GPIO_WritePin>
  HAL_NVIC_SetPriority(LTDC_IRQn, 0x0F, 0);
 800506c:	4632      	mov	r2, r6
 800506e:	210f      	movs	r1, #15
 8005070:	2058      	movs	r0, #88	; 0x58
 8005072:	f000 fa8d 	bl	8005590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8005076:	2058      	movs	r0, #88	; 0x58
 8005078:	f000 fac4 	bl	8005604 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2D_IRQn, 0x0F, 0);
 800507c:	4632      	mov	r2, r6
 800507e:	210f      	movs	r1, #15
 8005080:	205a      	movs	r0, #90	; 0x5a
 8005082:	f000 fa85 	bl	8005590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8005086:	205a      	movs	r0, #90	; 0x5a
 8005088:	f000 fabc 	bl	8005604 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DSI_IRQn, 0x0F, 0);
 800508c:	4632      	mov	r2, r6
 800508e:	210f      	movs	r1, #15
 8005090:	207b      	movs	r0, #123	; 0x7b
 8005092:	f000 fa7d 	bl	8005590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8005096:	207b      	movs	r0, #123	; 0x7b
 8005098:	f000 fab4 	bl	8005604 <HAL_NVIC_EnableIRQ>
    hlcd_ltdc.Instance = LTDC;
 800509c:	4c43      	ldr	r4, [pc, #268]	; (80051ac <BSP_LCD_InitEx+0x20c>)
    hlcd_dma2d.Instance = DMA2D;
 800509e:	4844      	ldr	r0, [pc, #272]	; (80051b0 <BSP_LCD_InitEx+0x210>)
    hlcd_dsi.Instance = DSI;
 80050a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80050a4:	4943      	ldr	r1, [pc, #268]	; (80051b4 <BSP_LCD_InitEx+0x214>)
    hlcd_ltdc.Instance = LTDC;
 80050a6:	4e44      	ldr	r6, [pc, #272]	; (80051b8 <BSP_LCD_InitEx+0x218>)
    hlcd_dsi.Instance = DSI;
 80050a8:	600a      	str	r2, [r1, #0]
    hlcd_ltdc.Instance = LTDC;
 80050aa:	6026      	str	r6, [r4, #0]
    hlcd_dma2d.Instance = DMA2D;
 80050ac:	f8c9 0000 	str.w	r0, [r9]
  if(hltdc->Instance == LTDC)
 80050b0:	f7ff fe04 	bl	8004cbc <LTDC_MspInit.part.0>
  if(hdma2d->Instance == DMA2D)
 80050b4:	f8d9 2000 	ldr.w	r2, [r9]
 80050b8:	9b02      	ldr	r3, [sp, #8]
 80050ba:	4282      	cmp	r2, r0
 80050bc:	d03a      	beq.n	8005134 <BSP_LCD_InitEx+0x194>
  if(hdsi->Instance == DSI)
 80050be:	680a      	ldr	r2, [r1, #0]
 80050c0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80050c4:	d031      	beq.n	800512a <BSP_LCD_InitEx+0x18a>
    if(MX_DSIHOST_DSI_Init(&hlcd_dsi, Width, Height, dsi_pixel_format) != HAL_OK)
 80050c6:	4642      	mov	r2, r8
 80050c8:	4629      	mov	r1, r5
 80050ca:	483a      	ldr	r0, [pc, #232]	; (80051b4 <BSP_LCD_InitEx+0x214>)
 80050cc:	f7ff fe9c 	bl	8004e08 <MX_DSIHOST_DSI_Init>
 80050d0:	2800      	cmp	r0, #0
 80050d2:	d15c      	bne.n	800518e <BSP_LCD_InitEx+0x1ee>
    else if(MX_LTDC_ClockConfig(&hlcd_ltdc) != HAL_OK)
 80050d4:	4835      	ldr	r0, [pc, #212]	; (80051ac <BSP_LCD_InitEx+0x20c>)
 80050d6:	f7ff ff49 	bl	8004f6c <MX_LTDC_ClockConfig>
 80050da:	2800      	cmp	r0, #0
 80050dc:	d157      	bne.n	800518e <BSP_LCD_InitEx+0x1ee>
     if(MX_LTDC_Init(&hlcd_ltdc, Width, Height) != HAL_OK)
 80050de:	4642      	mov	r2, r8
 80050e0:	4629      	mov	r1, r5
 80050e2:	4832      	ldr	r0, [pc, #200]	; (80051ac <BSP_LCD_InitEx+0x20c>)
 80050e4:	f7ff fefc 	bl	8004ee0 <MX_LTDC_Init>
 80050e8:	2800      	cmp	r0, #0
 80050ea:	d150      	bne.n	800518e <BSP_LCD_InitEx+0x1ee>
      if(BSP_SDRAM_Init(0) != BSP_ERROR_NONE)
 80050ec:	f000 f8b2 	bl	8005254 <BSP_SDRAM_Init>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	d14c      	bne.n	800518e <BSP_LCD_InitEx+0x1ee>
      config.PixelFormat = ltdc_pixel_format;
 80050f4:	9c01      	ldr	r4, [sp, #4]
      config.Address     = LCD_LAYER_0_ADDRESS;
 80050f6:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 80050fa:	4601      	mov	r1, r0
      config.X0          = 0;
 80050fc:	900c      	str	r0, [sp, #48]	; 0x30
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 80050fe:	aa0c      	add	r2, sp, #48	; 0x30
      config.Y1          = Height;
 8005100:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
      config.Y0          = 0;
 8005104:	e9cd 500d 	strd	r5, r0, [sp, #52]	; 0x34
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8005108:	4828      	ldr	r0, [pc, #160]	; (80051ac <BSP_LCD_InitEx+0x20c>)
      config.Address     = LCD_LAYER_0_ADDRESS;
 800510a:	e9cd 4310 	strd	r4, r3, [sp, #64]	; 0x40
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 800510e:	f7ff ff07 	bl	8004f20 <MX_LTDC_ConfigLayer>
 8005112:	4604      	mov	r4, r0
 8005114:	b190      	cbz	r0, 800513c <BSP_LCD_InitEx+0x19c>
        ret = BSP_ERROR_PERIPH_FAILURE;
 8005116:	f06f 0003 	mvn.w	r0, #3
    Lcd_Ctx[Instance].ReloadEnable = 1U;
 800511a:	2301      	movs	r3, #1
 800511c:	61bb      	str	r3, [r7, #24]
}
 800511e:	b013      	add	sp, #76	; 0x4c
 8005120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      Lcd_Ctx[Instance].BppFactor = 2U;
 8005124:	4611      	mov	r1, r2
      ctrl_pixel_format = OTM8009A_FORMAT_RBG565;
 8005126:	9201      	str	r2, [sp, #4]
 8005128:	e754      	b.n	8004fd4 <BSP_LCD_InitEx+0x34>
 800512a:	9302      	str	r3, [sp, #8]
 800512c:	f7ff fdfe 	bl	8004d2c <DSI_MspInit.part.0>
 8005130:	9b02      	ldr	r3, [sp, #8]
 8005132:	e7c8      	b.n	80050c6 <BSP_LCD_InitEx+0x126>
 8005134:	f7ff fde0 	bl	8004cf8 <DMA2D_MspInit.part.0>
 8005138:	9b02      	ldr	r3, [sp, #8]
 800513a:	e7c0      	b.n	80050be <BSP_LCD_InitEx+0x11e>
        (void)HAL_DSI_Start(&hlcd_dsi);
 800513c:	481d      	ldr	r0, [pc, #116]	; (80051b4 <BSP_LCD_InitEx+0x214>)
 800513e:	f000 febb 	bl	8005eb8 <HAL_DSI_Start>
        (void)HAL_DSI_ConfigFlowControl(&hlcd_dsi, DSI_FLOW_CONTROL_BTA);
 8005142:	2104      	movs	r1, #4
 8005144:	481b      	ldr	r0, [pc, #108]	; (80051b4 <BSP_LCD_InitEx+0x214>)
 8005146:	f000 fea3 	bl	8005e90 <HAL_DSI_ConfigFlowControl>
  OTM8009A_IO_t              IOCtx;
  static OTM8009A_Object_t   OTM8009AObj;

  /* Configure the audio driver */
  IOCtx.Address     = 0;
  IOCtx.GetTick     = BSP_GetTick;
 800514a:	4b1c      	ldr	r3, [pc, #112]	; (80051bc <BSP_LCD_InitEx+0x21c>)
  IOCtx.WriteReg    = DSI_IO_Write;
  IOCtx.ReadReg     = DSI_IO_Read;

  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 800514c:	4d1c      	ldr	r5, [pc, #112]	; (80051c0 <BSP_LCD_InitEx+0x220>)
 800514e:	a908      	add	r1, sp, #32
  IOCtx.WriteReg    = DSI_IO_Write;
 8005150:	4a1c      	ldr	r2, [pc, #112]	; (80051c4 <BSP_LCD_InitEx+0x224>)
  IOCtx.GetTick     = BSP_GetTick;
 8005152:	930b      	str	r3, [sp, #44]	; 0x2c
  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 8005154:	4628      	mov	r0, r5
  IOCtx.ReadReg     = DSI_IO_Read;
 8005156:	4b1c      	ldr	r3, [pc, #112]	; (80051c8 <BSP_LCD_InitEx+0x228>)
  IOCtx.Address     = 0;
 8005158:	f8ad 4020 	strh.w	r4, [sp, #32]
  IOCtx.ReadReg     = DSI_IO_Read;
 800515c:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  if(OTM8009A_RegisterBusIO(&OTM8009AObj, &IOCtx) != OTM8009A_OK)
 8005160:	f7ff fb22 	bl	80047a8 <OTM8009A_RegisterBusIO>
 8005164:	b980      	cbnz	r0, 8005188 <BSP_LCD_InitEx+0x1e8>
  {
    ret = BSP_ERROR_BUS_FAILURE;
  }
  else
  {
    Lcd_CompObj = &OTM8009AObj;
 8005166:	4c19      	ldr	r4, [pc, #100]	; (80051cc <BSP_LCD_InitEx+0x22c>)

    if(OTM8009A_ReadID(Lcd_CompObj, &id) != OTM8009A_OK)
 8005168:	4628      	mov	r0, r5
 800516a:	a907      	add	r1, sp, #28
    Lcd_CompObj = &OTM8009AObj;
 800516c:	6025      	str	r5, [r4, #0]
    if(OTM8009A_ReadID(Lcd_CompObj, &id) != OTM8009A_OK)
 800516e:	f7ff fb07 	bl	8004780 <OTM8009A_ReadID>
 8005172:	b948      	cbnz	r0, 8005188 <BSP_LCD_InitEx+0x1e8>
      ret = BSP_ERROR_COMPONENT_FAILURE;
    }

    else
    {
      Lcd_Drv = (LCD_Drv_t *)(void *) &OTM8009A_LCD_Driver;
 8005174:	4b16      	ldr	r3, [pc, #88]	; (80051d0 <BSP_LCD_InitEx+0x230>)
 8005176:	4d17      	ldr	r5, [pc, #92]	; (80051d4 <BSP_LCD_InitEx+0x234>)
      if(Lcd_Drv->Init(Lcd_CompObj, ColorCoding, Orientation) != OTM8009A_OK)
 8005178:	6820      	ldr	r0, [r4, #0]
 800517a:	9a03      	ldr	r2, [sp, #12]
 800517c:	9901      	ldr	r1, [sp, #4]
 800517e:	681c      	ldr	r4, [r3, #0]
      Lcd_Drv = (LCD_Drv_t *)(void *) &OTM8009A_LCD_Driver;
 8005180:	602b      	str	r3, [r5, #0]
      if(Lcd_Drv->Init(Lcd_CompObj, ColorCoding, Orientation) != OTM8009A_OK)
 8005182:	47a0      	blx	r4
 8005184:	2800      	cmp	r0, #0
 8005186:	d0c8      	beq.n	800511a <BSP_LCD_InitEx+0x17a>
          ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005188:	f06f 0006 	mvn.w	r0, #6
 800518c:	e7c5      	b.n	800511a <BSP_LCD_InitEx+0x17a>
      ret = BSP_ERROR_PERIPH_FAILURE;
 800518e:	f06f 0003 	mvn.w	r0, #3
}
 8005192:	b013      	add	sp, #76	; 0x4c
 8005194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 8005198:	f06f 0001 	mvn.w	r0, #1
 800519c:	e7bf      	b.n	800511e <BSP_LCD_InitEx+0x17e>
 800519e:	bf00      	nop
 80051a0:	58024400 	.word	0x58024400
 80051a4:	2401937c 	.word	0x2401937c
 80051a8:	58022400 	.word	0x58022400
 80051ac:	240192d4 	.word	0x240192d4
 80051b0:	52001000 	.word	0x52001000
 80051b4:	24019398 	.word	0x24019398
 80051b8:	50001000 	.word	0x50001000
 80051bc:	080047f9 	.word	0x080047f9
 80051c0:	2400918c 	.word	0x2400918c
 80051c4:	08004d69 	.word	0x08004d69
 80051c8:	08004989 	.word	0x08004989
 80051cc:	24009184 	.word	0x24009184
 80051d0:	24009010 	.word	0x24009010
 80051d4:	24009188 	.word	0x24009188
 80051d8:	240193b4 	.word	0x240193b4

080051dc <BSP_LCD_Init>:
{
 80051dc:	b510      	push	{r4, lr}
  return BSP_LCD_InitEx(Instance, Orientation, LCD_PIXEL_FORMAT_RGB888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 80051de:	f44f 74f0 	mov.w	r4, #480	; 0x1e0
{
 80051e2:	b082      	sub	sp, #8
  return BSP_LCD_InitEx(Instance, Orientation, LCD_PIXEL_FORMAT_RGB888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 80051e4:	f44f 7348 	mov.w	r3, #800	; 0x320
 80051e8:	2201      	movs	r2, #1
 80051ea:	9400      	str	r4, [sp, #0]
 80051ec:	f7ff fed8 	bl	8004fa0 <BSP_LCD_InitEx>
}
 80051f0:	b002      	add	sp, #8
 80051f2:	bd10      	pop	{r4, pc}

080051f4 <MX_SDRAM_Init>:
  * @param  hSdram SDRAM handle
  * @retval HAL status
  */

__weak HAL_StatusTypeDef MX_SDRAM_Init(SDRAM_HandleTypeDef *hSdram)
{
 80051f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  FMC_SDRAM_TimingTypeDef sdram_timing;

  /* SDRAM device configuration */
  hSdram->Instance = FMC_SDRAM_DEVICE;
 80051f6:	4915      	ldr	r1, [pc, #84]	; (800524c <MX_SDRAM_Init+0x58>)

  /* SDRAM handle configuration */
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_9;
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 80051f8:	2620      	movs	r6, #32
  hSdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80051fa:	2540      	movs	r5, #64	; 0x40
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 80051fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005200:	f44f 5480 	mov.w	r4, #4096	; 0x1000
{
 8005204:	b089      	sub	sp, #36	; 0x24
  hsdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005206:	4b12      	ldr	r3, [pc, #72]	; (8005250 <MX_SDRAM_Init+0x5c>)
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8005208:	f44f 77c0 	mov.w	r7, #384	; 0x180
  hSdram->Instance = FMC_SDRAM_DEVICE;
 800520c:	6001      	str	r1, [r0, #0]
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
 800520e:	2101      	movs	r1, #1
  hSdram->Init.MemoryDataWidth    = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8005210:	6106      	str	r6, [r0, #16]
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005212:	2604      	movs	r6, #4
  hSdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005214:	6145      	str	r5, [r0, #20]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005216:	2500      	movs	r5, #0
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8005218:	6202      	str	r2, [r0, #32]

  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  sdram_timing.LoadToActiveDelay    = 2;
 800521a:	2202      	movs	r2, #2
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 800521c:	6244      	str	r4, [r0, #36]	; 0x24
  sdram_timing.ExitSelfRefreshDelay = 7;
 800521e:	2407      	movs	r4, #7
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8005220:	6187      	str	r7, [r0, #24]
  hSdram->Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005222:	60c6      	str	r6, [r0, #12]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005224:	61c5      	str	r5, [r0, #28]
  sdram_timing.SelfRefreshTime      = 4;
 8005226:	9603      	str	r6, [sp, #12]
  sdram_timing.LoadToActiveDelay    = 2;
 8005228:	9201      	str	r2, [sp, #4]
  sdram_timing.RowCycleDelay        = 7;
  sdram_timing.WriteRecoveryTime    = 2;
  sdram_timing.RPDelay              = 2;
  sdram_timing.RCDDelay             = 2;
 800522a:	9207      	str	r2, [sp, #28]
  sdram_timing.ExitSelfRefreshDelay = 7;
 800522c:	9402      	str	r4, [sp, #8]
  sdram_timing.RowCycleDelay        = 7;
 800522e:	9404      	str	r4, [sp, #16]
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8005230:	e9c0 1101 	strd	r1, r1, [r0, #4]

  /* SDRAM controller initialization */
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 8005234:	eb0d 0106 	add.w	r1, sp, r6
  hsdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005238:	629d      	str	r5, [r3, #40]	; 0x28
  sdram_timing.RPDelay              = 2;
 800523a:	e9cd 2205 	strd	r2, r2, [sp, #20]
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 800523e:	f002 febb 	bl	8007fb8 <HAL_SDRAM_Init>
  {
    return  HAL_ERROR;
  }
  return HAL_OK;
}
 8005242:	1b40      	subs	r0, r0, r5
 8005244:	bf18      	it	ne
 8005246:	2001      	movne	r0, #1
 8005248:	b009      	add	sp, #36	; 0x24
 800524a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800524c:	52004140 	.word	0x52004140
 8005250:	2401941c 	.word	0x2401941c

08005254 <BSP_SDRAM_Init>:
  if(Instance >=SDRAM_INSTANCES_NBR)
 8005254:	2800      	cmp	r0, #0
 8005256:	f040 80e1 	bne.w	800541c <BSP_SDRAM_Init+0x1c8>
{
  static MDMA_HandleTypeDef mdma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800525a:	4b73      	ldr	r3, [pc, #460]	; (8005428 <BSP_SDRAM_Init+0x1d4>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOI_CLK_ENABLE();

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800525c:	2101      	movs	r1, #1
  __HAL_RCC_FMC_CLK_ENABLE();
 800525e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005262:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
{
 8005266:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_FMC_CLK_ENABLE();
 8005268:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
{
 800526c:	b08f      	sub	sp, #60	; 0x3c
  __HAL_RCC_FMC_CLK_ENABLE();
 800526e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005272:	4605      	mov	r5, r0
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005274:	2002      	movs	r0, #2
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005276:	240c      	movs	r4, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 8005278:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800527c:	2703      	movs	r7, #3
  /* Configure common MDMA parameters */
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
  mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
  mdma_handle.Init.SourceInc                = MDMA_SRC_INC_WORD;
 800527e:	f240 2602 	movw	r6, #514	; 0x202
  __HAL_RCC_FMC_CLK_ENABLE();
 8005282:	9201      	str	r2, [sp, #4]
 8005284:	9a01      	ldr	r2, [sp, #4]
  SDRAM_MDMAx_CLK_ENABLE();
 8005286:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800528a:	430a      	orrs	r2, r1
 800528c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005290:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005294:	400a      	ands	r2, r1
 8005296:	9202      	str	r2, [sp, #8]
 8005298:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800529a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800529e:	f042 0208 	orr.w	r2, r2, #8
 80052a2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80052a6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052aa:	f002 0208 	and.w	r2, r2, #8
 80052ae:	9203      	str	r2, [sp, #12]
 80052b0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80052b2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052b6:	f042 0210 	orr.w	r2, r2, #16
 80052ba:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80052be:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052c2:	f002 0210 	and.w	r2, r2, #16
 80052c6:	9204      	str	r2, [sp, #16]
 80052c8:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80052ca:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052ce:	f042 0220 	orr.w	r2, r2, #32
 80052d2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80052d6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052da:	f002 0220 	and.w	r2, r2, #32
 80052de:	9205      	str	r2, [sp, #20]
 80052e0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80052e2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052ea:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80052ee:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052f2:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80052f6:	9206      	str	r2, [sp, #24]
 80052f8:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80052fa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005302:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005306:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800530a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800530e:	9207      	str	r2, [sp, #28]
 8005310:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005312:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8005316:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800531a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 800531e:	f24c 7203 	movw	r2, #50947	; 0xc703
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005326:	900a      	str	r0, [sp, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005328:	f403 7380 	and.w	r3, r3, #256	; 0x100
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800532c:	483f      	ldr	r0, [pc, #252]	; (800542c <BSP_SDRAM_Init+0x1d8>)
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800532e:	910b      	str	r1, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8005330:	a909      	add	r1, sp, #36	; 0x24
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005332:	9308      	str	r3, [sp, #32]
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8005334:	9209      	str	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005336:	9b08      	ldr	r3, [sp, #32]
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005338:	940d      	str	r4, [sp, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800533a:	970c      	str	r7, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800533c:	f000 feec 	bl	8006118 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005340:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8005344:	a909      	add	r1, sp, #36	; 0x24
 8005346:	483a      	ldr	r0, [pc, #232]	; (8005430 <BSP_SDRAM_Init+0x1dc>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005348:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800534a:	f000 fee5 	bl	8006118 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800534e:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005352:	a909      	add	r1, sp, #36	; 0x24
 8005354:	4837      	ldr	r0, [pc, #220]	; (8005434 <BSP_SDRAM_Init+0x1e0>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8005356:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005358:	f000 fede 	bl	8006118 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 /*| GPIO_PIN_3 */|\
 800535c:	f248 1337 	movw	r3, #33079	; 0x8137
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005360:	a909      	add	r1, sp, #36	; 0x24
 8005362:	4835      	ldr	r0, [pc, #212]	; (8005438 <BSP_SDRAM_Init+0x1e4>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 /*| GPIO_PIN_3 */|\
 8005364:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005366:	f000 fed7 	bl	8006118 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 800536a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 800536e:	a909      	add	r1, sp, #36	; 0x24
 8005370:	4832      	ldr	r0, [pc, #200]	; (800543c <BSP_SDRAM_Init+0x1e8>)
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8005372:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8005374:	f000 fed0 	bl	8006118 <HAL_GPIO_Init>
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8005378:	f240 63ff 	movw	r3, #1791	; 0x6ff
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 800537c:	a909      	add	r1, sp, #36	; 0x24
 800537e:	4830      	ldr	r0, [pc, #192]	; (8005440 <BSP_SDRAM_Init+0x1ec>)
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 8005380:	4c30      	ldr	r4, [pc, #192]	; (8005444 <BSP_SDRAM_Init+0x1f0>)
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8005382:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8005384:	f000 fec8 	bl	8006118 <HAL_GPIO_Init>
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 8005388:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 800538c:	f640 0008 	movw	r0, #2056	; 0x808
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 8005390:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 8005394:	2120      	movs	r1, #32
  mdma_handle.Init.Request                  = MDMA_REQUEST_SW;
 8005396:	6062      	str	r2, [r4, #4]
  mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 8005398:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  mdma_handle.Init.TransferTriggerMode      = MDMA_BLOCK_TRANSFER;
 800539c:	60a3      	str	r3, [r4, #8]
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 800539e:	2380      	movs	r3, #128	; 0x80
  mdma_handle.Init.DataAlignment            = MDMA_DATAALIGN_PACKENABLE;
 80053a0:	6262      	str	r2, [r4, #36]	; 0x24
  mdma_handle.Init.SourceBurst              = MDMA_SOURCE_BURST_SINGLE;
  mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
  mdma_handle.Init.BufferTransferLength     = 128;
  mdma_handle.Init.SourceBlockAddressOffset = 0;
  mdma_handle.Init.DestBlockAddressOffset   = 0;
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 80053a2:	4a29      	ldr	r2, [pc, #164]	; (8005448 <BSP_SDRAM_Init+0x1f4>)
  mdma_handle.Init.Priority                 = MDMA_PRIORITY_HIGH;
 80053a4:	60e3      	str	r3, [r4, #12]
  mdma_handle.Init.DestDataSize             = MDMA_DEST_DATASIZE_WORD;
 80053a6:	6223      	str	r3, [r4, #32]
  mdma_handle.Init.BufferTransferLength     = 128;
 80053a8:	62a3      	str	r3, [r4, #40]	; 0x28
  mdma_handle.Init.SourceDataSize           = MDMA_SRC_DATASIZE_WORD;
 80053aa:	61e1      	str	r1, [r4, #28]
  mdma_handle.Instance                      = SDRAM_MDMAx_CHANNEL;
 80053ac:	6022      	str	r2, [r4, #0]
  mdma_handle.Init.Endianness               = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80053ae:	6125      	str	r5, [r4, #16]
  mdma_handle.Init.DestinationInc           = MDMA_DEST_INC_WORD;
 80053b0:	e9c4 6005 	strd	r6, r0, [r4, #20]

   /* Associate the MDMA handle */
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 80053b4:	4e25      	ldr	r6, [pc, #148]	; (800544c <BSP_SDRAM_Init+0x1f8>)

  /* Deinitialize the stream for new transfer */
  (void)HAL_MDMA_DeInit(&mdma_handle);
 80053b6:	4620      	mov	r0, r4
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 80053b8:	6334      	str	r4, [r6, #48]	; 0x30
 80053ba:	6426      	str	r6, [r4, #64]	; 0x40
  mdma_handle.Init.DestBurst                = MDMA_DEST_BURST_SINGLE;
 80053bc:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
  mdma_handle.Init.DestBlockAddressOffset   = 0;
 80053c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
  (void)HAL_MDMA_DeInit(&mdma_handle);
 80053c4:	f001 fa28 	bl	8006818 <HAL_MDMA_DeInit>

  /* Configure the MDMA stream */
  (void)HAL_MDMA_Init(&mdma_handle);
 80053c8:	4620      	mov	r0, r4
 80053ca:	f001 f9ab 	bl	8006724 <HAL_MDMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_MDMAx_IRQn, BSP_SDRAM_IT_PRIORITY, 0);
 80053ce:	462a      	mov	r2, r5
 80053d0:	210f      	movs	r1, #15
 80053d2:	207a      	movs	r0, #122	; 0x7a
 80053d4:	f000 f8dc 	bl	8005590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_MDMAx_IRQn);
 80053d8:	207a      	movs	r0, #122	; 0x7a
 80053da:	f000 f913 	bl	8005604 <HAL_NVIC_EnableIRQ>
    if(MX_SDRAM_Init(&hsdram[0]) != HAL_OK)
 80053de:	4630      	mov	r0, r6
 80053e0:	f7ff ff08 	bl	80051f4 <MX_SDRAM_Init>
 80053e4:	4603      	mov	r3, r0
 80053e6:	b9e0      	cbnz	r0, 8005422 <BSP_SDRAM_Init+0x1ce>
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 80053e8:	4919      	ldr	r1, [pc, #100]	; (8005450 <BSP_SDRAM_Init+0x1fc>)
 80053ea:	f04f 0c08 	mov.w	ip, #8
      pRegMode.WriteBurstMode  = IS42S32800J_WRITEBURST_MODE_SINGLE;
 80053ee:	f44f 7200 	mov.w	r2, #512	; 0x200
      pRegMode.RefreshRate     = REFRESH_COUNT;
 80053f2:	f240 6503 	movw	r5, #1539	; 0x603
      pRegMode.CASLatency      = IS42S32800J_CAS_LATENCY_3;
 80053f6:	2430      	movs	r4, #48	; 0x30
      if(IS42S32800J_Init(&hsdram[0], &pRegMode) != IS42S32800J_OK)
 80053f8:	4630      	mov	r0, r6
      pRegMode.RefreshMode     = IS42S32800J_AUTOREFRESH_MODE_CMD;
 80053fa:	604f      	str	r7, [r1, #4]
      pRegMode.BurstLength     = IS42S32800J_BURST_LENGTH_1;
 80053fc:	60cb      	str	r3, [r1, #12]
      pRegMode.BurstType       = IS42S32800J_BURST_TYPE_SEQUENTIAL;
 80053fe:	610b      	str	r3, [r1, #16]
      pRegMode.OperationMode   = IS42S32800J_OPERATING_MODE_STANDARD;
 8005400:	618b      	str	r3, [r1, #24]
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 8005402:	f8c1 c000 	str.w	ip, [r1]
      pRegMode.RefreshRate     = REFRESH_COUNT;
 8005406:	608d      	str	r5, [r1, #8]
      pRegMode.CASLatency      = IS42S32800J_CAS_LATENCY_3;
 8005408:	614c      	str	r4, [r1, #20]
      pRegMode.WriteBurstMode  = IS42S32800J_WRITEBURST_MODE_SINGLE;
 800540a:	61ca      	str	r2, [r1, #28]
      if(IS42S32800J_Init(&hsdram[0], &pRegMode) != IS42S32800J_OK)
 800540c:	f7fe fc62 	bl	8003cd4 <IS42S32800J_Init>
        ret =  BSP_ERROR_COMPONENT_FAILURE;
 8005410:	2800      	cmp	r0, #0
 8005412:	bf18      	it	ne
 8005414:	f06f 0004 	mvnne.w	r0, #4
}
 8005418:	b00f      	add	sp, #60	; 0x3c
 800541a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ret =  BSP_ERROR_WRONG_PARAM;
 800541c:	f06f 0001 	mvn.w	r0, #1
}
 8005420:	4770      	bx	lr
      ret = BSP_ERROR_NO_INIT;
 8005422:	f04f 30ff 	mov.w	r0, #4294967295
 8005426:	e7f7      	b.n	8005418 <BSP_SDRAM_Init+0x1c4>
 8005428:	58024400 	.word	0x58024400
 800542c:	58020c00 	.word	0x58020c00
 8005430:	58021000 	.word	0x58021000
 8005434:	58021400 	.word	0x58021400
 8005438:	58021800 	.word	0x58021800
 800543c:	58021c00 	.word	0x58021c00
 8005440:	58022000 	.word	0x58022000
 8005444:	240091ac 	.word	0x240091ac
 8005448:	52000040 	.word	0x52000040
 800544c:	2401941c 	.word	0x2401941c
 8005450:	24009218 	.word	0x24009218

08005454 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop

08005458 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005458:	4b0f      	ldr	r3, [pc, #60]	; (8005498 <HAL_InitTick+0x40>)
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	b90b      	cbnz	r3, 8005462 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 800545e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8005460:	4770      	bx	lr
{
 8005462:	b510      	push	{r4, lr}
 8005464:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005466:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800546a:	4a0c      	ldr	r2, [pc, #48]	; (800549c <HAL_InitTick+0x44>)
 800546c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005470:	6810      	ldr	r0, [r2, #0]
 8005472:	fbb0 f0f3 	udiv	r0, r0, r3
 8005476:	f000 f8d3 	bl	8005620 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800547a:	2c0f      	cmp	r4, #15
 800547c:	d800      	bhi.n	8005480 <HAL_InitTick+0x28>
 800547e:	b108      	cbz	r0, 8005484 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8005480:	2001      	movs	r0, #1
}
 8005482:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005484:	2200      	movs	r2, #0
 8005486:	4621      	mov	r1, r4
 8005488:	f04f 30ff 	mov.w	r0, #4294967295
 800548c:	f000 f880 	bl	8005590 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005490:	4b03      	ldr	r3, [pc, #12]	; (80054a0 <HAL_InitTick+0x48>)
 8005492:	2000      	movs	r0, #0
 8005494:	601c      	str	r4, [r3, #0]
}
 8005496:	bd10      	pop	{r4, pc}
 8005498:	2400905c 	.word	0x2400905c
 800549c:	24000000 	.word	0x24000000
 80054a0:	24009060 	.word	0x24009060

080054a4 <HAL_Init>:
{
 80054a4:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054a6:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054a8:	4c12      	ldr	r4, [pc, #72]	; (80054f4 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054aa:	f000 f85d 	bl	8005568 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054ae:	4d12      	ldr	r5, [pc, #72]	; (80054f8 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054b0:	f001 fd06 	bl	8006ec0 <HAL_RCC_GetSysClockFreq>
 80054b4:	4b11      	ldr	r3, [pc, #68]	; (80054fc <HAL_Init+0x58>)
 80054b6:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80054b8:	200f      	movs	r0, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054ba:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054bc:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054be:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054c2:	4003      	ands	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054c4:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054c6:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054c8:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 80054cc:	4c0c      	ldr	r4, [pc, #48]	; (8005500 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054ce:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80054d2:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054d4:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80054d8:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054da:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80054dc:	f7ff ffbc 	bl	8005458 <HAL_InitTick>
 80054e0:	b110      	cbz	r0, 80054e8 <HAL_Init+0x44>
    return HAL_ERROR;
 80054e2:	2401      	movs	r4, #1
}
 80054e4:	4620      	mov	r0, r4
 80054e6:	bd38      	pop	{r3, r4, r5, pc}
 80054e8:	4604      	mov	r4, r0
  HAL_MspInit();
 80054ea:	f7ff ffb3 	bl	8005454 <HAL_MspInit>
}
 80054ee:	4620      	mov	r0, r4
 80054f0:	bd38      	pop	{r3, r4, r5, pc}
 80054f2:	bf00      	nop
 80054f4:	08008dd4 	.word	0x08008dd4
 80054f8:	24000004 	.word	0x24000004
 80054fc:	58024400 	.word	0x58024400
 8005500:	24000000 	.word	0x24000000

08005504 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8005504:	4a03      	ldr	r2, [pc, #12]	; (8005514 <HAL_IncTick+0x10>)
 8005506:	4b04      	ldr	r3, [pc, #16]	; (8005518 <HAL_IncTick+0x14>)
 8005508:	6811      	ldr	r1, [r2, #0]
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	440b      	add	r3, r1
 800550e:	6013      	str	r3, [r2, #0]
}
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	24019450 	.word	0x24019450
 8005518:	2400905c 	.word	0x2400905c

0800551c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800551c:	4b01      	ldr	r3, [pc, #4]	; (8005524 <HAL_GetTick+0x8>)
 800551e:	6818      	ldr	r0, [r3, #0]
}
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	24019450 	.word	0x24019450

08005528 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005528:	b538      	push	{r3, r4, r5, lr}
 800552a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800552c:	f7ff fff6 	bl	800551c <HAL_GetTick>
 8005530:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005532:	1c63      	adds	r3, r4, #1
 8005534:	d002      	beq.n	800553c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8005536:	4b04      	ldr	r3, [pc, #16]	; (8005548 <HAL_Delay+0x20>)
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800553c:	f7ff ffee 	bl	800551c <HAL_GetTick>
 8005540:	1b43      	subs	r3, r0, r5
 8005542:	42a3      	cmp	r3, r4
 8005544:	d3fa      	bcc.n	800553c <HAL_Delay+0x14>
  {
  }
}
 8005546:	bd38      	pop	{r3, r4, r5, pc}
 8005548:	2400905c 	.word	0x2400905c

0800554c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 800554c:	4b01      	ldr	r3, [pc, #4]	; (8005554 <HAL_GetREVID+0x8>)
 800554e:	6818      	ldr	r0, [r3, #0]
}
 8005550:	0c00      	lsrs	r0, r0, #16
 8005552:	4770      	bx	lr
 8005554:	5c001000 	.word	0x5c001000

08005558 <HAL_EnableCompensationCell>:
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8005558:	4a02      	ldr	r2, [pc, #8]	; (8005564 <HAL_EnableCompensationCell+0xc>)
 800555a:	6a13      	ldr	r3, [r2, #32]
 800555c:	f043 0301 	orr.w	r3, r3, #1
 8005560:	6213      	str	r3, [r2, #32]
}
 8005562:	4770      	bx	lr
 8005564:	58000400 	.word	0x58000400

08005568 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005568:	4907      	ldr	r1, [pc, #28]	; (8005588 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800556a:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 800556c:	4b07      	ldr	r3, [pc, #28]	; (800558c <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800556e:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005570:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005574:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005576:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 800557a:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800557c:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005580:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8005582:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8005584:	60cb      	str	r3, [r1, #12]
 8005586:	4770      	bx	lr
 8005588:	e000ed00 	.word	0xe000ed00
 800558c:	05fa0000 	.word	0x05fa0000

08005590 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005590:	4b19      	ldr	r3, [pc, #100]	; (80055f8 <HAL_NVIC_SetPriority+0x68>)
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005598:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800559a:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800559e:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055a0:	2d04      	cmp	r5, #4
 80055a2:	bf28      	it	cs
 80055a4:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055a6:	2c06      	cmp	r4, #6
 80055a8:	d919      	bls.n	80055de <HAL_NVIC_SetPriority+0x4e>
 80055aa:	3b03      	subs	r3, #3
 80055ac:	f04f 34ff 	mov.w	r4, #4294967295
 80055b0:	409c      	lsls	r4, r3
 80055b2:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055b6:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80055ba:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055bc:	fa04 f405 	lsl.w	r4, r4, r5
 80055c0:	ea21 0104 	bic.w	r1, r1, r4
 80055c4:	fa01 f103 	lsl.w	r1, r1, r3
 80055c8:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80055cc:	db0a      	blt.n	80055e4 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055ce:	0109      	lsls	r1, r1, #4
 80055d0:	4b0a      	ldr	r3, [pc, #40]	; (80055fc <HAL_NVIC_SetPriority+0x6c>)
 80055d2:	b2c9      	uxtb	r1, r1
 80055d4:	4403      	add	r3, r0
 80055d6:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80055da:	bc30      	pop	{r4, r5}
 80055dc:	4770      	bx	lr
 80055de:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055e0:	4613      	mov	r3, r2
 80055e2:	e7e8      	b.n	80055b6 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055e4:	f000 000f 	and.w	r0, r0, #15
 80055e8:	0109      	lsls	r1, r1, #4
 80055ea:	4b05      	ldr	r3, [pc, #20]	; (8005600 <HAL_NVIC_SetPriority+0x70>)
 80055ec:	b2c9      	uxtb	r1, r1
 80055ee:	4403      	add	r3, r0
 80055f0:	7619      	strb	r1, [r3, #24]
 80055f2:	bc30      	pop	{r4, r5}
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	e000ed00 	.word	0xe000ed00
 80055fc:	e000e100 	.word	0xe000e100
 8005600:	e000ecfc 	.word	0xe000ecfc

08005604 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005604:	2800      	cmp	r0, #0
 8005606:	db07      	blt.n	8005618 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005608:	2301      	movs	r3, #1
 800560a:	f000 011f 	and.w	r1, r0, #31
 800560e:	4a03      	ldr	r2, [pc, #12]	; (800561c <HAL_NVIC_EnableIRQ+0x18>)
 8005610:	0940      	lsrs	r0, r0, #5
 8005612:	408b      	lsls	r3, r1
 8005614:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	e000e100 	.word	0xe000e100

08005620 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005620:	3801      	subs	r0, #1
 8005622:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8005626:	d20d      	bcs.n	8005644 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005628:	4b07      	ldr	r3, [pc, #28]	; (8005648 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800562a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800562c:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800562e:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005630:	25f0      	movs	r5, #240	; 0xf0
 8005632:	4c06      	ldr	r4, [pc, #24]	; (800564c <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005634:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005636:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005638:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800563c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800563e:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8005640:	bc30      	pop	{r4, r5}
 8005642:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005644:	2001      	movs	r0, #1
 8005646:	4770      	bx	lr
 8005648:	e000e010 	.word	0xe000e010
 800564c:	e000ed00 	.word	0xe000ed00

08005650 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8005650:	b470      	push	{r4, r5, r6}
 8005652:	9c03      	ldr	r4, [sp, #12]

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005654:	e9d0 5600 	ldrd	r5, r6, [r0]
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005658:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800565c:	6c6c      	ldr	r4, [r5, #68]	; 0x44
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800565e:	f5b6 3f40 	cmp.w	r6, #196608	; 0x30000
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005662:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
 8005666:	ea43 0304 	orr.w	r3, r3, r4
 800566a:	646b      	str	r3, [r5, #68]	; 0x44
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800566c:	63ea      	str	r2, [r5, #60]	; 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800566e:	d008      	beq.n	8005682 <DMA2D_SetConfig+0x32>
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 8005670:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 8005674:	d002      	beq.n	800567c <DMA2D_SetConfig+0x2c>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
  }
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005676:	60e9      	str	r1, [r5, #12]
  }
}
 8005678:	bc70      	pop	{r4, r5, r6}
 800567a:	4770      	bx	lr
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 800567c:	6169      	str	r1, [r5, #20]
}
 800567e:	bc70      	pop	{r4, r5, r6}
 8005680:	4770      	bx	lr
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005682:	6883      	ldr	r3, [r0, #8]
 8005684:	b1b3      	cbz	r3, 80056b4 <DMA2D_SetConfig+0x64>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005686:	2b01      	cmp	r3, #1
 8005688:	d017      	beq.n	80056ba <DMA2D_SetConfig+0x6a>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800568a:	2b02      	cmp	r3, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800568c:	f401 027f 	and.w	r2, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005690:	f401 447f 	and.w	r4, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005694:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005696:	d01e      	beq.n	80056d6 <DMA2D_SetConfig+0x86>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005698:	2b03      	cmp	r3, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800569a:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800569e:	d00f      	beq.n	80056c0 <DMA2D_SetConfig+0x70>
      tmp2 = (tmp2 >> 20U);
 80056a0:	0d13      	lsrs	r3, r2, #20
      tmp3 = (tmp3 >> 12U);
 80056a2:	0b24      	lsrs	r4, r4, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80056a4:	021b      	lsls	r3, r3, #8
      tmp1 = (tmp1 >> 28U);
 80056a6:	0f09      	lsrs	r1, r1, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80056a8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80056ac:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80056b0:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80056b4:	63a9      	str	r1, [r5, #56]	; 0x38
}
 80056b6:	bc70      	pop	{r4, r5, r6}
 80056b8:	4770      	bx	lr
      tmp = (tmp3 | tmp2 | tmp4);
 80056ba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80056be:	e7f9      	b.n	80056b4 <DMA2D_SetConfig+0x64>
      tmp2 = (tmp2 >> 19U);
 80056c0:	0cd2      	lsrs	r2, r2, #19
      tmp3 = (tmp3 >> 11U);
 80056c2:	0ae4      	lsrs	r4, r4, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80056c4:	0293      	lsls	r3, r2, #10
      tmp1 = (tmp1 >> 31U);
 80056c6:	0fc9      	lsrs	r1, r1, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80056c8:	ea43 1344 	orr.w	r3, r3, r4, lsl #5
 80056cc:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 80056d0:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 80056d4:	e7ee      	b.n	80056b4 <DMA2D_SetConfig+0x64>
      tmp2 = (tmp2 >> 19U);
 80056d6:	0cd1      	lsrs	r1, r2, #19
      tmp3 = (tmp3 >> 10U);
 80056d8:	0aa4      	lsrs	r4, r4, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80056da:	02c9      	lsls	r1, r1, #11
 80056dc:	ea41 1144 	orr.w	r1, r1, r4, lsl #5
 80056e0:	ea41 01d0 	orr.w	r1, r1, r0, lsr #3
 80056e4:	e7e6      	b.n	80056b4 <DMA2D_SetConfig+0x64>
 80056e6:	bf00      	nop

080056e8 <HAL_DMA2D_MspInit>:
}
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop

080056ec <HAL_DMA2D_Init>:
  if (hdma2d == NULL)
 80056ec:	2800      	cmp	r0, #0
 80056ee:	d036      	beq.n	800575e <HAL_DMA2D_Init+0x72>
{
 80056f0:	b570      	push	{r4, r5, r6, lr}
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80056f2:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 80056f6:	4604      	mov	r4, r0
 80056f8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80056fc:	b353      	cbz	r3, 8005754 <HAL_DMA2D_Init+0x68>
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80056fe:	6823      	ldr	r3, [r4, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005700:	2202      	movs	r2, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005702:	69e0      	ldr	r0, [r4, #28]
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005704:	2500      	movs	r5, #0
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005706:	f884 2061 	strb.w	r2, [r4, #97]	; 0x61
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 800570a:	4916      	ldr	r1, [pc, #88]	; (8005764 <HAL_DMA2D_Init+0x78>)
 800570c:	681e      	ldr	r6, [r3, #0]
 800570e:	6862      	ldr	r2, [r4, #4]
 8005710:	4031      	ands	r1, r6
 8005712:	4302      	orrs	r2, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005714:	4814      	ldr	r0, [pc, #80]	; (8005768 <HAL_DMA2D_Init+0x7c>)
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005716:	4311      	orrs	r1, r2
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005718:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 800571a:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 800571c:	69a1      	ldr	r1, [r4, #24]
 800571e:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8005720:	430a      	orrs	r2, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005722:	4912      	ldr	r1, [pc, #72]	; (800576c <HAL_DMA2D_Init+0x80>)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005724:	4030      	ands	r0, r6
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005726:	2601      	movs	r6, #1
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005728:	4302      	orrs	r2, r0
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800572a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 800572c:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800572e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005730:	4011      	ands	r1, r2
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005732:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005734:	4301      	orrs	r1, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005736:	0552      	lsls	r2, r2, #21
 8005738:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800573a:	6419      	str	r1, [r3, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800573c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800573e:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
  return HAL_OK;
 8005742:	4628      	mov	r0, r5
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005744:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8005748:	430a      	orrs	r2, r1
 800574a:	635a      	str	r2, [r3, #52]	; 0x34
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800574c:	6665      	str	r5, [r4, #100]	; 0x64
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800574e:	f884 6061 	strb.w	r6, [r4, #97]	; 0x61
}
 8005752:	bd70      	pop	{r4, r5, r6, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8005754:	f880 2060 	strb.w	r2, [r0, #96]	; 0x60
    HAL_DMA2D_MspInit(hdma2d);
 8005758:	f7ff ffc6 	bl	80056e8 <HAL_DMA2D_MspInit>
 800575c:	e7cf      	b.n	80056fe <HAL_DMA2D_Init+0x12>
    return HAL_ERROR;
 800575e:	2001      	movs	r0, #1
}
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	fff8ffbf 	.word	0xfff8ffbf
 8005768:	fffffef8 	.word	0xfffffef8
 800576c:	ffff0000 	.word	0xffff0000

08005770 <HAL_DMA2D_Start>:
{
 8005770:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma2d);
 8005772:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
{
 8005776:	b083      	sub	sp, #12
  __HAL_LOCK(hdma2d);
 8005778:	2d01      	cmp	r5, #1
 800577a:	d011      	beq.n	80057a0 <HAL_DMA2D_Start+0x30>
 800577c:	2601      	movs	r6, #1
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800577e:	9f08      	ldr	r7, [sp, #32]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005780:	2502      	movs	r5, #2
 8005782:	4604      	mov	r4, r0
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005784:	9700      	str	r7, [sp, #0]
  __HAL_LOCK(hdma2d);
 8005786:	f880 6060 	strb.w	r6, [r0, #96]	; 0x60
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800578a:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800578e:	f7ff ff5f 	bl	8005650 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 8005792:	6822      	ldr	r2, [r4, #0]
  return HAL_OK;
 8005794:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8005796:	6813      	ldr	r3, [r2, #0]
 8005798:	4333      	orrs	r3, r6
 800579a:	6013      	str	r3, [r2, #0]
}
 800579c:	b003      	add	sp, #12
 800579e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma2d);
 80057a0:	2002      	movs	r0, #2
}
 80057a2:	b003      	add	sp, #12
 80057a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057a6:	bf00      	nop

080057a8 <HAL_DMA2D_PollForTransfer>:
{
 80057a8:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 80057aa:	2300      	movs	r3, #0
{
 80057ac:	b082      	sub	sp, #8
 80057ae:	4605      	mov	r5, r0
 80057b0:	460c      	mov	r4, r1
  __IO uint32_t isrflags = 0x0U;
 80057b2:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80057b4:	6803      	ldr	r3, [r0, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	07d2      	lsls	r2, r2, #31
 80057ba:	d40f      	bmi.n	80057dc <HAL_DMA2D_PollForTransfer+0x34>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80057bc:	69da      	ldr	r2, [r3, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80057be:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80057c0:	430a      	orrs	r2, r1
  if (layer_start != 0U)
 80057c2:	0692      	lsls	r2, r2, #26
 80057c4:	d433      	bmi.n	800582e <HAL_DMA2D_PollForTransfer+0x86>
  __HAL_UNLOCK(hdma2d);
 80057c6:	2200      	movs	r2, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80057c8:	2412      	movs	r4, #18
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80057ca:	2101      	movs	r1, #1
  return HAL_OK;
 80057cc:	4610      	mov	r0, r2
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80057ce:	609c      	str	r4, [r3, #8]
  __HAL_UNLOCK(hdma2d);
 80057d0:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80057d4:	f885 1061 	strb.w	r1, [r5, #97]	; 0x61
}
 80057d8:	b002      	add	sp, #8
 80057da:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 80057dc:	f7ff fe9e 	bl	800551c <HAL_GetTick>
 80057e0:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80057e2:	682b      	ldr	r3, [r5, #0]
 80057e4:	e001      	b.n	80057ea <HAL_DMA2D_PollForTransfer+0x42>
      if (Timeout != HAL_MAX_DELAY)
 80057e6:	1c60      	adds	r0, r4, #1
 80057e8:	d148      	bne.n	800587c <HAL_DMA2D_PollForTransfer+0xd4>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	0791      	lsls	r1, r2, #30
 80057ee:	d4e5      	bmi.n	80057bc <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80057f4:	9a01      	ldr	r2, [sp, #4]
 80057f6:	f012 0f21 	tst.w	r2, #33	; 0x21
 80057fa:	d0f4      	beq.n	80057e6 <HAL_DMA2D_PollForTransfer+0x3e>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80057fc:	9a01      	ldr	r2, [sp, #4]
 80057fe:	0696      	lsls	r6, r2, #26
 8005800:	d503      	bpl.n	800580a <HAL_DMA2D_PollForTransfer+0x62>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005802:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8005804:	f042 0202 	orr.w	r2, r2, #2
 8005808:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800580a:	9a01      	ldr	r2, [sp, #4]
 800580c:	07d4      	lsls	r4, r2, #31
 800580e:	d503      	bpl.n	8005818 <HAL_DMA2D_PollForTransfer+0x70>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005810:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8005812:	f042 0201 	orr.w	r2, r2, #1
 8005816:	666a      	str	r2, [r5, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005818:	2421      	movs	r4, #33	; 0x21
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800581a:	2104      	movs	r1, #4
        __HAL_UNLOCK(hdma2d);
 800581c:	2200      	movs	r2, #0
        return HAL_ERROR;
 800581e:	2001      	movs	r0, #1
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005820:	609c      	str	r4, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005822:	f885 1061 	strb.w	r1, [r5, #97]	; 0x61
        __HAL_UNLOCK(hdma2d);
 8005826:	f885 2060 	strb.w	r2, [r5, #96]	; 0x60
}
 800582a:	b002      	add	sp, #8
 800582c:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 800582e:	f7ff fe75 	bl	800551c <HAL_GetTick>
 8005832:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	e001      	b.n	800583c <HAL_DMA2D_PollForTransfer+0x94>
      if (Timeout != HAL_MAX_DELAY)
 8005838:	1c61      	adds	r1, r4, #1
 800583a:	d132      	bne.n	80058a2 <HAL_DMA2D_PollForTransfer+0xfa>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	06d2      	lsls	r2, r2, #27
 8005840:	d4c1      	bmi.n	80057c6 <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005846:	9a01      	ldr	r2, [sp, #4]
 8005848:	f012 0f29 	tst.w	r2, #41	; 0x29
 800584c:	d0f4      	beq.n	8005838 <HAL_DMA2D_PollForTransfer+0x90>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800584e:	9a01      	ldr	r2, [sp, #4]
 8005850:	0716      	lsls	r6, r2, #28
 8005852:	d503      	bpl.n	800585c <HAL_DMA2D_PollForTransfer+0xb4>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005854:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8005856:	f042 0204 	orr.w	r2, r2, #4
 800585a:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800585c:	9a01      	ldr	r2, [sp, #4]
 800585e:	0694      	lsls	r4, r2, #26
 8005860:	d503      	bpl.n	800586a <HAL_DMA2D_PollForTransfer+0xc2>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005862:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8005864:	f042 0202 	orr.w	r2, r2, #2
 8005868:	666a      	str	r2, [r5, #100]	; 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800586a:	9a01      	ldr	r2, [sp, #4]
 800586c:	07d0      	lsls	r0, r2, #31
 800586e:	d503      	bpl.n	8005878 <HAL_DMA2D_PollForTransfer+0xd0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005870:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8005872:	f042 0201 	orr.w	r2, r2, #1
 8005876:	666a      	str	r2, [r5, #100]	; 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005878:	2429      	movs	r4, #41	; 0x29
 800587a:	e7ce      	b.n	800581a <HAL_DMA2D_PollForTransfer+0x72>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800587c:	f7ff fe4e 	bl	800551c <HAL_GetTick>
 8005880:	1b80      	subs	r0, r0, r6
 8005882:	42a0      	cmp	r0, r4
 8005884:	d801      	bhi.n	800588a <HAL_DMA2D_PollForTransfer+0xe2>
 8005886:	2c00      	cmp	r4, #0
 8005888:	d1ab      	bne.n	80057e2 <HAL_DMA2D_PollForTransfer+0x3a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800588a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800588c:	2203      	movs	r2, #3
          __HAL_UNLOCK(hdma2d);
 800588e:	2100      	movs	r1, #0
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005890:	f043 0320 	orr.w	r3, r3, #32
          return HAL_TIMEOUT;
 8005894:	4610      	mov	r0, r2
          __HAL_UNLOCK(hdma2d);
 8005896:	f885 1060 	strb.w	r1, [r5, #96]	; 0x60
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800589a:	666b      	str	r3, [r5, #100]	; 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800589c:	f885 2061 	strb.w	r2, [r5, #97]	; 0x61
          return HAL_TIMEOUT;
 80058a0:	e79a      	b.n	80057d8 <HAL_DMA2D_PollForTransfer+0x30>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80058a2:	f7ff fe3b 	bl	800551c <HAL_GetTick>
 80058a6:	1b80      	subs	r0, r0, r6
 80058a8:	42a0      	cmp	r0, r4
 80058aa:	d8ee      	bhi.n	800588a <HAL_DMA2D_PollForTransfer+0xe2>
 80058ac:	2c00      	cmp	r4, #0
 80058ae:	d1c1      	bne.n	8005834 <HAL_DMA2D_PollForTransfer+0x8c>
 80058b0:	e7eb      	b.n	800588a <HAL_DMA2D_PollForTransfer+0xe2>
 80058b2:	bf00      	nop

080058b4 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 80058b4:	f890 2060 	ldrb.w	r2, [r0, #96]	; 0x60
 80058b8:	2a01      	cmp	r2, #1
 80058ba:	d063      	beq.n	8005984 <HAL_DMA2D_ConfigLayer+0xd0>
 80058bc:	4603      	mov	r3, r0
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058be:	ebc1 00c1 	rsb	r0, r1, r1, lsl #3
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80058c2:	2202      	movs	r2, #2
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
{
 80058c8:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma2d);
 80058ca:	2401      	movs	r4, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80058cc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  __HAL_LOCK(hdma2d);
 80058d0:	f883 4060 	strb.w	r4, [r3, #96]	; 0x60
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80058d4:	6b82      	ldr	r2, [r0, #56]	; 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058d6:	6b06      	ldr	r6, [r0, #48]	; 0x30
 80058d8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80058da:	0512      	lsls	r2, r2, #20
 80058dc:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058de:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80058e2:	f1a4 0609 	sub.w	r6, r4, #9
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058e6:	4322      	orrs	r2, r4
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80058e8:	2e01      	cmp	r6, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80058ea:	ea42 5245 	orr.w	r2, r2, r5, lsl #21
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80058ee:	d922      	bls.n	8005936 <HAL_DMA2D_ConfigLayer+0x82>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80058f0:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80058f2:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80058f6:	b981      	cbnz	r1, 800591a <HAL_DMA2D_ConfigLayer+0x66>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80058f8:	6818      	ldr	r0, [r3, #0]
 80058fa:	4923      	ldr	r1, [pc, #140]	; (8005988 <HAL_DMA2D_ConfigLayer+0xd4>)
 80058fc:	6a45      	ldr	r5, [r0, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80058fe:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005900:	4029      	ands	r1, r5
 8005902:	430a      	orrs	r2, r1
 8005904:	6242      	str	r2, [r0, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005906:	6184      	str	r4, [r0, #24]
  __HAL_UNLOCK(hdma2d);
 8005908:	2200      	movs	r2, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800590a:	2101      	movs	r1, #1
  return HAL_OK;
 800590c:	4610      	mov	r0, r2
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800590e:	f883 1061 	strb.w	r1, [r3, #97]	; 0x61
  __HAL_UNLOCK(hdma2d);
 8005912:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
}
 8005916:	bc70      	pop	{r4, r5, r6}
 8005918:	4770      	bx	lr
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 800591a:	2c0b      	cmp	r4, #11
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800591c:	681c      	ldr	r4, [r3, #0]
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 800591e:	d129      	bne.n	8005974 <HAL_DMA2D_ConfigLayer+0xc0>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005920:	69e6      	ldr	r6, [r4, #28]
 8005922:	491a      	ldr	r1, [pc, #104]	; (800598c <HAL_DMA2D_ConfigLayer+0xd8>)
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8005924:	6c05      	ldr	r5, [r0, #64]	; 0x40
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005926:	4031      	ands	r1, r6
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005928:	6a80      	ldr	r0, [r0, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800592a:	ea41 4185 	orr.w	r1, r1, r5, lsl #18
 800592e:	430a      	orrs	r2, r1
 8005930:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005932:	6120      	str	r0, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005934:	e7e8      	b.n	8005908 <HAL_DMA2D_ConfigLayer+0x54>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005936:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8005938:	f004 447f 	and.w	r4, r4, #4278190080	; 0xff000000
 800593c:	4322      	orrs	r2, r4
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800593e:	b161      	cbz	r1, 800595a <HAL_DMA2D_ConfigLayer+0xa6>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005940:	6819      	ldr	r1, [r3, #0]
 8005942:	4c11      	ldr	r4, [pc, #68]	; (8005988 <HAL_DMA2D_ConfigLayer+0xd4>)
 8005944:	69ce      	ldr	r6, [r1, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005946:	6b45      	ldr	r5, [r0, #52]	; 0x34
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005948:	4034      	ands	r4, r6
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800594a:	6a86      	ldr	r6, [r0, #40]	; 0x28
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800594c:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005950:	4322      	orrs	r2, r4
 8005952:	61ca      	str	r2, [r1, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005954:	610e      	str	r6, [r1, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005956:	620d      	str	r5, [r1, #32]
 8005958:	e7d6      	b.n	8005908 <HAL_DMA2D_ConfigLayer+0x54>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800595a:	6819      	ldr	r1, [r3, #0]
 800595c:	4c0a      	ldr	r4, [pc, #40]	; (8005988 <HAL_DMA2D_ConfigLayer+0xd4>)
 800595e:	6a4d      	ldr	r5, [r1, #36]	; 0x24
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005960:	6b58      	ldr	r0, [r3, #52]	; 0x34
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005962:	402c      	ands	r4, r5
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005964:	6a9d      	ldr	r5, [r3, #40]	; 0x28
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005966:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800596a:	4322      	orrs	r2, r4
 800596c:	624a      	str	r2, [r1, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800596e:	618d      	str	r5, [r1, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005970:	6288      	str	r0, [r1, #40]	; 0x28
 8005972:	e7c9      	b.n	8005908 <HAL_DMA2D_ConfigLayer+0x54>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005974:	69e5      	ldr	r5, [r4, #28]
 8005976:	4904      	ldr	r1, [pc, #16]	; (8005988 <HAL_DMA2D_ConfigLayer+0xd4>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005978:	6a80      	ldr	r0, [r0, #40]	; 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800597a:	4029      	ands	r1, r5
 800597c:	430a      	orrs	r2, r1
 800597e:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005980:	6120      	str	r0, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005982:	e7c1      	b.n	8005908 <HAL_DMA2D_ConfigLayer+0x54>
  __HAL_LOCK(hdma2d);
 8005984:	2002      	movs	r0, #2
}
 8005986:	4770      	bx	lr
 8005988:	00ccfff0 	.word	0x00ccfff0
 800598c:	00c0fff0 	.word	0x00c0fff0

08005990 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8005990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005994:	4605      	mov	r5, r0
 8005996:	4688      	mov	r8, r1
 8005998:	4617      	mov	r7, r2
 800599a:	4699      	mov	r9, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800599c:	f7ff fdbe 	bl	800551c <HAL_GetTick>
 80059a0:	4606      	mov	r6, r0

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 80059a2:	e005      	b.n	80059b0 <DSI_ShortWrite+0x20>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 80059a4:	f7ff fdba 	bl	800551c <HAL_GetTick>
 80059a8:	1b84      	subs	r4, r0, r6
 80059aa:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 80059ae:	d80e      	bhi.n	80059ce <DSI_ShortWrite+0x3e>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 80059b0:	682c      	ldr	r4, [r5, #0]
 80059b2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80059b4:	07db      	lsls	r3, r3, #31
 80059b6:	d5f5      	bpl.n	80059a4 <DSI_ShortWrite+0x14>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 80059b8:	ea47 2109 	orr.w	r1, r7, r9, lsl #8
 80059bc:	9b08      	ldr	r3, [sp, #32]

  return HAL_OK;
 80059be:	2000      	movs	r0, #0
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 80059c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80059c4:	ea41 1188 	orr.w	r1, r1, r8, lsl #6
 80059c8:	66e1      	str	r1, [r4, #108]	; 0x6c
}
 80059ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 80059ce:	2003      	movs	r0, #3
}
 80059d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080059d4 <HAL_DSI_MspInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop

080059d8 <HAL_DSI_Init>:
  if (hdsi == NULL)
 80059d8:	2800      	cmp	r0, #0
 80059da:	f000 80b3 	beq.w	8005b44 <HAL_DSI_Init+0x16c>
{
 80059de:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80059e0:	7c43      	ldrb	r3, [r0, #17]
{
 80059e2:	b083      	sub	sp, #12
 80059e4:	460d      	mov	r5, r1
 80059e6:	4604      	mov	r4, r0
  if (hdsi->State == HAL_DSI_STATE_RESET)
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	f000 80a8 	beq.w	8005b3e <HAL_DSI_Init+0x166>
  __HAL_DSI_REG_ENABLE(hdsi);
 80059ee:	6823      	ldr	r3, [r4, #0]
  hdsi->State = HAL_DSI_STATE_BUSY;
 80059f0:	2103      	movs	r1, #3
  __HAL_DSI_REG_ENABLE(hdsi);
 80059f2:	2200      	movs	r2, #0
  hdsi->State = HAL_DSI_STATE_BUSY;
 80059f4:	7461      	strb	r1, [r4, #17]
  __HAL_DSI_REG_ENABLE(hdsi);
 80059f6:	9200      	str	r2, [sp, #0]
 80059f8:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80059fc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005a00:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8005a04:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8005a08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a0c:	9300      	str	r3, [sp, #0]
 8005a0e:	9b00      	ldr	r3, [sp, #0]
  tickstart = HAL_GetTick();
 8005a10:	f7ff fd84 	bl	800551c <HAL_GetTick>
 8005a14:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8005a16:	e006      	b.n	8005a26 <HAL_DSI_Init+0x4e>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005a18:	f7ff fd80 	bl	800551c <HAL_GetTick>
 8005a1c:	1b83      	subs	r3, r0, r6
 8005a1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a22:	f200 8089 	bhi.w	8005b38 <HAL_DSI_Init+0x160>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8005a2c:	04d1      	lsls	r1, r2, #19
 8005a2e:	d5f3      	bpl.n	8005a18 <HAL_DSI_Init+0x40>
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8005a30:	686a      	ldr	r2, [r5, #4]
  __HAL_DSI_PLL_ENABLE(hdsi);
 8005a32:	2000      	movs	r0, #0
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8005a34:	f8d3 7430 	ldr.w	r7, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8005a38:	682e      	ldr	r6, [r5, #0]
 8005a3a:	02d2      	lsls	r2, r2, #11
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8005a3c:	4942      	ldr	r1, [pc, #264]	; (8005b48 <HAL_DSI_Init+0x170>)
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8005a3e:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
 8005a42:	68ae      	ldr	r6, [r5, #8]
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8005a44:	4039      	ands	r1, r7
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8005a46:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8005a4a:	f8c3 1430 	str.w	r1, [r3, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8005a4e:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8005a52:	430a      	orrs	r2, r1
 8005a54:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
  __HAL_DSI_PLL_ENABLE(hdsi);
 8005a58:	9001      	str	r0, [sp, #4]
 8005a5a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8005a66:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	9301      	str	r3, [sp, #4]
 8005a70:	9b01      	ldr	r3, [sp, #4]
  tickstart = HAL_GetTick();
 8005a72:	f7ff fd53 	bl	800551c <HAL_GetTick>
 8005a76:	4606      	mov	r6, r0
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8005a78:	e005      	b.n	8005a86 <HAL_DSI_Init+0xae>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005a7a:	f7ff fd4f 	bl	800551c <HAL_GetTick>
 8005a7e:	1b80      	subs	r0, r0, r6
 8005a80:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005a84:	d858      	bhi.n	8005b38 <HAL_DSI_Init+0x160>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8005a86:	6823      	ldr	r3, [r4, #0]
 8005a88:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8005a8c:	05d2      	lsls	r2, r2, #23
 8005a8e:	d5f4      	bpl.n	8005a7a <HAL_DSI_Init+0xa2>
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8005a90:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005a94:	f246 1ca8 	movw	ip, #25000	; 0x61a8
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8005a98:	6867      	ldr	r7, [r4, #4]
  hdsi->Instance->IER[0U] = 0U;
 8005a9a:	2100      	movs	r1, #0
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8005a9c:	f042 0206 	orr.w	r2, r2, #6
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8005aa0:	68e6      	ldr	r6, [r4, #12]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8005aa2:	f8d4 e008 	ldr.w	lr, [r4, #8]
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8005aa6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8005aaa:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8005aae:	f022 0203 	bic.w	r2, r2, #3
 8005ab2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8005ab6:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005aba:	686a      	ldr	r2, [r5, #4]
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8005abc:	4338      	orrs	r0, r7
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005abe:	2a01      	cmp	r2, #1
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8005ac0:	f040 0001 	orr.w	r0, r0, #1
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005ac4:	bf38      	it	cc
 8005ac6:	2201      	movcc	r2, #1
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8005ac8:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8005acc:	f8d3 00a4 	ldr.w	r0, [r3, #164]	; 0xa4
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005ad0:	4617      	mov	r7, r2
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8005ad2:	f020 0003 	bic.w	r0, r0, #3
 8005ad6:	f8c3 00a4 	str.w	r0, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8005ada:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005ade:	68a8      	ldr	r0, [r5, #8]
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8005ae0:	4332      	orrs	r2, r6
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005ae2:	682d      	ldr	r5, [r5, #0]
 8005ae4:	f000 0003 	and.w	r0, r0, #3
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8005ae8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8005aec:	689e      	ldr	r6, [r3, #8]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005aee:	fb0c f505 	mul.w	r5, ip, r5
 8005af2:	4a16      	ldr	r2, [pc, #88]	; (8005b4c <HAL_DSI_Init+0x174>)
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8005af4:	f026 06ff 	bic.w	r6, r6, #255	; 0xff
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005af8:	fb02 f207 	mul.w	r2, r2, r7
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8005afc:	609e      	str	r6, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8005afe:	689e      	ldr	r6, [r3, #8]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005b00:	4082      	lsls	r2, r0
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8005b02:	ea46 060e 	orr.w	r6, r6, lr
 8005b06:	609e      	str	r6, [r3, #8]
  hdsi->State = HAL_DSI_STATE_READY;
 8005b08:	2601      	movs	r6, #1
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8005b0a:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8005b0e:	fbb2 f2f5 	udiv	r2, r2, r5
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8005b12:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 8005b16:	f8c3 0418 	str.w	r0, [r3, #1048]	; 0x418
  return HAL_OK;
 8005b1a:	4608      	mov	r0, r1
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8005b1c:	f8d3 5418 	ldr.w	r5, [r3, #1048]	; 0x418
 8005b20:	432a      	orrs	r2, r5
 8005b22:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->IER[0U] = 0U;
 8005b26:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8005b2a:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8005b2e:	6161      	str	r1, [r4, #20]
  hdsi->ErrorMsk = 0U;
 8005b30:	61a1      	str	r1, [r4, #24]
  hdsi->State = HAL_DSI_STATE_READY;
 8005b32:	7466      	strb	r6, [r4, #17]
}
 8005b34:	b003      	add	sp, #12
 8005b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_TIMEOUT;
 8005b38:	2003      	movs	r0, #3
}
 8005b3a:	b003      	add	sp, #12
 8005b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_DSI_MspInit(hdsi);
 8005b3e:	f7ff ff49 	bl	80059d4 <HAL_DSI_MspInit>
 8005b42:	e754      	b.n	80059ee <HAL_DSI_Init+0x16>
    return HAL_ERROR;
 8005b44:	2001      	movs	r0, #1
}
 8005b46:	4770      	bx	lr
 8005b48:	fffc8603 	.word	0xfffc8603
 8005b4c:	003d0900 	.word	0x003d0900

08005b50 <HAL_DSI_TearingEffectCallback>:
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop

08005b54 <HAL_DSI_EndOfRefreshCallback>:
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop

08005b58 <HAL_DSI_ErrorCallback>:
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop

08005b5c <HAL_DSI_IRQHandler>:
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
  uint32_t ErrorStatus0, ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8005b5c:	6803      	ldr	r3, [r0, #0]
 8005b5e:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8005b62:	07d1      	lsls	r1, r2, #31
{
 8005b64:	b510      	push	{r4, lr}
 8005b66:	4604      	mov	r4, r0
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8005b68:	d503      	bpl.n	8005b72 <HAL_DSI_IRQHandler+0x16>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 8005b6a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8005b6e:	07d2      	lsls	r2, r2, #31
 8005b70:	d462      	bmi.n	8005c38 <HAL_DSI_IRQHandler+0xdc>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 8005b72:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8005b76:	0791      	lsls	r1, r2, #30
 8005b78:	d503      	bpl.n	8005b82 <HAL_DSI_IRQHandler+0x26>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 8005b7a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8005b7e:	0792      	lsls	r2, r2, #30
 8005b80:	d44f      	bmi.n	8005c22 <HAL_DSI_IRQHandler+0xc6>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 8005b82:	69a3      	ldr	r3, [r4, #24]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d04b      	beq.n	8005c20 <HAL_DSI_IRQHandler+0xc4>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 8005b88:	6821      	ldr	r1, [r4, #0]
 8005b8a:	f8d1 20bc 	ldr.w	r2, [r1, #188]	; 0xbc
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 8005b8e:	f8d1 30c4 	ldr.w	r3, [r1, #196]	; 0xc4
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 8005b92:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 8005b96:	401a      	ands	r2, r3
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 8005b98:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8005b9c:	b291      	uxth	r1, r2
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 8005b9e:	4003      	ands	r3, r0
    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8005ba0:	b119      	cbz	r1, 8005baa <HAL_DSI_IRQHandler+0x4e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 8005ba2:	6961      	ldr	r1, [r4, #20]
 8005ba4:	f041 0101 	orr.w	r1, r1, #1
 8005ba8:	6161      	str	r1, [r4, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 8005baa:	f412 1ff8 	tst.w	r2, #2031616	; 0x1f0000
 8005bae:	d003      	beq.n	8005bb8 <HAL_DSI_IRQHandler+0x5c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 8005bb0:	6962      	ldr	r2, [r4, #20]
 8005bb2:	f042 0202 	orr.w	r2, r2, #2
 8005bb6:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 8005bb8:	07d8      	lsls	r0, r3, #31
 8005bba:	d503      	bpl.n	8005bc4 <HAL_DSI_IRQHandler+0x68>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8005bbc:	6962      	ldr	r2, [r4, #20]
 8005bbe:	f042 0204 	orr.w	r2, r2, #4
 8005bc2:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8005bc4:	0799      	lsls	r1, r3, #30
 8005bc6:	d503      	bpl.n	8005bd0 <HAL_DSI_IRQHandler+0x74>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 8005bc8:	6962      	ldr	r2, [r4, #20]
 8005bca:	f042 0208 	orr.w	r2, r2, #8
 8005bce:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8005bd0:	f013 0f0c 	tst.w	r3, #12
 8005bd4:	d003      	beq.n	8005bde <HAL_DSI_IRQHandler+0x82>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8005bd6:	6962      	ldr	r2, [r4, #20]
 8005bd8:	f042 0210 	orr.w	r2, r2, #16
 8005bdc:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 8005bde:	06da      	lsls	r2, r3, #27
 8005be0:	d503      	bpl.n	8005bea <HAL_DSI_IRQHandler+0x8e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 8005be2:	6962      	ldr	r2, [r4, #20]
 8005be4:	f042 0220 	orr.w	r2, r2, #32
 8005be8:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8005bea:	0698      	lsls	r0, r3, #26
 8005bec:	d503      	bpl.n	8005bf6 <HAL_DSI_IRQHandler+0x9a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 8005bee:	6962      	ldr	r2, [r4, #20]
 8005bf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bf4:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 8005bf6:	0659      	lsls	r1, r3, #25
 8005bf8:	d503      	bpl.n	8005c02 <HAL_DSI_IRQHandler+0xa6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 8005bfa:	6962      	ldr	r2, [r4, #20]
 8005bfc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c00:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 8005c02:	061a      	lsls	r2, r3, #24
 8005c04:	d503      	bpl.n	8005c0e <HAL_DSI_IRQHandler+0xb2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 8005c06:	6962      	ldr	r2, [r4, #20]
 8005c08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c0c:	6162      	str	r2, [r4, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 8005c0e:	f413 5ff8 	tst.w	r3, #7936	; 0x1f00
 8005c12:	d003      	beq.n	8005c1c <HAL_DSI_IRQHandler+0xc0>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 8005c14:	6963      	ldr	r3, [r4, #20]
 8005c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c1a:	6163      	str	r3, [r4, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 8005c1c:	6963      	ldr	r3, [r4, #20]
 8005c1e:	b93b      	cbnz	r3, 8005c30 <HAL_DSI_IRQHandler+0xd4>
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 8005c20:	bd10      	pop	{r4, pc}
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 8005c22:	2202      	movs	r2, #2
      HAL_DSI_EndOfRefreshCallback(hdsi);
 8005c24:	4620      	mov	r0, r4
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 8005c26:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      HAL_DSI_EndOfRefreshCallback(hdsi);
 8005c2a:	f7ff ff93 	bl	8005b54 <HAL_DSI_EndOfRefreshCallback>
 8005c2e:	e7a8      	b.n	8005b82 <HAL_DSI_IRQHandler+0x26>
      HAL_DSI_ErrorCallback(hdsi);
 8005c30:	4620      	mov	r0, r4
 8005c32:	f7ff ff91 	bl	8005b58 <HAL_DSI_ErrorCallback>
}
 8005c36:	bd10      	pop	{r4, pc}
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f8c3 2410 	str.w	r2, [r3, #1040]	; 0x410
      HAL_DSI_TearingEffectCallback(hdsi);
 8005c3e:	f7ff ff87 	bl	8005b50 <HAL_DSI_TearingEffectCallback>
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	e795      	b.n	8005b72 <HAL_DSI_IRQHandler+0x16>
 8005c46:	bf00      	nop

08005c48 <HAL_DSI_ConfigVideoMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8005c48:	7c03      	ldrb	r3, [r0, #16]
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	f000 8113 	beq.w	8005e76 <HAL_DSI_ConfigVideoMode+0x22e>
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8005c50:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdsi);
 8005c52:	2201      	movs	r2, #1
{
 8005c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdsi);
 8005c58:	7402      	strb	r2, [r0, #16]
  if (VidCfg->ColorCoding == DSI_RGB666)
 8005c5a:	4604      	mov	r4, r0
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8005c5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if (VidCfg->ColorCoding == DSI_RGB666)
 8005c5e:	6848      	ldr	r0, [r1, #4]
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8005c60:	f022 0201 	bic.w	r2, r2, #1
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
  hdsi->Instance->VPCR |= VidCfg->PacketSize;

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8005c64:	f8d1 8014 	ldr.w	r8, [r1, #20]
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8005c68:	4e84      	ldr	r6, [pc, #528]	; (8005e7c <HAL_DSI_ConfigVideoMode+0x234>)
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8005c6a:	2803      	cmp	r0, #3
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8005c6c:	4d84      	ldr	r5, [pc, #528]	; (8005e80 <HAL_DSI_ConfigVideoMode+0x238>)
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8005c6e:	e9d1 ec03 	ldrd	lr, ip, [r1, #12]
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8005c72:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8005c74:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005c78:	f022 0201 	bic.w	r2, r2, #1
 8005c7c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8005c80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c82:	f022 0203 	bic.w	r2, r2, #3
 8005c86:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8005c88:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8005c8a:	ea47 070e 	orr.w	r7, r7, lr
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8005c8e:	f8d1 e018 	ldr.w	lr, [r1, #24]
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8005c92:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8005c94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c96:	ea06 0602 	and.w	r6, r6, r2
 8005c9a:	63de      	str	r6, [r3, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8005c9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c9e:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8005ca2:	f8d1 c000 	ldr.w	ip, [r1]
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8005ca6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8005ca8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005caa:	ea02 0205 	and.w	r2, r2, r5
 8005cae:	641a      	str	r2, [r3, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8005cb0:	6c1f      	ldr	r7, [r3, #64]	; 0x40
 8005cb2:	ea47 0708 	orr.w	r7, r7, r8
 8005cb6:	641f      	str	r7, [r3, #64]	; 0x40
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8005cb8:	6c5e      	ldr	r6, [r3, #68]	; 0x44
 8005cba:	ea06 0605 	and.w	r6, r6, r5
 8005cbe:	645e      	str	r6, [r3, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8005cc0:	6c5d      	ldr	r5, [r3, #68]	; 0x44
 8005cc2:	ea45 050e 	orr.w	r5, r5, lr
 8005cc6:	645d      	str	r5, [r3, #68]	; 0x44
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8005cc8:	68dd      	ldr	r5, [r3, #12]
 8005cca:	f025 0503 	bic.w	r5, r5, #3
 8005cce:	60dd      	str	r5, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8005cd0:	68da      	ldr	r2, [r3, #12]
 8005cd2:	ea42 020c 	orr.w	r2, r2, ip
 8005cd6:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8005cd8:	695d      	ldr	r5, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8005cda:	69cf      	ldr	r7, [r1, #28]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8005cdc:	f025 0507 	bic.w	r5, r5, #7
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8005ce0:	e9d1 6208 	ldrd	r6, r2, [r1, #32]
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8005ce4:	615d      	str	r5, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8005ce6:	ea42 0206 	orr.w	r2, r2, r6
 8005cea:	695d      	ldr	r5, [r3, #20]
 8005cec:	ea42 0207 	orr.w	r2, r2, r7
 8005cf0:	ea42 0205 	orr.w	r2, r2, r5
 8005cf4:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	f022 020f 	bic.w	r2, r2, #15
 8005cfc:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8005cfe:	691a      	ldr	r2, [r3, #16]
 8005d00:	ea42 0200 	orr.w	r2, r2, r0
 8005d04:	611a      	str	r2, [r3, #16]
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8005d06:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005d0a:	f022 020e 	bic.w	r2, r2, #14
 8005d0e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 8005d12:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005d16:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8005d1a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  if (VidCfg->ColorCoding == DSI_RGB666)
 8005d1e:	d107      	bne.n	8005d30 <HAL_DSI_ConfigVideoMode+0xe8>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8005d20:	6918      	ldr	r0, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8005d22:	688d      	ldr	r5, [r1, #8]
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8005d24:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8005d28:	6118      	str	r0, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8005d2a:	691a      	ldr	r2, [r3, #16]
 8005d2c:	432a      	orrs	r2, r5
 8005d2e:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8005d30:	6c9f      	ldr	r7, [r3, #72]	; 0x48
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005d32:	2600      	movs	r6, #0
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8005d34:	4a53      	ldr	r2, [pc, #332]	; (8005e84 <HAL_DSI_ConfigVideoMode+0x23c>)
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8005d36:	6a88      	ldr	r0, [r1, #40]	; 0x28
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8005d38:	4017      	ands	r7, r2
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8005d3a:	f8d1 c02c 	ldr.w	ip, [r1, #44]	; 0x2c
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8005d3e:	f8d1 e030 	ldr.w	lr, [r1, #48]	; 0x30
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8005d42:	649f      	str	r7, [r3, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8005d44:	6c9d      	ldr	r5, [r3, #72]	; 0x48
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8005d46:	4f50      	ldr	r7, [pc, #320]	; (8005e88 <HAL_DSI_ConfigVideoMode+0x240>)
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8005d48:	4305      	orrs	r5, r0
 8005d4a:	649d      	str	r5, [r3, #72]	; 0x48
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8005d4c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005d4e:	4010      	ands	r0, r2
 8005d50:	64d8      	str	r0, [r3, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8005d52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8005d54:	484d      	ldr	r0, [pc, #308]	; (8005e8c <HAL_DSI_ConfigVideoMode+0x244>)
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8005d56:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8005d5a:	f8d1 c034 	ldr.w	ip, [r1, #52]	; 0x34
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8005d5e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8005d60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d62:	4017      	ands	r7, r2
 8005d64:	651f      	str	r7, [r3, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8005d66:	6d1d      	ldr	r5, [r3, #80]	; 0x50
 8005d68:	ea45 050e 	orr.w	r5, r5, lr
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8005d6c:	f8d1 e038 	ldr.w	lr, [r1, #56]	; 0x38
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8005d70:	651d      	str	r5, [r3, #80]	; 0x50
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8005d72:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 8005d74:	4005      	ands	r5, r0
 8005d76:	655d      	str	r5, [r3, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8005d78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d7a:	ea42 020c 	orr.w	r2, r2, ip
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8005d7e:	f8d1 c03c 	ldr.w	ip, [r1, #60]	; 0x3c
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8005d82:	655a      	str	r2, [r3, #84]	; 0x54
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8005d84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d86:	4002      	ands	r2, r0
 8005d88:	659a      	str	r2, [r3, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8005d8a:	6d9f      	ldr	r7, [r3, #88]	; 0x58
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8005d8c:	4a3b      	ldr	r2, [pc, #236]	; (8005e7c <HAL_DSI_ConfigVideoMode+0x234>)
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8005d8e:	ea47 070e 	orr.w	r7, r7, lr
 8005d92:	659f      	str	r7, [r3, #88]	; 0x58
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8005d94:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8005d96:	4007      	ands	r7, r0

  return HAL_OK;
 8005d98:	4630      	mov	r0, r6
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8005d9a:	65df      	str	r7, [r3, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8005d9c:	6ddd      	ldr	r5, [r3, #92]	; 0x5c
 8005d9e:	ea45 050c 	orr.w	r5, r5, ip
 8005da2:	65dd      	str	r5, [r3, #92]	; 0x5c
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8005da4:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8005da6:	402a      	ands	r2, r5
 8005da8:	661a      	str	r2, [r3, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8005daa:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8005dac:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8005dae:	f8d1 e044 	ldr.w	lr, [r1, #68]	; 0x44
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8005db2:	4315      	orrs	r5, r2
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8005db4:	f8d1 c048 	ldr.w	ip, [r1, #72]	; 0x48
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8005db8:	661d      	str	r5, [r3, #96]	; 0x60
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8005dba:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8005dbc:	f427 4700 	bic.w	r7, r7, #32768	; 0x8000
 8005dc0:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8005dc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dc4:	ea42 020e 	orr.w	r2, r2, lr
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8005dc8:	f8d1 e04c 	ldr.w	lr, [r1, #76]	; 0x4c
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8005dcc:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8005dce:	699f      	ldr	r7, [r3, #24]
 8005dd0:	f427 077f 	bic.w	r7, r7, #16711680	; 0xff0000
 8005dd4:	619f      	str	r7, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8005dd6:	699d      	ldr	r5, [r3, #24]
 8005dd8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8005ddc:	f8d1 c050 	ldr.w	ip, [r1, #80]	; 0x50
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8005de0:	619d      	str	r5, [r3, #24]
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8005de2:	699d      	ldr	r5, [r3, #24]
 8005de4:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8005de8:	619d      	str	r5, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8005dea:	699a      	ldr	r2, [r3, #24]
 8005dec:	ea42 020e 	orr.w	r2, r2, lr
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8005df0:	f8d1 e054 	ldr.w	lr, [r1, #84]	; 0x54
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8005df4:	619a      	str	r2, [r3, #24]
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8005df6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005df8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dfc:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8005dfe:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8005e00:	ea47 070c 	orr.w	r7, r7, ip
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8005e04:	f8d1 c058 	ldr.w	ip, [r1, #88]	; 0x58
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8005e08:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8005e0a:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8005e0c:	f427 5780 	bic.w	r7, r7, #4096	; 0x1000
 8005e10:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8005e12:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8005e14:	ea45 050e 	orr.w	r5, r5, lr
 8005e18:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8005e1a:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8005e1c:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 8005e20:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8005e22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e24:	ea42 020c 	orr.w	r2, r2, ip
 8005e28:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8005e2a:	6b9f      	ldr	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8005e2c:	6dcd      	ldr	r5, [r1, #92]	; 0x5c
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8005e2e:	f427 6780 	bic.w	r7, r7, #1024	; 0x400
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8005e32:	f8d1 e060 	ldr.w	lr, [r1, #96]	; 0x60
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8005e36:	639f      	str	r7, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8005e38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e3a:	432a      	orrs	r2, r5
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8005e3c:	e9d1 c719 	ldrd	ip, r7, [r1, #100]	; 0x64
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8005e40:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8005e42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005e48:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8005e4a:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8005e4c:	ea45 050e 	orr.w	r5, r5, lr
 8005e50:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8005e52:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8005e54:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8005e58:	639d      	str	r5, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8005e5a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005e5c:	ea41 010c 	orr.w	r1, r1, ip
 8005e60:	6399      	str	r1, [r3, #56]	; 0x38
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8005e62:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005e64:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8005e68:	6399      	str	r1, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8005e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e6c:	433a      	orrs	r2, r7
 8005e6e:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_UNLOCK(hdsi);
 8005e70:	7426      	strb	r6, [r4, #16]
}
 8005e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdsi);
 8005e76:	2002      	movs	r0, #2
}
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	ffffc000 	.word	0xffffc000
 8005e80:	ffffe000 	.word	0xffffe000
 8005e84:	fffff000 	.word	0xfffff000
 8005e88:	ffff8000 	.word	0xffff8000
 8005e8c:	fffffc00 	.word	0xfffffc00

08005e90 <HAL_DSI_ConfigFlowControl>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8005e90:	7c02      	ldrb	r2, [r0, #16]
 8005e92:	2a01      	cmp	r2, #1
 8005e94:	d00e      	beq.n	8005eb4 <HAL_DSI_ConfigFlowControl+0x24>

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8005e96:	6802      	ldr	r2, [r0, #0]
 8005e98:	4603      	mov	r3, r0
{
 8005e9a:	b430      	push	{r4, r5}
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8005e9c:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005e9e:	2500      	movs	r5, #0
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8005ea0:	f024 041f 	bic.w	r4, r4, #31

  return HAL_OK;
 8005ea4:	4628      	mov	r0, r5
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8005ea6:	62d4      	str	r4, [r2, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8005ea8:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 8005eaa:	4321      	orrs	r1, r4
 8005eac:	62d1      	str	r1, [r2, #44]	; 0x2c
  __HAL_UNLOCK(hdsi);
 8005eae:	741d      	strb	r5, [r3, #16]
}
 8005eb0:	bc30      	pop	{r4, r5}
 8005eb2:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 8005eb4:	2002      	movs	r0, #2
}
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_DSI_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
  /* Process locked */
  __HAL_LOCK(hdsi);
 8005eb8:	7c03      	ldrb	r3, [r0, #16]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d021      	beq.n	8005f02 <HAL_DSI_Start+0x4a>

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8005ebe:	6803      	ldr	r3, [r0, #0]
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	4602      	mov	r2, r0
  __HAL_DSI_WRAPPER_ENABLE(hdsi);

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);

  return HAL_OK;
 8005ec4:	4608      	mov	r0, r1
{
 8005ec6:	b410      	push	{r4}
 8005ec8:	b083      	sub	sp, #12
  __HAL_DSI_ENABLE(hdsi);
 8005eca:	9100      	str	r1, [sp, #0]
 8005ecc:	685c      	ldr	r4, [r3, #4]
 8005ece:	f044 0401 	orr.w	r4, r4, #1
 8005ed2:	605c      	str	r4, [r3, #4]
 8005ed4:	685c      	ldr	r4, [r3, #4]
 8005ed6:	f004 0401 	and.w	r4, r4, #1
 8005eda:	9400      	str	r4, [sp, #0]
 8005edc:	9c00      	ldr	r4, [sp, #0]
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8005ede:	9101      	str	r1, [sp, #4]
 8005ee0:	f8d3 4404 	ldr.w	r4, [r3, #1028]	; 0x404
 8005ee4:	f044 0408 	orr.w	r4, r4, #8
 8005ee8:	f8c3 4404 	str.w	r4, [r3, #1028]	; 0x404
 8005eec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
  __HAL_UNLOCK(hdsi);
 8005ef0:	7411      	strb	r1, [r2, #16]
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8005ef2:	f003 0308 	and.w	r3, r3, #8
 8005ef6:	9301      	str	r3, [sp, #4]
 8005ef8:	9b01      	ldr	r3, [sp, #4]
}
 8005efa:	b003      	add	sp, #12
 8005efc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f00:	4770      	bx	lr
  __HAL_LOCK(hdsi);
 8005f02:	2002      	movs	r0, #2
}
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop

08005f08 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8005f08:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8005f0a:	7c05      	ldrb	r5, [r0, #16]
{
 8005f0c:	b082      	sub	sp, #8
  __HAL_LOCK(hdsi);
 8005f0e:	2d01      	cmp	r5, #1
 8005f10:	d00a      	beq.n	8005f28 <HAL_DSI_ShortWrite+0x20>

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8005f12:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdsi);
 8005f14:	2501      	movs	r5, #1
 8005f16:	4604      	mov	r4, r0
   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8005f18:	9600      	str	r6, [sp, #0]
  __HAL_LOCK(hdsi);
 8005f1a:	7405      	strb	r5, [r0, #16]
   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8005f1c:	f7ff fd38 	bl	8005990 <DSI_ShortWrite>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005f20:	2300      	movs	r3, #0
 8005f22:	7423      	strb	r3, [r4, #16]

  return status;
}
 8005f24:	b002      	add	sp, #8
 8005f26:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdsi);
 8005f28:	2002      	movs	r0, #2
}
 8005f2a:	b002      	add	sp, #8
 8005f2c:	bd70      	pop	{r4, r5, r6, pc}
 8005f2e:	bf00      	nop

08005f30 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8005f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f34:	4698      	mov	r8, r3
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;

  /* Process locked */
  __HAL_LOCK(hdsi);
 8005f36:	7c03      	ldrb	r3, [r0, #16]
{
 8005f38:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hdsi);
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d05e      	beq.n	8005ffc <HAL_DSI_LongWrite+0xcc>
 8005f3e:	2301      	movs	r3, #1
 8005f40:	4607      	mov	r7, r0
 8005f42:	4689      	mov	r9, r1
 8005f44:	4692      	mov	sl, r2
 8005f46:	7403      	strb	r3, [r0, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f48:	f7ff fae8 	bl	800551c <HAL_GetTick>
 8005f4c:	4605      	mov	r5, r0

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8005f4e:	e005      	b.n	8005f5c <HAL_DSI_LongWrite+0x2c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8005f50:	f7ff fae4 	bl	800551c <HAL_GetTick>
 8005f54:	1b40      	subs	r0, r0, r5
 8005f56:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8005f5a:	d84b      	bhi.n	8005ff4 <HAL_DSI_LongWrite+0xc4>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8005f5c:	6839      	ldr	r1, [r7, #0]
 8005f5e:	6f4c      	ldr	r4, [r1, #116]	; 0x74
 8005f60:	f014 0401 	ands.w	r4, r4, #1
 8005f64:	d0f4      	beq.n	8005f50 <HAL_DSI_LongWrite+0x20>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8005f66:	4640      	mov	r0, r8
 8005f68:	2803      	cmp	r0, #3
 8005f6a:	bf28      	it	cs
 8005f6c:	2003      	movcs	r0, #3

  for (count = 0U; count < nbBytes; count++)
 8005f6e:	f1b8 0f00 	cmp.w	r8, #0
 8005f72:	d046      	beq.n	8006002 <HAL_DSI_LongWrite+0xd2>
 8005f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f76:	1e5c      	subs	r4, r3, #1
 8005f78:	2300      	movs	r3, #0
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 8005f80:	00dd      	lsls	r5, r3, #3
  for (count = 0U; count < nbBytes; count++)
 8005f82:	4283      	cmp	r3, r0
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8005f84:	fa02 f205 	lsl.w	r2, r2, r5
 8005f88:	ea46 0602 	orr.w	r6, r6, r2
  for (count = 0U; count < nbBytes; count++)
 8005f8c:	d3f5      	bcc.n	8005f7a <HAL_DSI_LongWrite+0x4a>
  }
  hdsi->Instance->GPDR = fifoword;

  uicounter = NbParams - nbBytes;
  pparams += nbBytes;
 8005f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  hdsi->Instance->GPDR = fifoword;
 8005f90:	670e      	str	r6, [r1, #112]	; 0x70
  pparams += nbBytes;
 8005f92:	181e      	adds	r6, r3, r0
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8005f94:	ebb8 0000 	subs.w	r0, r8, r0
 8005f98:	d017      	beq.n	8005fca <HAL_DSI_LongWrite+0x9a>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8005f9a:	2804      	cmp	r0, #4
 8005f9c:	4684      	mov	ip, r0
 8005f9e:	f04f 0500 	mov.w	r5, #0
 8005fa2:	bf28      	it	cs
 8005fa4:	f04f 0c04 	movcs.w	ip, #4
    fifoword = 0U;
 8005fa8:	462b      	mov	r3, r5
 8005faa:	eb06 020c 	add.w	r2, r6, ip
    for (count = 0U; count < nbBytes; count++)
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8005fae:	f816 4b01 	ldrb.w	r4, [r6], #1
 8005fb2:	40ac      	lsls	r4, r5
    for (count = 0U; count < nbBytes; count++)
 8005fb4:	42b2      	cmp	r2, r6
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8005fb6:	f105 0508 	add.w	r5, r5, #8
 8005fba:	ea43 0304 	orr.w	r3, r3, r4
    for (count = 0U; count < nbBytes; count++)
 8005fbe:	d1f6      	bne.n	8005fae <HAL_DSI_LongWrite+0x7e>
  while (uicounter != 0U)
 8005fc0:	ebb0 000c 	subs.w	r0, r0, ip
    }
    hdsi->Instance->GPDR = fifoword;

    uicounter -= nbBytes;
    pparams += nbBytes;
 8005fc4:	4616      	mov	r6, r2
    hdsi->Instance->GPDR = fifoword;
 8005fc6:	670b      	str	r3, [r1, #112]	; 0x70
  while (uicounter != 0U)
 8005fc8:	d1e7      	bne.n	8005f9a <HAL_DSI_LongWrite+0x6a>

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8005fca:	f108 0801 	add.w	r8, r8, #1
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8005fce:	ea4a 1389 	orr.w	r3, sl, r9, lsl #6
                         (((NbParams + 1U) & 0xFF00U) >> 8U));

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8005fd2:	2200      	movs	r2, #0
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8005fd4:	ea4f 2908 	mov.w	r9, r8, lsl #8

  return HAL_OK;
 8005fd8:	4610      	mov	r0, r2
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8005fda:	46c8      	mov	r8, r9
 8005fdc:	fa1f f989 	uxth.w	r9, r9
 8005fe0:	f408 087f 	and.w	r8, r8, #16711680	; 0xff0000
 8005fe4:	ea43 0309 	orr.w	r3, r3, r9
 8005fe8:	ea43 0308 	orr.w	r3, r3, r8
 8005fec:	66cb      	str	r3, [r1, #108]	; 0x6c
  __HAL_UNLOCK(hdsi);
 8005fee:	743a      	strb	r2, [r7, #16]
}
 8005ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return HAL_TIMEOUT;
 8005ff4:	2003      	movs	r0, #3
      __HAL_UNLOCK(hdsi);
 8005ff6:	743c      	strb	r4, [r7, #16]
}
 8005ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hdsi);
 8005ffc:	2002      	movs	r0, #2
}
 8005ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hdsi->Instance->GPDR = fifoword;
 8006002:	670e      	str	r6, [r1, #112]	; 0x70
  while (uicounter != 0U)
 8006004:	e7e1      	b.n	8005fca <HAL_DSI_LongWrite+0x9a>
 8006006:	bf00      	nop

08006008 <HAL_DSI_Read>:
                               uint8_t *Array,
                               uint32_t Size,
                               uint32_t Mode,
                               uint32_t DCSCmd,
                               uint8_t *ParametersTable)
{
 8006008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800600c:	4615      	mov	r5, r2
  uint32_t fifoword;
  uint32_t nbbytes;
  uint32_t count;

  /* Process locked */
  __HAL_LOCK(hdsi);
 800600e:	7c02      	ldrb	r2, [r0, #16]
{
 8006010:	b082      	sub	sp, #8
  __HAL_LOCK(hdsi);
 8006012:	2a01      	cmp	r2, #1
{
 8006014:	9c08      	ldr	r4, [sp, #32]
  __HAL_LOCK(hdsi);
 8006016:	d070      	beq.n	80060fa <HAL_DSI_Read+0xf2>
 8006018:	461e      	mov	r6, r3
 800601a:	2301      	movs	r3, #1
 800601c:	4607      	mov	r7, r0
 800601e:	4688      	mov	r8, r1

  /* Check the parameters */
  assert_param(IS_DSI_READ_PACKET_TYPE(Mode));

  if (datasize > 2U)
 8006020:	2e02      	cmp	r6, #2
  __HAL_LOCK(hdsi);
 8006022:	7403      	strb	r3, [r0, #16]
  if (datasize > 2U)
 8006024:	d80d      	bhi.n	8006042 <HAL_DSI_Read+0x3a>
      return HAL_ERROR;
    }
  }

  /* Configure the packet to read command */
  if (Mode == DSI_DCS_SHORT_PKT_READ)
 8006026:	2c06      	cmp	r4, #6
 8006028:	d017      	beq.n	800605a <HAL_DSI_Read+0x52>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, DCSCmd, 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P0)
 800602a:	2c04      	cmp	r4, #4
 800602c:	d04f      	beq.n	80060ce <HAL_DSI_Read+0xc6>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, 0U, 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P1)
 800602e:	2c14      	cmp	r4, #20
 8006030:	d067      	beq.n	8006102 <HAL_DSI_Read+0xfa>
  {
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
  }
  else if (Mode == DSI_GEN_SHORT_PKT_READ_P2)
 8006032:	2c24      	cmp	r4, #36	; 0x24
 8006034:	d052      	beq.n	80060dc <HAL_DSI_Read+0xd4>
      __HAL_UNLOCK(hdsi);
 8006036:	2300      	movs	r3, #0
      return HAL_ERROR;
 8006038:	2001      	movs	r0, #1
      __HAL_UNLOCK(hdsi);
 800603a:	743b      	strb	r3, [r7, #16]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);

  return HAL_OK;
}
 800603c:	b002      	add	sp, #8
 800603e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (DSI_ShortWrite(hdsi, ChannelNbr, DSI_MAX_RETURN_PKT_SIZE, ((datasize) & 0xFFU),
 8006042:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 8006046:	b2f3      	uxtb	r3, r6
 8006048:	2237      	movs	r2, #55	; 0x37
 800604a:	f8cd c000 	str.w	ip, [sp]
 800604e:	f7ff fc9f 	bl	8005990 <DSI_ShortWrite>
 8006052:	2800      	cmp	r0, #0
 8006054:	d1ef      	bne.n	8006036 <HAL_DSI_Read+0x2e>
  if (Mode == DSI_DCS_SHORT_PKT_READ)
 8006056:	2c06      	cmp	r4, #6
 8006058:	d1e7      	bne.n	800602a <HAL_DSI_Read+0x22>
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800605a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, DCSCmd, 0U);
 800605c:	6839      	ldr	r1, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800605e:	021a      	lsls	r2, r3, #8
 8006060:	ea42 1388 	orr.w	r3, r2, r8, lsl #6
 8006064:	f043 0306 	orr.w	r3, r3, #6
 8006068:	66cb      	str	r3, [r1, #108]	; 0x6c
  tickstart = HAL_GetTick();
 800606a:	f7ff fa57 	bl	800551c <HAL_GetTick>
 800606e:	4680      	mov	r8, r0
  while (((int32_t)(datasize)) > 0)
 8006070:	e006      	b.n	8006080 <HAL_DSI_Read+0x78>
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8006072:	f7ff fa53 	bl	800551c <HAL_GetTick>
 8006076:	eba0 0008 	sub.w	r0, r0, r8
 800607a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800607e:	d81b      	bhi.n	80060b8 <HAL_DSI_Read+0xb0>
  while (((int32_t)(datasize)) > 0)
 8006080:	2e00      	cmp	r6, #0
 8006082:	dd1f      	ble.n	80060c4 <HAL_DSI_Read+0xbc>
    if ((hdsi->Instance->GPSR & DSI_GPSR_PRDFE) == 0U)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	6f59      	ldr	r1, [r3, #116]	; 0x74
 8006088:	f011 0110 	ands.w	r1, r1, #16
 800608c:	d1f1      	bne.n	8006072 <HAL_DSI_Read+0x6a>
      nbbytes = (datasize < 4U) ? datasize : 4U;
 800608e:	2e04      	cmp	r6, #4
 8006090:	4630      	mov	r0, r6
      fifoword = hdsi->Instance->GPDR;
 8006092:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      nbbytes = (datasize < 4U) ? datasize : 4U;
 8006094:	bf28      	it	cs
 8006096:	2004      	movcs	r0, #4
      for (count = 0U; count < nbbytes; count++)
 8006098:	182b      	adds	r3, r5, r0
        *pdata = (uint8_t)(fifoword >> (8U * count));
 800609a:	fa22 f401 	lsr.w	r4, r2, r1
 800609e:	3108      	adds	r1, #8
 80060a0:	f805 4b01 	strb.w	r4, [r5], #1
      for (count = 0U; count < nbbytes; count++)
 80060a4:	429d      	cmp	r5, r3
 80060a6:	d1f8      	bne.n	800609a <HAL_DSI_Read+0x92>
 80060a8:	1a36      	subs	r6, r6, r0
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80060aa:	f7ff fa37 	bl	800551c <HAL_GetTick>
 80060ae:	eba0 0008 	sub.w	r0, r0, r8
 80060b2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80060b6:	d9e3      	bls.n	8006080 <HAL_DSI_Read+0x78>
      __HAL_UNLOCK(hdsi);
 80060b8:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 80060ba:	2003      	movs	r0, #3
      __HAL_UNLOCK(hdsi);
 80060bc:	743b      	strb	r3, [r7, #16]
}
 80060be:	b002      	add	sp, #8
 80060c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_UNLOCK(hdsi);
 80060c4:	2000      	movs	r0, #0
 80060c6:	7438      	strb	r0, [r7, #16]
}
 80060c8:	b002      	add	sp, #8
 80060ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80060ce:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, 0U, 0U);
 80060d2:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80060d4:	f043 0304 	orr.w	r3, r3, #4
 80060d8:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 80060da:	e7c6      	b.n	800606a <HAL_DSI_Read+0x62>
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80060dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80060de:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80060e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80060e4:	7852      	ldrb	r2, [r2, #1]
 80060e6:	7809      	ldrb	r1, [r1, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80060e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], ParametersTable[1U]);
 80060ec:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80060ee:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80060f2:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 80060f6:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 80060f8:	e7b7      	b.n	800606a <HAL_DSI_Read+0x62>
  __HAL_LOCK(hdsi);
 80060fa:	2002      	movs	r0, #2
}
 80060fc:	b002      	add	sp, #8
 80060fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
 8006102:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8006104:	ea4f 1388 	mov.w	r3, r8, lsl #6
    DSI_ConfigPacketHeader(hdsi->Instance, ChannelNbr, Mode, ParametersTable[0U], 0U);
 8006108:	7811      	ldrb	r1, [r2, #0]
 800610a:	683a      	ldr	r2, [r7, #0]
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 800610c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006110:	f043 0314 	orr.w	r3, r3, #20
 8006114:	66d3      	str	r3, [r2, #108]	; 0x6c
}
 8006116:	e7a8      	b.n	800606a <HAL_DSI_Read+0x62>

08006118 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800611c:	680e      	ldr	r6, [r1, #0]
{
 800611e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006120:	2e00      	cmp	r6, #0
 8006122:	f000 80d3 	beq.w	80062cc <HAL_GPIO_Init+0x1b4>
  uint32_t position = 0x00U;
 8006126:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006128:	f8df a220 	ldr.w	sl, [pc, #544]	; 800634c <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800612c:	f8df b220 	ldr.w	fp, [pc, #544]	; 8006350 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006130:	46b1      	mov	r9, r6
 8006132:	e020      	b.n	8006176 <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3U];
 8006134:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006136:	f003 0c07 	and.w	ip, r3, #7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800613a:	f004 0403 	and.w	r4, r4, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800613e:	f04f 0e0f 	mov.w	lr, #15
 8006142:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006146:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006148:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800614c:	fa04 f707 	lsl.w	r7, r4, r7
        temp = GPIOx->AFR[position >> 3U];
 8006150:	6a14      	ldr	r4, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006152:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006156:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800615a:	ea24 0c0e 	bic.w	ip, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800615e:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 8006162:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 8006164:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006166:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006168:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 800616a:	6005      	str	r5, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 800616c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800616e:	fa39 f203 	lsrs.w	r2, r9, r3
 8006172:	f000 80ab 	beq.w	80062cc <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006176:	2201      	movs	r2, #1
 8006178:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 800617a:	ea12 0809 	ands.w	r8, r2, r9
 800617e:	d0f5      	beq.n	800616c <HAL_GPIO_Init+0x54>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006180:	684c      	ldr	r4, [r1, #4]
 8006182:	005f      	lsls	r7, r3, #1
 8006184:	f024 0c10 	bic.w	ip, r4, #16
 8006188:	f10c 35ff 	add.w	r5, ip, #4294967295
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800618c:	2d01      	cmp	r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800618e:	f04f 0503 	mov.w	r5, #3
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006192:	f200 809e 	bhi.w	80062d2 <HAL_GPIO_Init+0x1ba>
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006196:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OSPEEDR;
 800619a:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800619e:	40bd      	lsls	r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80061a0:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80061a2:	ea2e 0e05 	bic.w	lr, lr, r5
 80061a6:	43ed      	mvns	r5, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80061a8:	9601      	str	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061aa:	68ce      	ldr	r6, [r1, #12]
 80061ac:	40be      	lsls	r6, r7
 80061ae:	ea46 0e0e 	orr.w	lr, r6, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80061b2:	9e01      	ldr	r6, [sp, #4]
        GPIOx->OSPEEDR = temp;
 80061b4:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80061b8:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80061bc:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80061c0:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 80061c2:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 80061c4:	68c6      	ldr	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061c6:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80061ca:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80061cc:	ea06 0605 	and.w	r6, r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80061d0:	fa02 f207 	lsl.w	r2, r2, r7
 80061d4:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->PUPDR = temp;
 80061d8:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80061da:	d0ab      	beq.n	8006134 <HAL_GPIO_Init+0x1c>
      temp = GPIOx->MODER;
 80061dc:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061de:	f004 0203 	and.w	r2, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80061e2:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061e4:	fa02 f707 	lsl.w	r7, r2, r7
 80061e8:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 80061ea:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80061ec:	00e6      	lsls	r6, r4, #3
 80061ee:	d5bd      	bpl.n	800616c <HAL_GPIO_Init+0x54>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061f0:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
 80061f4:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80061f8:	f003 0203 	and.w	r2, r3, #3
 80061fc:	250f      	movs	r5, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061fe:	f046 0602 	orr.w	r6, r6, #2
 8006202:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006206:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006208:	f8ca 60f4 	str.w	r6, [sl, #244]	; 0xf4
 800620c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8006210:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006214:	fa05 fc02 	lsl.w	ip, r5, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006218:	f006 0602 	and.w	r6, r6, #2
 800621c:	9603      	str	r6, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800621e:	4e42      	ldr	r6, [pc, #264]	; (8006328 <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006220:	9d03      	ldr	r5, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006222:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 8006224:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006226:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800622a:	d020      	beq.n	800626e <HAL_GPIO_Init+0x156>
 800622c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006230:	42b0      	cmp	r0, r6
 8006232:	d056      	beq.n	80062e2 <HAL_GPIO_Init+0x1ca>
 8006234:	4e3d      	ldr	r6, [pc, #244]	; (800632c <HAL_GPIO_Init+0x214>)
 8006236:	42b0      	cmp	r0, r6
 8006238:	d058      	beq.n	80062ec <HAL_GPIO_Init+0x1d4>
 800623a:	4e3d      	ldr	r6, [pc, #244]	; (8006330 <HAL_GPIO_Init+0x218>)
 800623c:	42b0      	cmp	r0, r6
 800623e:	d04b      	beq.n	80062d8 <HAL_GPIO_Init+0x1c0>
 8006240:	4e3c      	ldr	r6, [pc, #240]	; (8006334 <HAL_GPIO_Init+0x21c>)
 8006242:	42b0      	cmp	r0, r6
 8006244:	d05c      	beq.n	8006300 <HAL_GPIO_Init+0x1e8>
 8006246:	4e3c      	ldr	r6, [pc, #240]	; (8006338 <HAL_GPIO_Init+0x220>)
 8006248:	42b0      	cmp	r0, r6
 800624a:	d05e      	beq.n	800630a <HAL_GPIO_Init+0x1f2>
 800624c:	4e3b      	ldr	r6, [pc, #236]	; (800633c <HAL_GPIO_Init+0x224>)
 800624e:	42b0      	cmp	r0, r6
 8006250:	d051      	beq.n	80062f6 <HAL_GPIO_Init+0x1de>
 8006252:	4e3b      	ldr	r6, [pc, #236]	; (8006340 <HAL_GPIO_Init+0x228>)
 8006254:	42b0      	cmp	r0, r6
 8006256:	d05d      	beq.n	8006314 <HAL_GPIO_Init+0x1fc>
 8006258:	4e3a      	ldr	r6, [pc, #232]	; (8006344 <HAL_GPIO_Init+0x22c>)
 800625a:	42b0      	cmp	r0, r6
 800625c:	d05f      	beq.n	800631e <HAL_GPIO_Init+0x206>
 800625e:	4e3a      	ldr	r6, [pc, #232]	; (8006348 <HAL_GPIO_Init+0x230>)
 8006260:	42b0      	cmp	r0, r6
 8006262:	bf0c      	ite	eq
 8006264:	2609      	moveq	r6, #9
 8006266:	260a      	movne	r6, #10
 8006268:	fa06 f202 	lsl.w	r2, r6, r2
 800626c:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 800626e:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8006270:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 8006274:	f8db 2000 	ldr.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006278:	03e5      	lsls	r5, r4, #15
    position++;
 800627a:	f103 0301 	add.w	r3, r3, #1
        temp &= ~(iocurrent);
 800627e:	bf54      	ite	pl
 8006280:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006282:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8006286:	f8cb 2000 	str.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800628a:	03a2      	lsls	r2, r4, #14
        temp = EXTI_CurrentCPU->EMR1;
 800628c:	f8db 5004 	ldr.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006290:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006294:	bf54      	ite	pl
 8006296:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006298:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800629c:	02e7      	lsls	r7, r4, #11
        EXTI_CurrentCPU->EMR1 = temp;
 800629e:	f8cb 5004 	str.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 80062a2:	6815      	ldr	r5, [r2, #0]
        EXTI->RTSR1 = temp;
 80062a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80062a8:	bf54      	ite	pl
 80062aa:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80062ac:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80062b0:	02a4      	lsls	r4, r4, #10
        EXTI->FTSR1 = temp;
 80062b2:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
        EXTI->RTSR1 = temp;
 80062b6:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 80062b8:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 80062ba:	bf54      	ite	pl
 80062bc:	4032      	andpl	r2, r6
          temp |= iocurrent;
 80062be:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 80062c2:	6062      	str	r2, [r4, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80062c4:	fa39 f203 	lsrs.w	r2, r9, r3
 80062c8:	f47f af55 	bne.w	8006176 <HAL_GPIO_Init+0x5e>
  }
}
 80062cc:	b005      	add	sp, #20
 80062ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062d2:	40bd      	lsls	r5, r7
 80062d4:	43ed      	mvns	r5, r5
 80062d6:	e775      	b.n	80061c4 <HAL_GPIO_Init+0xac>
 80062d8:	2603      	movs	r6, #3
 80062da:	fa06 f202 	lsl.w	r2, r6, r2
 80062de:	4315      	orrs	r5, r2
 80062e0:	e7c5      	b.n	800626e <HAL_GPIO_Init+0x156>
 80062e2:	2601      	movs	r6, #1
 80062e4:	fa06 f202 	lsl.w	r2, r6, r2
 80062e8:	4315      	orrs	r5, r2
 80062ea:	e7c0      	b.n	800626e <HAL_GPIO_Init+0x156>
 80062ec:	2602      	movs	r6, #2
 80062ee:	fa06 f202 	lsl.w	r2, r6, r2
 80062f2:	4315      	orrs	r5, r2
 80062f4:	e7bb      	b.n	800626e <HAL_GPIO_Init+0x156>
 80062f6:	2606      	movs	r6, #6
 80062f8:	fa06 f202 	lsl.w	r2, r6, r2
 80062fc:	4315      	orrs	r5, r2
 80062fe:	e7b6      	b.n	800626e <HAL_GPIO_Init+0x156>
 8006300:	2604      	movs	r6, #4
 8006302:	fa06 f202 	lsl.w	r2, r6, r2
 8006306:	4315      	orrs	r5, r2
 8006308:	e7b1      	b.n	800626e <HAL_GPIO_Init+0x156>
 800630a:	2605      	movs	r6, #5
 800630c:	fa06 f202 	lsl.w	r2, r6, r2
 8006310:	4315      	orrs	r5, r2
 8006312:	e7ac      	b.n	800626e <HAL_GPIO_Init+0x156>
 8006314:	2607      	movs	r6, #7
 8006316:	fa06 f202 	lsl.w	r2, r6, r2
 800631a:	4315      	orrs	r5, r2
 800631c:	e7a7      	b.n	800626e <HAL_GPIO_Init+0x156>
 800631e:	2608      	movs	r6, #8
 8006320:	fa06 f202 	lsl.w	r2, r6, r2
 8006324:	4315      	orrs	r5, r2
 8006326:	e7a2      	b.n	800626e <HAL_GPIO_Init+0x156>
 8006328:	58020000 	.word	0x58020000
 800632c:	58020800 	.word	0x58020800
 8006330:	58020c00 	.word	0x58020c00
 8006334:	58021000 	.word	0x58021000
 8006338:	58021400 	.word	0x58021400
 800633c:	58021800 	.word	0x58021800
 8006340:	58021c00 	.word	0x58021c00
 8006344:	58022000 	.word	0x58022000
 8006348:	58022400 	.word	0x58022400
 800634c:	58024400 	.word	0x58024400
 8006350:	58000080 	.word	0x58000080

08006354 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006354:	b902      	cbnz	r2, 8006358 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006356:	0409      	lsls	r1, r1, #16
 8006358:	6181      	str	r1, [r0, #24]
  }
}
 800635a:	4770      	bx	lr

0800635c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800635c:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800635e:	ea01 0203 	and.w	r2, r1, r3
 8006362:	ea21 0103 	bic.w	r1, r1, r3
 8006366:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800636a:	6181      	str	r1, [r0, #24]
}
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop

08006370 <HAL_HSEM_FastTake>:
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8006370:	4a04      	ldr	r2, [pc, #16]	; (8006384 <HAL_HSEM_FastTake+0x14>)
 8006372:	3020      	adds	r0, #32
 8006374:	4b04      	ldr	r3, [pc, #16]	; (8006388 <HAL_HSEM_FastTake+0x18>)
 8006376:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
}
 800637a:	1ac0      	subs	r0, r0, r3
 800637c:	bf18      	it	ne
 800637e:	2001      	movne	r0, #1
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	58026400 	.word	0x58026400
 8006388:	80000300 	.word	0x80000300

0800638c <HAL_HSEM_Release>:

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800638c:	4b02      	ldr	r3, [pc, #8]	; (8006398 <HAL_HSEM_Release+0xc>)
 800638e:	f441 7140 	orr.w	r1, r1, #768	; 0x300
 8006392:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
#endif

}
 8006396:	4770      	bx	lr
 8006398:	58026400 	.word	0x58026400

0800639c <LTDC_SetConfig>:
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800639c:	01d2      	lsls	r2, r2, #7

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800639e:	f04f 0c00 	mov.w	ip, #0
{
 80063a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80063a6:	3284      	adds	r2, #132	; 0x84
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80063a8:	6804      	ldr	r4, [r0, #0]
 80063aa:	6848      	ldr	r0, [r1, #4]
{
 80063ac:	b083      	sub	sp, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80063ae:	18a3      	adds	r3, r4, r2
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80063b0:	68e5      	ldr	r5, [r4, #12]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80063b2:	f8d1 800c 	ldr.w	r8, [r1, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80063b6:	f8d3 e004 	ldr.w	lr, [r3, #4]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80063ba:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80063be:	680e      	ldr	r6, [r1, #0]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80063c0:	eb05 0a00 	add.w	sl, r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80063c4:	f40e 4570 	and.w	r5, lr, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80063c8:	9001      	str	r0, [sp, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80063ca:	f106 0b01 	add.w	fp, r6, #1
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80063ce:	6888      	ldr	r0, [r1, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80063d0:	605d      	str	r5, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80063d2:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80063d4:	f100 0901 	add.w	r9, r0, #1
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80063d8:	f8d1 e010 	ldr.w	lr, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80063dc:	f3c5 450b 	ubfx	r5, r5, #16, #12
  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80063e0:	4f38      	ldr	r7, [pc, #224]	; (80064c4 <LTDC_SetConfig+0x128>)
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80063e2:	445d      	add	r5, fp
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80063e4:	f8d1 b018 	ldr.w	fp, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80063e8:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 80063ec:	605d      	str	r5, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80063ee:	f8d4 a00c 	ldr.w	sl, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80063f2:	689d      	ldr	r5, [r3, #8]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80063f4:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80063f8:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80063fc:	44c2      	add	sl, r8
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80063fe:	f8d1 8014 	ldr.w	r8, [r1, #20]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006402:	609d      	str	r5, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006404:	68e5      	ldr	r5, [r4, #12]
 8006406:	f3c5 050a 	ubfx	r5, r5, #0, #11
 800640a:	444d      	add	r5, r9
 800640c:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 8006410:	609d      	str	r5, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006412:	691d      	ldr	r5, [r3, #16]
 8006414:	f025 0507 	bic.w	r5, r5, #7
 8006418:	611d      	str	r5, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800641a:	f8c3 e010 	str.w	lr, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800641e:	699d      	ldr	r5, [r3, #24]
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006420:	f891 a031 	ldrb.w	sl, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006424:	f891 9032 	ldrb.w	r9, [r1, #50]	; 0x32
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006428:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800642c:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 8006430:	ea45 650b 	orr.w	r5, r5, fp, lsl #24
 8006434:	ea45 250a 	orr.w	r5, r5, sl, lsl #8
 8006438:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 800643c:	619d      	str	r5, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800643e:	695d      	ldr	r5, [r3, #20]
 8006440:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8006444:	615d      	str	r5, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006446:	f8c3 8014 	str.w	r8, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800644a:	69dd      	ldr	r5, [r3, #28]
 800644c:	402f      	ands	r7, r5
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800644e:	69cd      	ldr	r5, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006450:	61df      	str	r7, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006452:	e9d1 0708 	ldrd	r0, r7, [r1, #32]
 8006456:	4305      	orrs	r5, r0
 8006458:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800645a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 800645c:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006460:	629f      	str	r7, [r3, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006462:	f1be 0f00 	cmp.w	lr, #0
 8006466:	d00b      	beq.n	8006480 <LTDC_SetConfig+0xe4>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006468:	f1be 0f01 	cmp.w	lr, #1
 800646c:	d026      	beq.n	80064bc <LTDC_SetConfig+0x120>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800646e:	f1ae 0502 	sub.w	r5, lr, #2
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006472:	2d02      	cmp	r5, #2
 8006474:	d902      	bls.n	800647c <LTDC_SetConfig+0xe0>
 8006476:	f1be 0f07 	cmp.w	lr, #7
 800647a:	d121      	bne.n	80064c0 <LTDC_SetConfig+0x124>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
  {
    tmp = 2U;
 800647c:	2702      	movs	r7, #2
 800647e:	e000      	b.n	8006482 <LTDC_SetConfig+0xe6>
    tmp = 4U;
 8006480:	2704      	movs	r7, #4
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8006482:	9801      	ldr	r0, [sp, #4]
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006484:	6add      	ldr	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8006486:	1b80      	subs	r0, r0, r6
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006488:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 800648c:	fb07 f000 	mul.w	r0, r7, r0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006490:	e9d1 6c0a 	ldrd	r6, ip, [r1, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8006494:	3007      	adds	r0, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006496:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8006498:	fb06 f607 	mul.w	r6, r6, r7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800649c:	490a      	ldr	r1, [pc, #40]	; (80064c8 <LTDC_SetConfig+0x12c>)
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 800649e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80064a2:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80064a4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80064a6:	4001      	ands	r1, r0
 80064a8:	6319      	str	r1, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80064aa:	f8c3 c030 	str.w	ip, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80064ae:	58a3      	ldr	r3, [r4, r2]
 80064b0:	f043 0301 	orr.w	r3, r3, #1
 80064b4:	50a3      	str	r3, [r4, r2]
}
 80064b6:	b003      	add	sp, #12
 80064b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    tmp = 3U;
 80064bc:	2703      	movs	r7, #3
 80064be:	e7e0      	b.n	8006482 <LTDC_SetConfig+0xe6>
    tmp = 1U;
 80064c0:	2701      	movs	r7, #1
 80064c2:	e7de      	b.n	8006482 <LTDC_SetConfig+0xe6>
 80064c4:	fffff8f8 	.word	0xfffff8f8
 80064c8:	fffff800 	.word	0xfffff800

080064cc <HAL_LTDC_MspInit>:
}
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop

080064d0 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 80064d0:	2800      	cmp	r0, #0
 80064d2:	d06d      	beq.n	80065b0 <HAL_LTDC_Init+0xe0>
{
 80064d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80064d6:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 80064da:	4604      	mov	r4, r0
 80064dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d060      	beq.n	80065a6 <HAL_LTDC_Init+0xd6>
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80064e4:	68a0      	ldr	r0, [r4, #8]
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80064e6:	2502      	movs	r5, #2
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80064e8:	68e6      	ldr	r6, [r4, #12]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80064ea:	2100      	movs	r1, #0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80064ec:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80064f0:	6925      	ldr	r5, [r4, #16]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80064f2:	6967      	ldr	r7, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80064f4:	f8d4 c018 	ldr.w	ip, [r4, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80064f8:	e9d4 3200 	ldrd	r3, r2, [r4]
 80064fc:	4302      	orrs	r2, r0
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80064fe:	6998      	ldr	r0, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006500:	4332      	orrs	r2, r6
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006502:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006506:	4e2b      	ldr	r6, [pc, #172]	; (80065b4 <HAL_LTDC_Init+0xe4>)
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006508:	6198      	str	r0, [r3, #24]
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800650a:	432a      	orrs	r2, r5
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800650c:	6998      	ldr	r0, [r3, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 800650e:	2501      	movs	r5, #1
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006510:	4302      	orrs	r2, r0
 8006512:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006514:	689a      	ldr	r2, [r3, #8]
 8006516:	4032      	ands	r2, r6
 8006518:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800651a:	6898      	ldr	r0, [r3, #8]
 800651c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006520:	69e7      	ldr	r7, [r4, #28]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006522:	ea40 000c 	orr.w	r0, r0, ip
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006526:	f8d4 c020 	ldr.w	ip, [r4, #32]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800652a:	6098      	str	r0, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800652c:	68d8      	ldr	r0, [r3, #12]
 800652e:	4030      	ands	r0, r6
 8006530:	60d8      	str	r0, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006532:	68da      	ldr	r2, [r3, #12]
 8006534:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006538:	6a67      	ldr	r7, [r4, #36]	; 0x24
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800653a:	ea42 020c 	orr.w	r2, r2, ip
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800653e:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006542:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006544:	691a      	ldr	r2, [r3, #16]
 8006546:	4032      	ands	r2, r6
 8006548:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800654a:	6918      	ldr	r0, [r3, #16]
 800654c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006550:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006552:	ea40 000c 	orr.w	r0, r0, ip
 8006556:	6118      	str	r0, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006558:	6958      	ldr	r0, [r3, #20]
 800655a:	4006      	ands	r6, r0
 800655c:	615e      	str	r6, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800655e:	695a      	ldr	r2, [r3, #20]
 8006560:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006562:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8006566:	4302      	orrs	r2, r0
 8006568:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800656a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800656c:	f894 7035 	ldrb.w	r7, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006570:	f000 407f 	and.w	r0, r0, #4278190080	; 0xff000000
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006574:	f894 6036 	ldrb.w	r6, [r4, #54]	; 0x36
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006578:	62d8      	str	r0, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800657a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800657c:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8006580:	4302      	orrs	r2, r0
  return HAL_OK;
 8006582:	4608      	mov	r0, r1
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006584:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8006588:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800658c:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800658e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006590:	f042 0206 	orr.w	r2, r2, #6
 8006594:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8006596:	699a      	ldr	r2, [r3, #24]
 8006598:	432a      	orrs	r2, r5
 800659a:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800659c:	f8c4 10a4 	str.w	r1, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 80065a0:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
}
 80065a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hltdc->Lock = HAL_UNLOCKED;
 80065a6:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 80065aa:	f7ff ff8f 	bl	80064cc <HAL_LTDC_MspInit>
 80065ae:	e799      	b.n	80064e4 <HAL_LTDC_Init+0x14>
    return HAL_ERROR;
 80065b0:	2001      	movs	r0, #1
}
 80065b2:	4770      	bx	lr
 80065b4:	f000f800 	.word	0xf000f800

080065b8 <HAL_LTDC_ErrorCallback>:
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop

080065bc <HAL_LTDC_ReloadEventCallback>:
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop

080065c0 <HAL_LTDC_IRQHandler>:
{
 80065c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80065c2:	6803      	ldr	r3, [r0, #0]
{
 80065c4:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80065c6:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80065c8:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80065ca:	0769      	lsls	r1, r5, #29
 80065cc:	d501      	bpl.n	80065d2 <HAL_LTDC_IRQHandler+0x12>
 80065ce:	0772      	lsls	r2, r6, #29
 80065d0:	d41d      	bmi.n	800660e <HAL_LTDC_IRQHandler+0x4e>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80065d2:	07ab      	lsls	r3, r5, #30
 80065d4:	d501      	bpl.n	80065da <HAL_LTDC_IRQHandler+0x1a>
 80065d6:	07b7      	lsls	r7, r6, #30
 80065d8:	d42d      	bmi.n	8006636 <HAL_LTDC_IRQHandler+0x76>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80065da:	07e8      	lsls	r0, r5, #31
 80065dc:	d501      	bpl.n	80065e2 <HAL_LTDC_IRQHandler+0x22>
 80065de:	07f1      	lsls	r1, r6, #31
 80065e0:	d440      	bmi.n	8006664 <HAL_LTDC_IRQHandler+0xa4>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80065e2:	072a      	lsls	r2, r5, #28
 80065e4:	d501      	bpl.n	80065ea <HAL_LTDC_IRQHandler+0x2a>
 80065e6:	0733      	lsls	r3, r6, #28
 80065e8:	d400      	bmi.n	80065ec <HAL_LTDC_IRQHandler+0x2c>
}
 80065ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80065ec:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80065ee:	2608      	movs	r6, #8
    hltdc->State = HAL_LTDC_STATE_READY;
 80065f0:	2501      	movs	r5, #1
    __HAL_UNLOCK(hltdc);
 80065f2:	2100      	movs	r1, #0
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80065f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_LTDC_ReloadEventCallback(hltdc);
 80065f6:	4620      	mov	r0, r4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80065f8:	f022 0208 	bic.w	r2, r2, #8
 80065fc:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80065fe:	63de      	str	r6, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8006600:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8006604:	f884 10a0 	strb.w	r1, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006608:	f7ff ffd8 	bl	80065bc <HAL_LTDC_ReloadEventCallback>
}
 800660c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800660e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006610:	2104      	movs	r1, #4
    __HAL_UNLOCK(hltdc);
 8006612:	2700      	movs	r7, #0
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006614:	f022 0204 	bic.w	r2, r2, #4
 8006618:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800661a:	63d9      	str	r1, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800661c:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
    __HAL_UNLOCK(hltdc);
 8006620:	f880 70a0 	strb.w	r7, [r0, #160]	; 0xa0
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006624:	f043 0301 	orr.w	r3, r3, #1
 8006628:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800662c:	f880 10a1 	strb.w	r1, [r0, #161]	; 0xa1
    HAL_LTDC_ErrorCallback(hltdc);
 8006630:	f7ff ffc2 	bl	80065b8 <HAL_LTDC_ErrorCallback>
 8006634:	e7cd      	b.n	80065d2 <HAL_LTDC_IRQHandler+0x12>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006636:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006638:	2002      	movs	r0, #2
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800663a:	2104      	movs	r1, #4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800663c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800663e:	f022 0202 	bic.w	r2, r2, #2
 8006642:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_UNLOCK(hltdc);
 8006644:	2200      	movs	r2, #0
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006646:	63d8      	str	r0, [r3, #60]	; 0x3c
    HAL_LTDC_ErrorCallback(hltdc);
 8006648:	4620      	mov	r0, r4
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800664a:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
    __HAL_UNLOCK(hltdc);
 800664e:	f884 20a0 	strb.w	r2, [r4, #160]	; 0xa0
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006652:	f043 0302 	orr.w	r3, r3, #2
 8006656:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800665a:	f884 10a1 	strb.w	r1, [r4, #161]	; 0xa1
    HAL_LTDC_ErrorCallback(hltdc);
 800665e:	f7ff ffab 	bl	80065b8 <HAL_LTDC_ErrorCallback>
 8006662:	e7ba      	b.n	80065da <HAL_LTDC_IRQHandler+0x1a>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006664:	6823      	ldr	r3, [r4, #0]
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006666:	2101      	movs	r1, #1
    __HAL_UNLOCK(hltdc);
 8006668:	2700      	movs	r7, #0
    HAL_LTDC_LineEventCallback(hltdc);
 800666a:	4620      	mov	r0, r4
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800666c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800666e:	f022 0201 	bic.w	r2, r2, #1
 8006672:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006674:	63d9      	str	r1, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8006676:	f884 10a1 	strb.w	r1, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 800667a:	f884 70a0 	strb.w	r7, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 800667e:	f7fd fa0d 	bl	8003a9c <HAL_LTDC_LineEventCallback>
 8006682:	e7ae      	b.n	80065e2 <HAL_LTDC_IRQHandler+0x22>

08006684 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 8006684:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8006688:	2b01      	cmp	r3, #1
 800668a:	d028      	beq.n	80066de <HAL_LTDC_ConfigLayer+0x5a>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800668c:	2302      	movs	r3, #2
 800668e:	4694      	mov	ip, r2
{
 8006690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006694:	2434      	movs	r4, #52	; 0x34
  __HAL_LOCK(hltdc);
 8006696:	f04f 0801 	mov.w	r8, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800669a:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800669c:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80066a0:	fb04 0402 	mla	r4, r4, r2, r0
 80066a4:	4606      	mov	r6, r0
  __HAL_LOCK(hltdc);
 80066a6:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80066aa:	460f      	mov	r7, r1
 80066ac:	3438      	adds	r4, #56	; 0x38
 80066ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066ba:	682b      	ldr	r3, [r5, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80066bc:	4662      	mov	r2, ip
 80066be:	4630      	mov	r0, r6
 80066c0:	4639      	mov	r1, r7
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80066c2:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80066c4:	f7ff fe6a 	bl	800639c <LTDC_SetConfig>
  __HAL_UNLOCK(hltdc);
 80066c8:	2300      	movs	r3, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80066ca:	6832      	ldr	r2, [r6, #0]
  return HAL_OK;
 80066cc:	4618      	mov	r0, r3
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80066ce:	f8c2 8024 	str.w	r8, [r2, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 80066d2:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80066d6:	f886 30a0 	strb.w	r3, [r6, #160]	; 0xa0
}
 80066da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 80066de:	2002      	movs	r0, #2
}
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop

080066e4 <HAL_LTDC_ProgramLineEvent>:
  __HAL_LOCK(hltdc);
 80066e4:	f890 20a0 	ldrb.w	r2, [r0, #160]	; 0xa0
 80066e8:	2a01      	cmp	r2, #1
 80066ea:	d017      	beq.n	800671c <HAL_LTDC_ProgramLineEvent+0x38>
 80066ec:	4603      	mov	r3, r0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80066ee:	2002      	movs	r0, #2
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80066f0:	681a      	ldr	r2, [r3, #0]
{
 80066f2:	b470      	push	{r4, r5, r6}
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80066f4:	f883 00a1 	strb.w	r0, [r3, #161]	; 0xa1
  hltdc->State = HAL_LTDC_STATE_READY;
 80066f8:	2501      	movs	r5, #1
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80066fa:	6b50      	ldr	r0, [r2, #52]	; 0x34
  __HAL_UNLOCK(hltdc);
 80066fc:	2400      	movs	r4, #0
  LTDC->LIPCR = (uint32_t)Line;
 80066fe:	4e08      	ldr	r6, [pc, #32]	; (8006720 <HAL_LTDC_ProgramLineEvent+0x3c>)
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006700:	f020 0001 	bic.w	r0, r0, #1
 8006704:	6350      	str	r0, [r2, #52]	; 0x34
  return HAL_OK;
 8006706:	4620      	mov	r0, r4
  LTDC->LIPCR = (uint32_t)Line;
 8006708:	6431      	str	r1, [r6, #64]	; 0x40
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 800670a:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800670c:	4329      	orrs	r1, r5
 800670e:	6351      	str	r1, [r2, #52]	; 0x34
  hltdc->State = HAL_LTDC_STATE_READY;
 8006710:	f883 50a1 	strb.w	r5, [r3, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8006714:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0
}
 8006718:	bc70      	pop	{r4, r5, r6}
 800671a:	4770      	bx	lr
  __HAL_LOCK(hltdc);
 800671c:	2002      	movs	r0, #2
}
 800671e:	4770      	bx	lr
 8006720:	50001000 	.word	0x50001000

08006724 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006724:	b538      	push	{r3, r4, r5, lr}
 8006726:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006728:	f7fe fef8 	bl	800551c <HAL_GetTick>

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800672c:	2c00      	cmp	r4, #0
 800672e:	d05a      	beq.n	80067e6 <HAL_MDMA_Init+0xc2>

  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8006730:	2202      	movs	r2, #2

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8006732:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hmdma);
 8006734:	2100      	movs	r1, #0
 8006736:	4605      	mov	r5, r0
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8006738:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(hmdma);
 800673c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  __HAL_MDMA_DISABLE(hmdma);
 8006740:	68da      	ldr	r2, [r3, #12]
 8006742:	f022 0201 	bic.w	r2, r2, #1
 8006746:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006748:	e005      	b.n	8006756 <HAL_MDMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 800674a:	f7fe fee7 	bl	800551c <HAL_GetTick>
 800674e:	1b43      	subs	r3, r0, r5
 8006750:	2b05      	cmp	r3, #5
 8006752:	d841      	bhi.n	80067d8 <HAL_MDMA_Init+0xb4>
 8006754:	6823      	ldr	r3, [r4, #0]
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	07d2      	lsls	r2, r2, #31
 800675a:	d4f6      	bmi.n	800674a <HAL_MDMA_Init+0x26>
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
                           hmdma->Init.DestBurst                                   | \
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800675c:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8006760:	69e1      	ldr	r1, [r4, #28]
 8006762:	4302      	orrs	r2, r0
 8006764:	e9d4 5008 	ldrd	r5, r0, [r4, #32]
 8006768:	430a      	orrs	r2, r1
 800676a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800676c:	432a      	orrs	r2, r5
 800676e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8006770:	4302      	orrs	r2, r0
 8006772:	68a0      	ldr	r0, [r4, #8]
 8006774:	430a      	orrs	r2, r1
 8006776:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006778:	432a      	orrs	r2, r5
 800677a:	1e4d      	subs	r5, r1, #1
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800677c:	68e1      	ldr	r1, [r4, #12]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800677e:	4302      	orrs	r2, r0
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006780:	6920      	ldr	r0, [r4, #16]
 8006782:	4308      	orrs	r0, r1
                           hmdma->Init.TransferTriggerMode;

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006784:	6861      	ldr	r1, [r4, #4]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006786:	ea42 4285 	orr.w	r2, r2, r5, lsl #18
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800678a:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800678e:	60d8      	str	r0, [r3, #12]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006790:	611a      	str	r2, [r3, #16]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006792:	d103      	bne.n	800679c <HAL_MDMA_Init+0x78>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8006794:	691a      	ldr	r2, [r3, #16]
 8006796:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 800679a:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 800679c:	2000      	movs	r0, #0

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800679e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80067a0:	4282      	cmp	r2, r0
  hmdma->Instance->CBNDTR = 0;
 80067a2:	6158      	str	r0, [r3, #20]
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 80067a4:	db30      	blt.n	8006808 <HAL_MDMA_Init+0xe4>
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 80067a6:	b292      	uxth	r2, r2
 80067a8:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 80067aa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80067ac:	2a00      	cmp	r2, #0
 80067ae:	db1c      	blt.n	80067ea <HAL_MDMA_Init+0xc6>
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80067b0:	6a18      	ldr	r0, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80067b2:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80067b6:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80067ba:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80067bc:	d021      	beq.n	8006802 <HAL_MDMA_Init+0xde>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 80067be:	b2c9      	uxtb	r1, r1
 80067c0:	6299      	str	r1, [r3, #40]	; 0x28
  {
    hmdma->Instance->CTBR = 0;
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 80067c2:	2200      	movs	r2, #0
  hmdma->State = HAL_MDMA_STATE_READY;
 80067c4:	2101      	movs	r1, #1
  hmdma->Instance->CLAR =  0;
 80067c6:	625a      	str	r2, [r3, #36]	; 0x24
  return HAL_OK;
 80067c8:	4610      	mov	r0, r2
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80067ca:	66a2      	str	r2, [r4, #104]	; 0x68
  hmdma->LinkedListNodeCounter  = 0;
 80067cc:	6662      	str	r2, [r4, #100]	; 0x64
  hmdma->State = HAL_MDMA_STATE_READY;
 80067ce:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  hmdma->LastLinkedListNodeAddress   = 0;
 80067d2:	e9c4 2217 	strd	r2, r2, [r4, #92]	; 0x5c
}
 80067d6:	bd38      	pop	{r3, r4, r5, pc}
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80067d8:	2240      	movs	r2, #64	; 0x40
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80067da:	2303      	movs	r3, #3
      return HAL_ERROR;
 80067dc:	2001      	movs	r0, #1
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80067de:	66a2      	str	r2, [r4, #104]	; 0x68
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80067e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80067e4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80067e6:	2001      	movs	r0, #1
}
 80067e8:	bd38      	pop	{r3, r4, r5, pc}
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80067ea:	6958      	ldr	r0, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 80067ec:	4252      	negs	r2, r2
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80067ee:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80067f2:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
 80067f6:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80067f8:	6a18      	ldr	r0, [r3, #32]
 80067fa:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80067fe:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8006800:	d1dd      	bne.n	80067be <HAL_MDMA_Init+0x9a>
    hmdma->Instance->CTBR = 0;
 8006802:	2200      	movs	r2, #0
 8006804:	629a      	str	r2, [r3, #40]	; 0x28
 8006806:	e7dc      	b.n	80067c2 <HAL_MDMA_Init+0x9e>
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8006808:	6958      	ldr	r0, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 800680a:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800680c:	f440 2080 	orr.w	r0, r0, #262144	; 0x40000
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8006810:	b292      	uxth	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8006812:	6158      	str	r0, [r3, #20]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8006814:	621a      	str	r2, [r3, #32]
 8006816:	e7c8      	b.n	80067aa <HAL_MDMA_Init+0x86>

08006818 <HAL_MDMA_DeInit>:
  if(hmdma == NULL)
 8006818:	b1f0      	cbz	r0, 8006858 <HAL_MDMA_DeInit+0x40>
  __HAL_MDMA_DISABLE(hmdma);
 800681a:	6802      	ldr	r2, [r0, #0]
  hmdma->Instance->CCR  = 0;
 800681c:	2300      	movs	r3, #0
 800681e:	4601      	mov	r1, r0
  return HAL_OK;
 8006820:	4618      	mov	r0, r3
{
 8006822:	b430      	push	{r4, r5}
  __HAL_MDMA_DISABLE(hmdma);
 8006824:	68d4      	ldr	r4, [r2, #12]
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8006826:	251f      	movs	r5, #31
  __HAL_MDMA_DISABLE(hmdma);
 8006828:	f024 0401 	bic.w	r4, r4, #1
 800682c:	60d4      	str	r4, [r2, #12]
  hmdma->Instance->CCR  = 0;
 800682e:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CTCR = 0;
 8006830:	6113      	str	r3, [r2, #16]
  hmdma->Instance->CBNDTR = 0;
 8006832:	6153      	str	r3, [r2, #20]
  hmdma->Instance->CSAR = 0;
 8006834:	6193      	str	r3, [r2, #24]
  hmdma->Instance->CDAR = 0;
 8006836:	61d3      	str	r3, [r2, #28]
  hmdma->Instance->CBRUR = 0;
 8006838:	6213      	str	r3, [r2, #32]
  hmdma->Instance->CLAR = 0;
 800683a:	6253      	str	r3, [r2, #36]	; 0x24
  hmdma->Instance->CTBR = 0;
 800683c:	6293      	str	r3, [r2, #40]	; 0x28
  hmdma->Instance->CMAR = 0;
 800683e:	6313      	str	r3, [r2, #48]	; 0x30
  hmdma->Instance->CMDR = 0;
 8006840:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8006842:	6055      	str	r5, [r2, #4]
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8006844:	668b      	str	r3, [r1, #104]	; 0x68
  __HAL_UNLOCK(hmdma);
 8006846:	f881 303c 	strb.w	r3, [r1, #60]	; 0x3c
  hmdma->State = HAL_MDMA_STATE_RESET;
 800684a:	f881 303d 	strb.w	r3, [r1, #61]	; 0x3d
  hmdma->LinkedListNodeCounter  = 0;
 800684e:	664b      	str	r3, [r1, #100]	; 0x64
}
 8006850:	bc30      	pop	{r4, r5}
  hmdma->LastLinkedListNodeAddress   = 0;
 8006852:	e9c1 3317 	strd	r3, r3, [r1, #92]	; 0x5c
}
 8006856:	4770      	bx	lr
    return HAL_ERROR;
 8006858:	2001      	movs	r0, #1
}
 800685a:	4770      	bx	lr

0800685c <HAL_PWREx_ConfigSupply>:

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800685c:	4a1c      	ldr	r2, [pc, #112]	; (80068d0 <HAL_PWREx_ConfigSupply+0x74>)
 800685e:	68d3      	ldr	r3, [r2, #12]
 8006860:	f003 0307 	and.w	r3, r3, #7
 8006864:	2b06      	cmp	r3, #6
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006866:	68d3      	ldr	r3, [r2, #12]
{
 8006868:	b570      	push	{r4, r5, r6, lr}
 800686a:	4604      	mov	r4, r0
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800686c:	d005      	beq.n	800687a <HAL_PWREx_ConfigSupply+0x1e>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800686e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006872:	1a18      	subs	r0, r3, r0
 8006874:	bf18      	it	ne
 8006876:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8006878:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800687a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800687e:	4616      	mov	r6, r2
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006880:	4303      	orrs	r3, r0
 8006882:	60d3      	str	r3, [r2, #12]
  tickstart = HAL_GetTick ();
 8006884:	f7fe fe4a 	bl	800551c <HAL_GetTick>
 8006888:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800688a:	e005      	b.n	8006898 <HAL_PWREx_ConfigSupply+0x3c>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800688c:	f7fe fe46 	bl	800551c <HAL_GetTick>
 8006890:	1b43      	subs	r3, r0, r5
 8006892:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006896:	d819      	bhi.n	80068cc <HAL_PWREx_ConfigSupply+0x70>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006898:	6873      	ldr	r3, [r6, #4]
 800689a:	049a      	lsls	r2, r3, #18
 800689c:	d5f6      	bpl.n	800688c <HAL_PWREx_ConfigSupply+0x30>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800689e:	f1a4 031d 	sub.w	r3, r4, #29
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d905      	bls.n	80068b2 <HAL_PWREx_ConfigSupply+0x56>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
 80068a6:	f1a4 002d 	sub.w	r0, r4, #45	; 0x2d
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80068aa:	2801      	cmp	r0, #1
 80068ac:	d901      	bls.n	80068b2 <HAL_PWREx_ConfigSupply+0x56>
  return HAL_OK;
 80068ae:	2000      	movs	r0, #0
}
 80068b0:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick ();
 80068b2:	f7fe fe33 	bl	800551c <HAL_GetTick>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80068b6:	4d06      	ldr	r5, [pc, #24]	; (80068d0 <HAL_PWREx_ConfigSupply+0x74>)
    tickstart = HAL_GetTick ();
 80068b8:	4604      	mov	r4, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80068ba:	68eb      	ldr	r3, [r5, #12]
 80068bc:	03db      	lsls	r3, r3, #15
 80068be:	d4f6      	bmi.n	80068ae <HAL_PWREx_ConfigSupply+0x52>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80068c0:	f7fe fe2c 	bl	800551c <HAL_GetTick>
 80068c4:	1b00      	subs	r0, r0, r4
 80068c6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80068ca:	d9f6      	bls.n	80068ba <HAL_PWREx_ConfigSupply+0x5e>
      return HAL_ERROR;
 80068cc:	2001      	movs	r0, #1
}
 80068ce:	bd70      	pop	{r4, r5, r6, pc}
 80068d0:	58024800 	.word	0x58024800

080068d4 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80068d4:	2800      	cmp	r0, #0
 80068d6:	f000 81f7 	beq.w	8006cc8 <HAL_RCC_OscConfig+0x3f4>
{
 80068da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068dc:	6803      	ldr	r3, [r0, #0]
 80068de:	4604      	mov	r4, r0
 80068e0:	07d9      	lsls	r1, r3, #31
 80068e2:	d52e      	bpl.n	8006942 <HAL_RCC_OscConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068e4:	49b4      	ldr	r1, [pc, #720]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 80068e6:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80068e8:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068ea:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80068ee:	2a10      	cmp	r2, #16
 80068f0:	f000 812c 	beq.w	8006b4c <HAL_RCC_OscConfig+0x278>
 80068f4:	2a18      	cmp	r2, #24
 80068f6:	f000 8124 	beq.w	8006b42 <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068fa:	6863      	ldr	r3, [r4, #4]
 80068fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006900:	f000 8167 	beq.w	8006bd2 <HAL_RCC_OscConfig+0x2fe>
 8006904:	2b00      	cmp	r3, #0
 8006906:	f000 817f 	beq.w	8006c08 <HAL_RCC_OscConfig+0x334>
 800690a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800690e:	4baa      	ldr	r3, [pc, #680]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	f000 8278 	beq.w	8006e06 <HAL_RCC_OscConfig+0x532>
 8006916:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006922:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006924:	f7fe fdfa 	bl	800551c <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006928:	4ea3      	ldr	r6, [pc, #652]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
        tickstart = HAL_GetTick();
 800692a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800692c:	e005      	b.n	800693a <HAL_RCC_OscConfig+0x66>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800692e:	f7fe fdf5 	bl	800551c <HAL_GetTick>
 8006932:	1b40      	subs	r0, r0, r5
 8006934:	2864      	cmp	r0, #100	; 0x64
 8006936:	f200 8165 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800693a:	6833      	ldr	r3, [r6, #0]
 800693c:	039f      	lsls	r7, r3, #14
 800693e:	d5f6      	bpl.n	800692e <HAL_RCC_OscConfig+0x5a>
 8006940:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006942:	0799      	lsls	r1, r3, #30
 8006944:	d521      	bpl.n	800698a <HAL_RCC_OscConfig+0xb6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006946:	4a9c      	ldr	r2, [pc, #624]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006948:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800694a:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800694c:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8006950:	f040 80a8 	bne.w	8006aa4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006954:	4b98      	ldr	r3, [pc, #608]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	075b      	lsls	r3, r3, #29
 800695a:	d503      	bpl.n	8006964 <HAL_RCC_OscConfig+0x90>
 800695c:	68e3      	ldr	r3, [r4, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 80ed 	beq.w	8006b3e <HAL_RCC_OscConfig+0x26a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006964:	f7fe fdf2 	bl	800554c <HAL_GetREVID>
 8006968:	f241 0303 	movw	r3, #4099	; 0x1003
 800696c:	4298      	cmp	r0, r3
 800696e:	f200 8189 	bhi.w	8006c84 <HAL_RCC_OscConfig+0x3b0>
 8006972:	6922      	ldr	r2, [r4, #16]
 8006974:	2a40      	cmp	r2, #64	; 0x40
 8006976:	f000 824e 	beq.w	8006e16 <HAL_RCC_OscConfig+0x542>
 800697a:	498f      	ldr	r1, [pc, #572]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 800697c:	684b      	ldr	r3, [r1, #4]
 800697e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006982:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8006986:	604b      	str	r3, [r1, #4]
 8006988:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800698a:	06d9      	lsls	r1, r3, #27
 800698c:	d456      	bmi.n	8006a3c <HAL_RCC_OscConfig+0x168>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800698e:	071d      	lsls	r5, r3, #28
 8006990:	d517      	bpl.n	80069c2 <HAL_RCC_OscConfig+0xee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006992:	6963      	ldr	r3, [r4, #20]
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 80b4 	beq.w	8006b02 <HAL_RCC_OscConfig+0x22e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800699a:	4b87      	ldr	r3, [pc, #540]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 800699c:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800699e:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 80069a0:	f042 0201 	orr.w	r2, r2, #1
 80069a4:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80069a6:	f7fe fdb9 	bl	800551c <HAL_GetTick>
 80069aa:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80069ac:	e005      	b.n	80069ba <HAL_RCC_OscConfig+0xe6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069ae:	f7fe fdb5 	bl	800551c <HAL_GetTick>
 80069b2:	1b40      	subs	r0, r0, r5
 80069b4:	2802      	cmp	r0, #2
 80069b6:	f200 8125 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80069ba:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80069bc:	0798      	lsls	r0, r3, #30
 80069be:	d5f6      	bpl.n	80069ae <HAL_RCC_OscConfig+0xda>
 80069c0:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80069c2:	069a      	lsls	r2, r3, #26
 80069c4:	d517      	bpl.n	80069f6 <HAL_RCC_OscConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80069c6:	69a3      	ldr	r3, [r4, #24]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	f000 8134 	beq.w	8006c36 <HAL_RCC_OscConfig+0x362>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80069ce:	4b7a      	ldr	r3, [pc, #488]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 80069d0:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069d2:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 80069d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069d8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80069da:	f7fe fd9f 	bl	800551c <HAL_GetTick>
 80069de:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069e0:	e005      	b.n	80069ee <HAL_RCC_OscConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80069e2:	f7fe fd9b 	bl	800551c <HAL_GetTick>
 80069e6:	1b40      	subs	r0, r0, r5
 80069e8:	2802      	cmp	r0, #2
 80069ea:	f200 810b 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069ee:	6833      	ldr	r3, [r6, #0]
 80069f0:	049f      	lsls	r7, r3, #18
 80069f2:	d5f6      	bpl.n	80069e2 <HAL_RCC_OscConfig+0x10e>
 80069f4:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069f6:	0759      	lsls	r1, r3, #29
 80069f8:	f100 80b2 	bmi.w	8006b60 <HAL_RCC_OscConfig+0x28c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069fc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80069fe:	b1d8      	cbz	r0, 8006a38 <HAL_RCC_OscConfig+0x164>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006a00:	4b6d      	ldr	r3, [pc, #436]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006a02:	691a      	ldr	r2, [r3, #16]
 8006a04:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8006a08:	2a18      	cmp	r2, #24
 8006a0a:	f000 81ce 	beq.w	8006daa <HAL_RCC_OscConfig+0x4d6>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a0e:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a10:	2802      	cmp	r0, #2

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a12:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8006a14:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006a18:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a1a:	f000 8161 	beq.w	8006ce0 <HAL_RCC_OscConfig+0x40c>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a1e:	f7fe fd7d 	bl	800551c <HAL_GetTick>
 8006a22:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a24:	e005      	b.n	8006a32 <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a26:	f7fe fd79 	bl	800551c <HAL_GetTick>
 8006a2a:	1b00      	subs	r0, r0, r4
 8006a2c:	2802      	cmp	r0, #2
 8006a2e:	f200 80e9 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a32:	682b      	ldr	r3, [r5, #0]
 8006a34:	019b      	lsls	r3, r3, #6
 8006a36:	d4f6      	bmi.n	8006a26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8006a38:	2000      	movs	r0, #0
}
 8006a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a3c:	4a5e      	ldr	r2, [pc, #376]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006a3e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006a40:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a42:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006a46:	2b08      	cmp	r3, #8
 8006a48:	d072      	beq.n	8006b30 <HAL_RCC_OscConfig+0x25c>
 8006a4a:	2b18      	cmp	r3, #24
 8006a4c:	d06c      	beq.n	8006b28 <HAL_RCC_OscConfig+0x254>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006a4e:	69e3      	ldr	r3, [r4, #28]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 8103 	beq.w	8006c5c <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_CSI_ENABLE();
 8006a56:	4b58      	ldr	r3, [pc, #352]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006a58:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a5a:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 8006a5c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a60:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006a62:	f7fe fd5b 	bl	800551c <HAL_GetTick>
 8006a66:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a68:	e005      	b.n	8006a76 <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006a6a:	f7fe fd57 	bl	800551c <HAL_GetTick>
 8006a6e:	1b40      	subs	r0, r0, r5
 8006a70:	2802      	cmp	r0, #2
 8006a72:	f200 80c7 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a76:	6833      	ldr	r3, [r6, #0]
 8006a78:	05db      	lsls	r3, r3, #23
 8006a7a:	d5f6      	bpl.n	8006a6a <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a7c:	f7fe fd66 	bl	800554c <HAL_GetREVID>
 8006a80:	f241 0303 	movw	r3, #4099	; 0x1003
 8006a84:	4298      	cmp	r0, r3
 8006a86:	f200 81e9 	bhi.w	8006e5c <HAL_RCC_OscConfig+0x588>
 8006a8a:	6a22      	ldr	r2, [r4, #32]
 8006a8c:	6873      	ldr	r3, [r6, #4]
 8006a8e:	2a20      	cmp	r2, #32
 8006a90:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006a94:	bf0c      	ite	eq
 8006a96:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8006a9a:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8006a9e:	6073      	str	r3, [r6, #4]
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	e774      	b.n	800698e <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006aa4:	2b18      	cmp	r3, #24
 8006aa6:	f000 810b 	beq.w	8006cc0 <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006aaa:	68e2      	ldr	r2, [r4, #12]
 8006aac:	2a00      	cmp	r2, #0
 8006aae:	f000 80f3 	beq.w	8006c98 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006ab2:	4941      	ldr	r1, [pc, #260]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006ab4:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ab6:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006ab8:	f023 0319 	bic.w	r3, r3, #25
 8006abc:	4313      	orrs	r3, r2
 8006abe:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8006ac0:	f7fe fd2c 	bl	800551c <HAL_GetTick>
 8006ac4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ac6:	e005      	b.n	8006ad4 <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ac8:	f7fe fd28 	bl	800551c <HAL_GetTick>
 8006acc:	1b40      	subs	r0, r0, r5
 8006ace:	2802      	cmp	r0, #2
 8006ad0:	f200 8098 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ad4:	6833      	ldr	r3, [r6, #0]
 8006ad6:	075f      	lsls	r7, r3, #29
 8006ad8:	d5f6      	bpl.n	8006ac8 <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ada:	f7fe fd37 	bl	800554c <HAL_GetREVID>
 8006ade:	f241 0303 	movw	r3, #4099	; 0x1003
 8006ae2:	4298      	cmp	r0, r3
 8006ae4:	f200 81c3 	bhi.w	8006e6e <HAL_RCC_OscConfig+0x59a>
 8006ae8:	6922      	ldr	r2, [r4, #16]
 8006aea:	6873      	ldr	r3, [r6, #4]
 8006aec:	2a40      	cmp	r2, #64	; 0x40
 8006aee:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006af2:	bf0c      	ite	eq
 8006af4:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8006af8:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8006afc:	6073      	str	r3, [r6, #4]
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	e743      	b.n	800698a <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 8006b02:	4b2d      	ldr	r3, [pc, #180]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006b04:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006b06:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 8006b08:	f022 0201 	bic.w	r2, r2, #1
 8006b0c:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8006b0e:	f7fe fd05 	bl	800551c <HAL_GetTick>
 8006b12:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006b14:	e004      	b.n	8006b20 <HAL_RCC_OscConfig+0x24c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b16:	f7fe fd01 	bl	800551c <HAL_GetTick>
 8006b1a:	1b40      	subs	r0, r0, r5
 8006b1c:	2802      	cmp	r0, #2
 8006b1e:	d871      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006b20:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8006b22:	0799      	lsls	r1, r3, #30
 8006b24:	d4f7      	bmi.n	8006b16 <HAL_RCC_OscConfig+0x242>
 8006b26:	e74b      	b.n	80069c0 <HAL_RCC_OscConfig+0xec>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006b28:	f002 0203 	and.w	r2, r2, #3
 8006b2c:	2a01      	cmp	r2, #1
 8006b2e:	d18e      	bne.n	8006a4e <HAL_RCC_OscConfig+0x17a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006b30:	4b21      	ldr	r3, [pc, #132]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	05da      	lsls	r2, r3, #23
 8006b36:	d552      	bpl.n	8006bde <HAL_RCC_OscConfig+0x30a>
 8006b38:	69e3      	ldr	r3, [r4, #28]
 8006b3a:	2b80      	cmp	r3, #128	; 0x80
 8006b3c:	d04f      	beq.n	8006bde <HAL_RCC_OscConfig+0x30a>
        return HAL_ERROR;
 8006b3e:	2001      	movs	r0, #1
}
 8006b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006b42:	f001 0103 	and.w	r1, r1, #3
 8006b46:	2902      	cmp	r1, #2
 8006b48:	f47f aed7 	bne.w	80068fa <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b4c:	4a1a      	ldr	r2, [pc, #104]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006b4e:	6812      	ldr	r2, [r2, #0]
 8006b50:	0392      	lsls	r2, r2, #14
 8006b52:	f57f aef6 	bpl.w	8006942 <HAL_RCC_OscConfig+0x6e>
 8006b56:	6862      	ldr	r2, [r4, #4]
 8006b58:	2a00      	cmp	r2, #0
 8006b5a:	f47f aef2 	bne.w	8006942 <HAL_RCC_OscConfig+0x6e>
 8006b5e:	e7ee      	b.n	8006b3e <HAL_RCC_OscConfig+0x26a>
    PWR->CR1 |= PWR_CR1_DBP;
 8006b60:	4b16      	ldr	r3, [pc, #88]	; (8006bbc <HAL_RCC_OscConfig+0x2e8>)
 8006b62:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b64:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8006b66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b6a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8006b6c:	f7fe fcd6 	bl	800551c <HAL_GetTick>
 8006b70:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b72:	e004      	b.n	8006b7e <HAL_RCC_OscConfig+0x2aa>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b74:	f7fe fcd2 	bl	800551c <HAL_GetTick>
 8006b78:	1b40      	subs	r0, r0, r5
 8006b7a:	2864      	cmp	r0, #100	; 0x64
 8006b7c:	d842      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b7e:	6833      	ldr	r3, [r6, #0]
 8006b80:	05da      	lsls	r2, r3, #23
 8006b82:	d5f7      	bpl.n	8006b74 <HAL_RCC_OscConfig+0x2a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b84:	68a3      	ldr	r3, [r4, #8]
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	f000 817a 	beq.w	8006e80 <HAL_RCC_OscConfig+0x5ac>
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f000 814b 	beq.w	8006e28 <HAL_RCC_OscConfig+0x554>
 8006b92:	2b05      	cmp	r3, #5
 8006b94:	4b08      	ldr	r3, [pc, #32]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
 8006b96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006b98:	f000 8187 	beq.w	8006eaa <HAL_RCC_OscConfig+0x5d6>
 8006b9c:	f022 0201 	bic.w	r2, r2, #1
 8006ba0:	671a      	str	r2, [r3, #112]	; 0x70
 8006ba2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006ba4:	f022 0204 	bic.w	r2, r2, #4
 8006ba8:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8006baa:	f7fe fcb7 	bl	800551c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bae:	4e02      	ldr	r6, [pc, #8]	; (8006bb8 <HAL_RCC_OscConfig+0x2e4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bb0:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8006bb4:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bb6:	e008      	b.n	8006bca <HAL_RCC_OscConfig+0x2f6>
 8006bb8:	58024400 	.word	0x58024400
 8006bbc:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bc0:	f7fe fcac 	bl	800551c <HAL_GetTick>
 8006bc4:	1b40      	subs	r0, r0, r5
 8006bc6:	42b8      	cmp	r0, r7
 8006bc8:	d81c      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bca:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8006bcc:	079b      	lsls	r3, r3, #30
 8006bce:	d5f7      	bpl.n	8006bc0 <HAL_RCC_OscConfig+0x2ec>
 8006bd0:	e714      	b.n	80069fc <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bd2:	4aae      	ldr	r2, [pc, #696]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006bd4:	6813      	ldr	r3, [r2, #0]
 8006bd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bda:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006bdc:	e6a2      	b.n	8006924 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006bde:	f7fe fcb5 	bl	800554c <HAL_GetREVID>
 8006be2:	f241 0303 	movw	r3, #4099	; 0x1003
 8006be6:	4298      	cmp	r0, r3
 8006be8:	d870      	bhi.n	8006ccc <HAL_RCC_OscConfig+0x3f8>
 8006bea:	6a22      	ldr	r2, [r4, #32]
 8006bec:	2a20      	cmp	r2, #32
 8006bee:	f000 8153 	beq.w	8006e98 <HAL_RCC_OscConfig+0x5c4>
 8006bf2:	49a6      	ldr	r1, [pc, #664]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006bf4:	684b      	ldr	r3, [r1, #4]
 8006bf6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006bfa:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8006bfe:	604b      	str	r3, [r1, #4]
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	e6c4      	b.n	800698e <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8006c04:	2003      	movs	r0, #3
}
 8006c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c08:	4ba0      	ldr	r3, [pc, #640]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c0c:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006c1a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006c1c:	f7fe fc7e 	bl	800551c <HAL_GetTick>
 8006c20:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c22:	e004      	b.n	8006c2e <HAL_RCC_OscConfig+0x35a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c24:	f7fe fc7a 	bl	800551c <HAL_GetTick>
 8006c28:	1b40      	subs	r0, r0, r5
 8006c2a:	2864      	cmp	r0, #100	; 0x64
 8006c2c:	d8ea      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c2e:	6833      	ldr	r3, [r6, #0]
 8006c30:	0398      	lsls	r0, r3, #14
 8006c32:	d4f7      	bmi.n	8006c24 <HAL_RCC_OscConfig+0x350>
 8006c34:	e684      	b.n	8006940 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8006c36:	4b95      	ldr	r3, [pc, #596]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006c38:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006c3a:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 8006c3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006c40:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8006c42:	f7fe fc6b 	bl	800551c <HAL_GetTick>
 8006c46:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006c48:	e004      	b.n	8006c54 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006c4a:	f7fe fc67 	bl	800551c <HAL_GetTick>
 8006c4e:	1b40      	subs	r0, r0, r5
 8006c50:	2802      	cmp	r0, #2
 8006c52:	d8d7      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006c54:	6833      	ldr	r3, [r6, #0]
 8006c56:	0498      	lsls	r0, r3, #18
 8006c58:	d4f7      	bmi.n	8006c4a <HAL_RCC_OscConfig+0x376>
 8006c5a:	e6cb      	b.n	80069f4 <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_CSI_DISABLE();
 8006c5c:	4b8b      	ldr	r3, [pc, #556]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006c5e:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c60:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 8006c62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c66:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006c68:	f7fe fc58 	bl	800551c <HAL_GetTick>
 8006c6c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c6e:	e004      	b.n	8006c7a <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006c70:	f7fe fc54 	bl	800551c <HAL_GetTick>
 8006c74:	1b40      	subs	r0, r0, r5
 8006c76:	2802      	cmp	r0, #2
 8006c78:	d8c4      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c7a:	6833      	ldr	r3, [r6, #0]
 8006c7c:	05df      	lsls	r7, r3, #23
 8006c7e:	d4f7      	bmi.n	8006c70 <HAL_RCC_OscConfig+0x39c>
 8006c80:	6823      	ldr	r3, [r4, #0]
 8006c82:	e684      	b.n	800698e <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c84:	4a81      	ldr	r2, [pc, #516]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006c86:	6921      	ldr	r1, [r4, #16]
 8006c88:	6853      	ldr	r3, [r2, #4]
 8006c8a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006c8e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006c92:	6053      	str	r3, [r2, #4]
 8006c94:	6823      	ldr	r3, [r4, #0]
 8006c96:	e678      	b.n	800698a <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8006c98:	4b7c      	ldr	r3, [pc, #496]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006c9a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006c9c:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 8006c9e:	f022 0201 	bic.w	r2, r2, #1
 8006ca2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006ca4:	f7fe fc3a 	bl	800551c <HAL_GetTick>
 8006ca8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006caa:	e004      	b.n	8006cb6 <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006cac:	f7fe fc36 	bl	800551c <HAL_GetTick>
 8006cb0:	1b40      	subs	r0, r0, r5
 8006cb2:	2802      	cmp	r0, #2
 8006cb4:	d8a6      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006cb6:	6833      	ldr	r3, [r6, #0]
 8006cb8:	0758      	lsls	r0, r3, #29
 8006cba:	d4f7      	bmi.n	8006cac <HAL_RCC_OscConfig+0x3d8>
 8006cbc:	6823      	ldr	r3, [r4, #0]
 8006cbe:	e664      	b.n	800698a <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006cc0:	0792      	lsls	r2, r2, #30
 8006cc2:	f47f aef2 	bne.w	8006aaa <HAL_RCC_OscConfig+0x1d6>
 8006cc6:	e645      	b.n	8006954 <HAL_RCC_OscConfig+0x80>
    return HAL_ERROR;
 8006cc8:	2001      	movs	r0, #1
}
 8006cca:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006ccc:	4a6f      	ldr	r2, [pc, #444]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006cce:	6a21      	ldr	r1, [r4, #32]
 8006cd0:	68d3      	ldr	r3, [r2, #12]
 8006cd2:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8006cd6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006cda:	60d3      	str	r3, [r2, #12]
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	e656      	b.n	800698e <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8006ce0:	f7fe fc1c 	bl	800551c <HAL_GetTick>
 8006ce4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006ce6:	e004      	b.n	8006cf2 <HAL_RCC_OscConfig+0x41e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ce8:	f7fe fc18 	bl	800551c <HAL_GetTick>
 8006cec:	1b80      	subs	r0, r0, r6
 8006cee:	2802      	cmp	r0, #2
 8006cf0:	d888      	bhi.n	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006cf2:	682b      	ldr	r3, [r5, #0]
 8006cf4:	0199      	lsls	r1, r3, #6
 8006cf6:	d4f7      	bmi.n	8006ce8 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006cf8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8006cfa:	4b65      	ldr	r3, [pc, #404]	; (8006e90 <HAL_RCC_OscConfig+0x5bc>)
 8006cfc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006cfe:	4013      	ands	r3, r2
 8006d00:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006d02:	4964      	ldr	r1, [pc, #400]	; (8006e94 <HAL_RCC_OscConfig+0x5c0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d04:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d06:	4e61      	ldr	r6, [pc, #388]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d08:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8006d0c:	62ab      	str	r3, [r5, #40]	; 0x28
 8006d0e:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8006d10:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8006d14:	3f01      	subs	r7, #1
 8006d16:	1e50      	subs	r0, r2, #1
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006d1c:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8006d20:	025b      	lsls	r3, r3, #9
 8006d22:	0400      	lsls	r0, r0, #16
 8006d24:	3a01      	subs	r2, #1
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8006d2c:	0612      	lsls	r2, r2, #24
 8006d2e:	4303      	orrs	r3, r0
 8006d30:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8006d34:	433b      	orrs	r3, r7
 8006d36:	4313      	orrs	r3, r2
 8006d38:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8006d3a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006d3c:	f023 0301 	bic.w	r3, r3, #1
 8006d40:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006d42:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8006d44:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006d46:	4011      	ands	r1, r2
 8006d48:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8006d4c:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006d4e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006d50:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006d52:	f023 030c 	bic.w	r3, r3, #12
 8006d56:	4313      	orrs	r3, r2
 8006d58:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006d5a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006d5c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006d5e:	f023 0302 	bic.w	r3, r3, #2
 8006d62:	4313      	orrs	r3, r2
 8006d64:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d66:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d6c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d6e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d74:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006d76:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d7c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8006d7e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006d80:	f043 0301 	orr.w	r3, r3, #1
 8006d84:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8006d86:	682b      	ldr	r3, [r5, #0]
 8006d88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d8c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006d8e:	f7fe fbc5 	bl	800551c <HAL_GetTick>
 8006d92:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d94:	e005      	b.n	8006da2 <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d96:	f7fe fbc1 	bl	800551c <HAL_GetTick>
 8006d9a:	1b00      	subs	r0, r0, r4
 8006d9c:	2802      	cmp	r0, #2
 8006d9e:	f63f af31 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006da2:	6833      	ldr	r3, [r6, #0]
 8006da4:	019a      	lsls	r2, r3, #6
 8006da6:	d5f6      	bpl.n	8006d96 <HAL_RCC_OscConfig+0x4c2>
 8006da8:	e646      	b.n	8006a38 <HAL_RCC_OscConfig+0x164>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006daa:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006dac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006dae:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006db0:	f43f ae43 	beq.w	8006a3a <HAL_RCC_OscConfig+0x166>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006db4:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006db8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006dba:	428b      	cmp	r3, r1
 8006dbc:	f47f aebf 	bne.w	8006b3e <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006dc0:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dc4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	f47f aeb9 	bne.w	8006b3e <HAL_RCC_OscConfig+0x26a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006dcc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006dce:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8006dd2:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	f47f aeb2 	bne.w	8006b3e <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006dda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ddc:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8006de0:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006de2:	429a      	cmp	r2, r3
 8006de4:	f47f aeab 	bne.w	8006b3e <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006de8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006dea:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8006dee:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006df0:	429a      	cmp	r2, r3
 8006df2:	f47f aea4 	bne.w	8006b3e <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006df6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006df8:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8006dfc:	3801      	subs	r0, #1
  return HAL_OK;
 8006dfe:	1a28      	subs	r0, r5, r0
 8006e00:	bf18      	it	ne
 8006e02:	2001      	movne	r0, #1
}
 8006e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e06:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006e0a:	601a      	str	r2, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	e586      	b.n	8006924 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e16:	4a1d      	ldr	r2, [pc, #116]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006e18:	6853      	ldr	r3, [r2, #4]
 8006e1a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006e1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e22:	6053      	str	r3, [r2, #4]
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	e5b0      	b.n	800698a <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e28:	4b18      	ldr	r3, [pc, #96]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e2a:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006e30:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e32:	f022 0201 	bic.w	r2, r2, #1
 8006e36:	671a      	str	r2, [r3, #112]	; 0x70
 8006e38:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006e3a:	f022 0204 	bic.w	r2, r2, #4
 8006e3e:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8006e40:	f7fe fb6c 	bl	800551c <HAL_GetTick>
 8006e44:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006e46:	e005      	b.n	8006e54 <HAL_RCC_OscConfig+0x580>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e48:	f7fe fb68 	bl	800551c <HAL_GetTick>
 8006e4c:	1b40      	subs	r0, r0, r5
 8006e4e:	42b8      	cmp	r0, r7
 8006e50:	f63f aed8 	bhi.w	8006c04 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006e54:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8006e56:	0798      	lsls	r0, r3, #30
 8006e58:	d4f6      	bmi.n	8006e48 <HAL_RCC_OscConfig+0x574>
 8006e5a:	e5cf      	b.n	80069fc <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e5c:	68f3      	ldr	r3, [r6, #12]
 8006e5e:	6a22      	ldr	r2, [r4, #32]
 8006e60:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8006e64:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006e68:	60f3      	str	r3, [r6, #12]
 8006e6a:	6823      	ldr	r3, [r4, #0]
 8006e6c:	e58f      	b.n	800698e <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e6e:	6873      	ldr	r3, [r6, #4]
 8006e70:	6922      	ldr	r2, [r4, #16]
 8006e72:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006e76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006e7a:	6073      	str	r3, [r6, #4]
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	e584      	b.n	800698a <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e80:	4a02      	ldr	r2, [pc, #8]	; (8006e8c <HAL_RCC_OscConfig+0x5b8>)
 8006e82:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8006e84:	f043 0301 	orr.w	r3, r3, #1
 8006e88:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e8a:	e68e      	b.n	8006baa <HAL_RCC_OscConfig+0x2d6>
 8006e8c:	58024400 	.word	0x58024400
 8006e90:	fffffc0c 	.word	0xfffffc0c
 8006e94:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e98:	4a08      	ldr	r2, [pc, #32]	; (8006ebc <HAL_RCC_OscConfig+0x5e8>)
 8006e9a:	6853      	ldr	r3, [r2, #4]
 8006e9c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006ea0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ea4:	6053      	str	r3, [r2, #4]
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	e571      	b.n	800698e <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006eaa:	f042 0204 	orr.w	r2, r2, #4
 8006eae:	671a      	str	r2, [r3, #112]	; 0x70
 8006eb0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006eb2:	f042 0201 	orr.w	r2, r2, #1
 8006eb6:	671a      	str	r2, [r3, #112]	; 0x70
 8006eb8:	e677      	b.n	8006baa <HAL_RCC_OscConfig+0x2d6>
 8006eba:	bf00      	nop
 8006ebc:	58024400 	.word	0x58024400

08006ec0 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ec0:	4a47      	ldr	r2, [pc, #284]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x120>)
 8006ec2:	6913      	ldr	r3, [r2, #16]
 8006ec4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ec8:	2b10      	cmp	r3, #16
 8006eca:	d004      	beq.n	8006ed6 <HAL_RCC_GetSysClockFreq+0x16>
 8006ecc:	2b18      	cmp	r3, #24
 8006ece:	d00d      	beq.n	8006eec <HAL_RCC_GetSysClockFreq+0x2c>
 8006ed0:	b11b      	cbz	r3, 8006eda <HAL_RCC_GetSysClockFreq+0x1a>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006ed2:	4844      	ldr	r0, [pc, #272]	; (8006fe4 <HAL_RCC_GetSysClockFreq+0x124>)
 8006ed4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ed6:	4844      	ldr	r0, [pc, #272]	; (8006fe8 <HAL_RCC_GetSysClockFreq+0x128>)
 8006ed8:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006eda:	6813      	ldr	r3, [r2, #0]
 8006edc:	0699      	lsls	r1, r3, #26
 8006ede:	d54a      	bpl.n	8006f76 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ee0:	6813      	ldr	r3, [r2, #0]
 8006ee2:	4842      	ldr	r0, [pc, #264]	; (8006fec <HAL_RCC_GetSysClockFreq+0x12c>)
 8006ee4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006ee8:	40d8      	lsrs	r0, r3
 8006eea:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006eec:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8006eee:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006ef0:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006ef2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8006ef4:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006ef8:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006efc:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 8006efe:	d038      	beq.n	8006f72 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006f00:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006f04:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f08:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006f0c:	fb01 f105 	mul.w	r1, r1, r5
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	ee07 1a90 	vmov	s15, r1
 8006f16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8006f1a:	d002      	beq.n	8006f22 <HAL_RCC_GetSysClockFreq+0x62>
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d02c      	beq.n	8006f7a <HAL_RCC_GetSysClockFreq+0xba>
 8006f20:	b393      	cbz	r3, 8006f88 <HAL_RCC_GetSysClockFreq+0xc8>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f22:	ee07 0a90 	vmov	s15, r0
 8006f26:	ed9f 5a32 	vldr	s10, [pc, #200]	; 8006ff0 <HAL_RCC_GetSysClockFreq+0x130>
 8006f2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006f30:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8006f34:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8006ff4 <HAL_RCC_GetSysClockFreq+0x134>
 8006f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f3c:	ee07 3a90 	vmov	s15, r3
 8006f40:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f48:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006f4c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8006f50:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006f54:	4b22      	ldr	r3, [pc, #136]	; (8006fe0 <HAL_RCC_GetSysClockFreq+0x120>)
 8006f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f58:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006f5c:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006f5e:	ee07 3a90 	vmov	s15, r3
 8006f62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f6e:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8006f72:	bc30      	pop	{r4, r5}
 8006f74:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006f76:	481d      	ldr	r0, [pc, #116]	; (8006fec <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8006f78:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f7a:	ee07 0a90 	vmov	s15, r0
 8006f7e:	ed9f 5a1e 	vldr	s10, [pc, #120]	; 8006ff8 <HAL_RCC_GetSysClockFreq+0x138>
 8006f82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f86:	e7d2      	b.n	8006f2e <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f88:	6813      	ldr	r3, [r2, #0]
 8006f8a:	069b      	lsls	r3, r3, #26
 8006f8c:	d520      	bpl.n	8006fd0 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f8e:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f90:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f94:	4915      	ldr	r1, [pc, #84]	; (8006fec <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f96:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f9a:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006fa2:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006fa4:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fa6:	eddf 4a13 	vldr	s9, [pc, #76]	; 8006ff4 <HAL_RCC_GetSysClockFreq+0x134>
 8006faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fae:	ee06 1a10 	vmov	s12, r1
 8006fb2:	ee06 3a90 	vmov	s13, r3
 8006fb6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006fba:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006fbe:	eec6 5a27 	vdiv.f32	s11, s12, s15
 8006fc2:	eee7 6a24 	vfma.f32	s13, s14, s9
 8006fc6:	ee76 6a85 	vadd.f32	s13, s13, s10
 8006fca:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8006fce:	e7c1      	b.n	8006f54 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fd0:	ee07 0a90 	vmov	s15, r0
 8006fd4:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8006ffc <HAL_RCC_GetSysClockFreq+0x13c>
 8006fd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006fdc:	e7a7      	b.n	8006f2e <HAL_RCC_GetSysClockFreq+0x6e>
 8006fde:	bf00      	nop
 8006fe0:	58024400 	.word	0x58024400
 8006fe4:	003d0900 	.word	0x003d0900
 8006fe8:	017d7840 	.word	0x017d7840
 8006fec:	03d09000 	.word	0x03d09000
 8006ff0:	4a742400 	.word	0x4a742400
 8006ff4:	39000000 	.word	0x39000000
 8006ff8:	4bbebc20 	.word	0x4bbebc20
 8006ffc:	4c742400 	.word	0x4c742400

08007000 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8007000:	2800      	cmp	r0, #0
 8007002:	f000 810e 	beq.w	8007222 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007006:	4a8d      	ldr	r2, [pc, #564]	; (800723c <HAL_RCC_ClockConfig+0x23c>)
 8007008:	6813      	ldr	r3, [r2, #0]
 800700a:	f003 030f 	and.w	r3, r3, #15
 800700e:	428b      	cmp	r3, r1
{
 8007010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007014:	4604      	mov	r4, r0
 8007016:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007018:	d20c      	bcs.n	8007034 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800701a:	6813      	ldr	r3, [r2, #0]
 800701c:	f023 030f 	bic.w	r3, r3, #15
 8007020:	430b      	orrs	r3, r1
 8007022:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007024:	6813      	ldr	r3, [r2, #0]
 8007026:	f003 030f 	and.w	r3, r3, #15
 800702a:	428b      	cmp	r3, r1
 800702c:	d002      	beq.n	8007034 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800702e:	2001      	movs	r0, #1
}
 8007030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007034:	6823      	ldr	r3, [r4, #0]
 8007036:	075f      	lsls	r7, r3, #29
 8007038:	d50b      	bpl.n	8007052 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800703a:	4981      	ldr	r1, [pc, #516]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 800703c:	6920      	ldr	r0, [r4, #16]
 800703e:	698a      	ldr	r2, [r1, #24]
 8007040:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007044:	4290      	cmp	r0, r2
 8007046:	d904      	bls.n	8007052 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007048:	698a      	ldr	r2, [r1, #24]
 800704a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800704e:	4302      	orrs	r2, r0
 8007050:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007052:	071e      	lsls	r6, r3, #28
 8007054:	d50b      	bpl.n	800706e <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007056:	497a      	ldr	r1, [pc, #488]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 8007058:	6960      	ldr	r0, [r4, #20]
 800705a:	69ca      	ldr	r2, [r1, #28]
 800705c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007060:	4290      	cmp	r0, r2
 8007062:	d904      	bls.n	800706e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007064:	69ca      	ldr	r2, [r1, #28]
 8007066:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800706a:	4302      	orrs	r2, r0
 800706c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800706e:	06d8      	lsls	r0, r3, #27
 8007070:	d50b      	bpl.n	800708a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007072:	4973      	ldr	r1, [pc, #460]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 8007074:	69a0      	ldr	r0, [r4, #24]
 8007076:	69ca      	ldr	r2, [r1, #28]
 8007078:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800707c:	4290      	cmp	r0, r2
 800707e:	d904      	bls.n	800708a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007080:	69ca      	ldr	r2, [r1, #28]
 8007082:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007086:	4302      	orrs	r2, r0
 8007088:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800708a:	0699      	lsls	r1, r3, #26
 800708c:	d50b      	bpl.n	80070a6 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800708e:	496c      	ldr	r1, [pc, #432]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 8007090:	69e0      	ldr	r0, [r4, #28]
 8007092:	6a0a      	ldr	r2, [r1, #32]
 8007094:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007098:	4290      	cmp	r0, r2
 800709a:	d904      	bls.n	80070a6 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800709c:	6a0a      	ldr	r2, [r1, #32]
 800709e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80070a2:	4302      	orrs	r2, r0
 80070a4:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070a6:	079a      	lsls	r2, r3, #30
 80070a8:	f140 80ad 	bpl.w	8007206 <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80070ac:	4864      	ldr	r0, [pc, #400]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 80070ae:	68e1      	ldr	r1, [r4, #12]
 80070b0:	6982      	ldr	r2, [r0, #24]
 80070b2:	f002 020f 	and.w	r2, r2, #15
 80070b6:	4291      	cmp	r1, r2
 80070b8:	d904      	bls.n	80070c4 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070ba:	6982      	ldr	r2, [r0, #24]
 80070bc:	f022 020f 	bic.w	r2, r2, #15
 80070c0:	430a      	orrs	r2, r1
 80070c2:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070c4:	07d8      	lsls	r0, r3, #31
 80070c6:	d531      	bpl.n	800712c <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80070c8:	4a5d      	ldr	r2, [pc, #372]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 80070ca:	68a1      	ldr	r1, [r4, #8]
 80070cc:	6993      	ldr	r3, [r2, #24]
 80070ce:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80070d2:	430b      	orrs	r3, r1
 80070d4:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070d6:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80070d8:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070da:	2902      	cmp	r1, #2
 80070dc:	f000 80a3 	beq.w	8007226 <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070e0:	2903      	cmp	r1, #3
 80070e2:	f000 809a 	beq.w	800721a <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80070e6:	2901      	cmp	r1, #1
 80070e8:	f000 80a3 	beq.w	8007232 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070ec:	0758      	lsls	r0, r3, #29
 80070ee:	d59e      	bpl.n	800702e <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070f0:	4a53      	ldr	r2, [pc, #332]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070f2:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070f6:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f8:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070fa:	f023 0307 	bic.w	r3, r3, #7
 80070fe:	430b      	orrs	r3, r1
 8007100:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 8007102:	f7fe fa0b 	bl	800551c <HAL_GetTick>
 8007106:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007108:	e005      	b.n	8007116 <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800710a:	f7fe fa07 	bl	800551c <HAL_GetTick>
 800710e:	1b80      	subs	r0, r0, r6
 8007110:	4540      	cmp	r0, r8
 8007112:	f200 808c 	bhi.w	800722e <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	6862      	ldr	r2, [r4, #4]
 800711a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800711e:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8007122:	d1f2      	bne.n	800710a <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	0799      	lsls	r1, r3, #30
 8007128:	d506      	bpl.n	8007138 <HAL_RCC_ClockConfig+0x138>
 800712a:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800712c:	4844      	ldr	r0, [pc, #272]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 800712e:	6982      	ldr	r2, [r0, #24]
 8007130:	f002 020f 	and.w	r2, r2, #15
 8007134:	428a      	cmp	r2, r1
 8007136:	d86a      	bhi.n	800720e <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007138:	4940      	ldr	r1, [pc, #256]	; (800723c <HAL_RCC_ClockConfig+0x23c>)
 800713a:	680a      	ldr	r2, [r1, #0]
 800713c:	f002 020f 	and.w	r2, r2, #15
 8007140:	42aa      	cmp	r2, r5
 8007142:	d90a      	bls.n	800715a <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007144:	680a      	ldr	r2, [r1, #0]
 8007146:	f022 020f 	bic.w	r2, r2, #15
 800714a:	432a      	orrs	r2, r5
 800714c:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800714e:	680a      	ldr	r2, [r1, #0]
 8007150:	f002 020f 	and.w	r2, r2, #15
 8007154:	42aa      	cmp	r2, r5
 8007156:	f47f af6a 	bne.w	800702e <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800715a:	075a      	lsls	r2, r3, #29
 800715c:	d50b      	bpl.n	8007176 <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800715e:	4938      	ldr	r1, [pc, #224]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 8007160:	6920      	ldr	r0, [r4, #16]
 8007162:	698a      	ldr	r2, [r1, #24]
 8007164:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007168:	4290      	cmp	r0, r2
 800716a:	d204      	bcs.n	8007176 <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800716c:	698a      	ldr	r2, [r1, #24]
 800716e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007172:	4302      	orrs	r2, r0
 8007174:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007176:	071f      	lsls	r7, r3, #28
 8007178:	d50b      	bpl.n	8007192 <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800717a:	4931      	ldr	r1, [pc, #196]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 800717c:	6960      	ldr	r0, [r4, #20]
 800717e:	69ca      	ldr	r2, [r1, #28]
 8007180:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007184:	4290      	cmp	r0, r2
 8007186:	d204      	bcs.n	8007192 <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007188:	69ca      	ldr	r2, [r1, #28]
 800718a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800718e:	4302      	orrs	r2, r0
 8007190:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007192:	06de      	lsls	r6, r3, #27
 8007194:	d50b      	bpl.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007196:	492a      	ldr	r1, [pc, #168]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 8007198:	69a0      	ldr	r0, [r4, #24]
 800719a:	69ca      	ldr	r2, [r1, #28]
 800719c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80071a0:	4290      	cmp	r0, r2
 80071a2:	d204      	bcs.n	80071ae <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80071a4:	69ca      	ldr	r2, [r1, #28]
 80071a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80071aa:	4302      	orrs	r2, r0
 80071ac:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80071ae:	069d      	lsls	r5, r3, #26
 80071b0:	d50b      	bpl.n	80071ca <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80071b2:	4a23      	ldr	r2, [pc, #140]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 80071b4:	69e1      	ldr	r1, [r4, #28]
 80071b6:	6a13      	ldr	r3, [r2, #32]
 80071b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80071bc:	4299      	cmp	r1, r3
 80071be:	d204      	bcs.n	80071ca <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80071c0:	6a13      	ldr	r3, [r2, #32]
 80071c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c6:	430b      	orrs	r3, r1
 80071c8:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071ca:	f7ff fe79 	bl	8006ec0 <HAL_RCC_GetSysClockFreq>
 80071ce:	4b1c      	ldr	r3, [pc, #112]	; (8007240 <HAL_RCC_ClockConfig+0x240>)
 80071d0:	4602      	mov	r2, r0
 80071d2:	481c      	ldr	r0, [pc, #112]	; (8007244 <HAL_RCC_ClockConfig+0x244>)
 80071d4:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071d6:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071d8:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 80071dc:	4d1a      	ldr	r5, [pc, #104]	; (8007248 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071de:	f003 030f 	and.w	r3, r3, #15
 80071e2:	4c1a      	ldr	r4, [pc, #104]	; (800724c <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071e4:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071e6:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071e8:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 80071ec:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071ee:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 80071f2:	4d17      	ldr	r5, [pc, #92]	; (8007250 <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071f4:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071f6:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 80071fa:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071fc:	6023      	str	r3, [r4, #0]
}
 80071fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8007202:	f7fe b929 	b.w	8005458 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007206:	07da      	lsls	r2, r3, #31
 8007208:	f53f af5e 	bmi.w	80070c8 <HAL_RCC_ClockConfig+0xc8>
 800720c:	e794      	b.n	8007138 <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800720e:	6982      	ldr	r2, [r0, #24]
 8007210:	f022 020f 	bic.w	r2, r2, #15
 8007214:	4311      	orrs	r1, r2
 8007216:	6181      	str	r1, [r0, #24]
 8007218:	e78e      	b.n	8007138 <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800721a:	019f      	lsls	r7, r3, #6
 800721c:	f53f af68 	bmi.w	80070f0 <HAL_RCC_ClockConfig+0xf0>
 8007220:	e705      	b.n	800702e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8007222:	2001      	movs	r0, #1
}
 8007224:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007226:	039b      	lsls	r3, r3, #14
 8007228:	f53f af62 	bmi.w	80070f0 <HAL_RCC_ClockConfig+0xf0>
 800722c:	e6ff      	b.n	800702e <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 800722e:	2003      	movs	r0, #3
 8007230:	e6fe      	b.n	8007030 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007232:	05de      	lsls	r6, r3, #23
 8007234:	f53f af5c 	bmi.w	80070f0 <HAL_RCC_ClockConfig+0xf0>
 8007238:	e6f9      	b.n	800702e <HAL_RCC_ClockConfig+0x2e>
 800723a:	bf00      	nop
 800723c:	52002000 	.word	0x52002000
 8007240:	58024400 	.word	0x58024400
 8007244:	08008dd4 	.word	0x08008dd4
 8007248:	24009060 	.word	0x24009060
 800724c:	24000004 	.word	0x24000004
 8007250:	24000000 	.word	0x24000000

08007254 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007254:	4a3b      	ldr	r2, [pc, #236]	; (8007344 <RCCEx_PLL2_Config+0xf0>)
{
 8007256:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007258:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800725a:	f003 0303 	and.w	r3, r3, #3
 800725e:	2b03      	cmp	r3, #3
 8007260:	d069      	beq.n	8007336 <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007262:	6813      	ldr	r3, [r2, #0]
 8007264:	4606      	mov	r6, r0
 8007266:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007268:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 800726a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800726e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007270:	f7fe f954 	bl	800551c <HAL_GetTick>
 8007274:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007276:	e004      	b.n	8007282 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007278:	f7fe f950 	bl	800551c <HAL_GetTick>
 800727c:	1b43      	subs	r3, r0, r5
 800727e:	2b02      	cmp	r3, #2
 8007280:	d857      	bhi.n	8007332 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007282:	6823      	ldr	r3, [r4, #0]
 8007284:	011a      	lsls	r2, r3, #4
 8007286:	d4f7      	bmi.n	8007278 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007288:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800728a:	6832      	ldr	r2, [r6, #0]
 800728c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007290:	492d      	ldr	r1, [pc, #180]	; (8007348 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007292:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007296:	62a3      	str	r3, [r4, #40]	; 0x28
 8007298:	6875      	ldr	r5, [r6, #4]
 800729a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800729e:	3d01      	subs	r5, #1
 80072a0:	1e50      	subs	r0, r2, #1
 80072a2:	3b01      	subs	r3, #1
 80072a4:	6932      	ldr	r2, [r6, #16]
 80072a6:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80072aa:	025b      	lsls	r3, r3, #9
 80072ac:	0400      	lsls	r0, r0, #16
 80072ae:	3a01      	subs	r2, #1
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80072b6:	0612      	lsls	r2, r2, #24
 80072b8:	4303      	orrs	r3, r0
 80072ba:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80072be:	432b      	orrs	r3, r5
 80072c0:	4313      	orrs	r3, r2
 80072c2:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80072c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80072c6:	6972      	ldr	r2, [r6, #20]
 80072c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80072cc:	4313      	orrs	r3, r2
 80072ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80072d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80072d2:	69b2      	ldr	r2, [r6, #24]
 80072d4:	f023 0320 	bic.w	r3, r3, #32
 80072d8:	4313      	orrs	r3, r2
 80072da:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80072dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80072de:	f023 0310 	bic.w	r3, r3, #16
 80072e2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80072e4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80072e6:	69f3      	ldr	r3, [r6, #28]
 80072e8:	4011      	ands	r1, r2
 80072ea:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80072ee:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80072f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80072f2:	f043 0310 	orr.w	r3, r3, #16
 80072f6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80072f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80072fa:	b1f7      	cbz	r7, 800733a <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80072fc:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80072fe:	bf0c      	ite	eq
 8007300:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007304:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8007308:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800730a:	4b0e      	ldr	r3, [pc, #56]	; (8007344 <RCCEx_PLL2_Config+0xf0>)
 800730c:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800730e:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 8007310:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007314:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007316:	f7fe f901 	bl	800551c <HAL_GetTick>
 800731a:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800731c:	e004      	b.n	8007328 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800731e:	f7fe f8fd 	bl	800551c <HAL_GetTick>
 8007322:	1b00      	subs	r0, r0, r4
 8007324:	2802      	cmp	r0, #2
 8007326:	d804      	bhi.n	8007332 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007328:	682b      	ldr	r3, [r5, #0]
 800732a:	011b      	lsls	r3, r3, #4
 800732c:	d5f7      	bpl.n	800731e <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 800732e:	2000      	movs	r0, #0
}
 8007330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8007332:	2003      	movs	r0, #3
}
 8007334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8007336:	2001      	movs	r0, #1
}
 8007338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800733a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800733e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007340:	e7e3      	b.n	800730a <RCCEx_PLL2_Config+0xb6>
 8007342:	bf00      	nop
 8007344:	58024400 	.word	0x58024400
 8007348:	ffff0007 	.word	0xffff0007

0800734c <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800734c:	4a3b      	ldr	r2, [pc, #236]	; (800743c <RCCEx_PLL3_Config+0xf0>)
{
 800734e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007350:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8007352:	f003 0303 	and.w	r3, r3, #3
 8007356:	2b03      	cmp	r3, #3
 8007358:	d069      	beq.n	800742e <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800735a:	6813      	ldr	r3, [r2, #0]
 800735c:	4606      	mov	r6, r0
 800735e:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007360:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8007362:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007366:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007368:	f7fe f8d8 	bl	800551c <HAL_GetTick>
 800736c:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800736e:	e004      	b.n	800737a <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007370:	f7fe f8d4 	bl	800551c <HAL_GetTick>
 8007374:	1b43      	subs	r3, r0, r5
 8007376:	2b02      	cmp	r3, #2
 8007378:	d857      	bhi.n	800742a <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800737a:	6823      	ldr	r3, [r4, #0]
 800737c:	009a      	lsls	r2, r3, #2
 800737e:	d4f7      	bmi.n	8007370 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007380:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007382:	6832      	ldr	r2, [r6, #0]
 8007384:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007388:	492d      	ldr	r1, [pc, #180]	; (8007440 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800738a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800738e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007390:	6875      	ldr	r5, [r6, #4]
 8007392:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8007396:	3d01      	subs	r5, #1
 8007398:	1e50      	subs	r0, r2, #1
 800739a:	3b01      	subs	r3, #1
 800739c:	6932      	ldr	r2, [r6, #16]
 800739e:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80073a2:	025b      	lsls	r3, r3, #9
 80073a4:	0400      	lsls	r0, r0, #16
 80073a6:	3a01      	subs	r2, #1
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80073ae:	0612      	lsls	r2, r2, #24
 80073b0:	4303      	orrs	r3, r0
 80073b2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80073b6:	432b      	orrs	r3, r5
 80073b8:	4313      	orrs	r3, r2
 80073ba:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80073bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80073be:	6972      	ldr	r2, [r6, #20]
 80073c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80073c4:	4313      	orrs	r3, r2
 80073c6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80073c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80073ca:	69b2      	ldr	r2, [r6, #24]
 80073cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073d0:	4313      	orrs	r3, r2
 80073d2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80073d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80073d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073da:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80073dc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80073de:	69f3      	ldr	r3, [r6, #28]
 80073e0:	4011      	ands	r1, r2
 80073e2:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80073e6:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80073e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80073ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073ee:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80073f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80073f2:	b1f7      	cbz	r7, 8007432 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80073f4:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80073f6:	bf0c      	ite	eq
 80073f8:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80073fc:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8007400:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007402:	4b0e      	ldr	r3, [pc, #56]	; (800743c <RCCEx_PLL3_Config+0xf0>)
 8007404:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007406:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 8007408:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800740c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800740e:	f7fe f885 	bl	800551c <HAL_GetTick>
 8007412:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007414:	e004      	b.n	8007420 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007416:	f7fe f881 	bl	800551c <HAL_GetTick>
 800741a:	1b00      	subs	r0, r0, r4
 800741c:	2802      	cmp	r0, #2
 800741e:	d804      	bhi.n	800742a <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007420:	682b      	ldr	r3, [r5, #0]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	d5f7      	bpl.n	8007416 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 8007426:	2000      	movs	r0, #0
}
 8007428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800742a:	2003      	movs	r0, #3
}
 800742c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800742e:	2001      	movs	r0, #1
}
 8007430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007432:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007436:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007438:	e7e3      	b.n	8007402 <RCCEx_PLL3_Config+0xb6>
 800743a:	bf00      	nop
 800743c:	58024400 	.word	0x58024400
 8007440:	ffff0007 	.word	0xffff0007

08007444 <HAL_RCCEx_PeriphCLKConfig>:
{
 8007444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007448:	6803      	ldr	r3, [r0, #0]
{
 800744a:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800744c:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8007450:	d01c      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8007452:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8007454:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8007458:	f000 84c7 	beq.w	8007dea <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 800745c:	d823      	bhi.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800745e:	2a00      	cmp	r2, #0
 8007460:	f000 842c 	beq.w	8007cbc <HAL_RCCEx_PeriphCLKConfig+0x878>
 8007464:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007468:	d120      	bne.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800746a:	2102      	movs	r1, #2
 800746c:	3004      	adds	r0, #4
 800746e:	f7ff fef1 	bl	8007254 <RCCEx_PLL2_Config>
 8007472:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8007474:	2e00      	cmp	r6, #0
 8007476:	f040 84c0 	bne.w	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x9b6>
 800747a:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800747c:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800747e:	48b0      	ldr	r0, [pc, #704]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8007480:	2600      	movs	r6, #0
 8007482:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8007484:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8007488:	430a      	orrs	r2, r1
 800748a:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800748c:	05da      	lsls	r2, r3, #23
 800748e:	d511      	bpl.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007490:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007492:	2a04      	cmp	r2, #4
 8007494:	f200 8580 	bhi.w	8007f98 <HAL_RCCEx_PeriphCLKConfig+0xb54>
 8007498:	e8df f012 	tbh	[pc, r2, lsl #1]
 800749c:	04c104ba 	.word	0x04c104ba
 80074a0:	033b04b2 	.word	0x033b04b2
 80074a4:	033b      	.short	0x033b
    switch(PeriphClkInit->SpdifrxClockSelection)
 80074a6:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80074aa:	d0e8      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80074ac:	05da      	lsls	r2, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 80074ae:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80074b2:	d4ed      	bmi.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80074b4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80074b6:	059f      	lsls	r7, r3, #22
 80074b8:	d51b      	bpl.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 80074ba:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80074bc:	2a80      	cmp	r2, #128	; 0x80
 80074be:	f000 84b7 	beq.w	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 80074c2:	f200 8127 	bhi.w	8007714 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80074c6:	2a00      	cmp	r2, #0
 80074c8:	f000 83e6 	beq.w	8007c98 <HAL_RCCEx_PeriphCLKConfig+0x854>
 80074cc:	2a40      	cmp	r2, #64	; 0x40
 80074ce:	f040 8128 	bne.w	8007722 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80074d2:	2100      	movs	r1, #0
 80074d4:	1d20      	adds	r0, r4, #4
 80074d6:	f7ff febd 	bl	8007254 <RCCEx_PLL2_Config>
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80074de:	2d00      	cmp	r5, #0
 80074e0:	f040 83cc 	bne.w	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x838>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80074e4:	4996      	ldr	r1, [pc, #600]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80074e6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80074e8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80074ea:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 80074ee:	4302      	orrs	r2, r0
 80074f0:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80074f2:	0558      	lsls	r0, r3, #21
 80074f4:	d51f      	bpl.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 80074f6:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 80074fa:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80074fe:	f000 8462 	beq.w	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8007502:	f200 8111 	bhi.w	8007728 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8007506:	2a00      	cmp	r2, #0
 8007508:	f000 83c0 	beq.w	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x848>
 800750c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8007510:	f040 8112 	bne.w	8007738 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007514:	2100      	movs	r1, #0
 8007516:	1d20      	adds	r0, r4, #4
 8007518:	f7ff fe9c 	bl	8007254 <RCCEx_PLL2_Config>
 800751c:	6823      	ldr	r3, [r4, #0]
 800751e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007520:	2d00      	cmp	r5, #0
 8007522:	f040 83b1 	bne.w	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x844>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007526:	4986      	ldr	r1, [pc, #536]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8007528:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800752c:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800752e:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8007532:	4302      	orrs	r2, r0
 8007534:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007536:	0519      	lsls	r1, r3, #20
 8007538:	d51f      	bpl.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 800753a:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 800753e:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8007542:	f000 8437 	beq.w	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x970>
 8007546:	f200 80fd 	bhi.w	8007744 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800754a:	2a00      	cmp	r2, #0
 800754c:	f000 83aa 	beq.w	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8007550:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8007554:	f040 80fe 	bne.w	8007754 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007558:	2100      	movs	r1, #0
 800755a:	1d20      	adds	r0, r4, #4
 800755c:	f7ff fe7a 	bl	8007254 <RCCEx_PLL2_Config>
 8007560:	6823      	ldr	r3, [r4, #0]
 8007562:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007564:	2d00      	cmp	r5, #0
 8007566:	f040 8387 	bne.w	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800756a:	4975      	ldr	r1, [pc, #468]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800756c:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8007570:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8007572:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8007576:	4302      	orrs	r2, r0
 8007578:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800757a:	019a      	lsls	r2, r3, #6
 800757c:	d518      	bpl.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 800757e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8007580:	2a20      	cmp	r2, #32
 8007582:	f000 840d 	beq.w	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8007586:	f200 80e8 	bhi.w	800775a <HAL_RCCEx_PeriphCLKConfig+0x316>
 800758a:	b13a      	cbz	r2, 800759c <HAL_RCCEx_PeriphCLKConfig+0x158>
 800758c:	2a10      	cmp	r2, #16
 800758e:	f040 80e7 	bne.w	8007760 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007592:	496b      	ldr	r1, [pc, #428]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8007594:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007596:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800759a:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800759c:	2d00      	cmp	r5, #0
 800759e:	f040 83ba 	bne.w	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x8d2>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80075a2:	4967      	ldr	r1, [pc, #412]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80075a4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80075a6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80075a8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80075ac:	4302      	orrs	r2, r0
 80075ae:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80075b0:	04df      	lsls	r7, r3, #19
 80075b2:	d51d      	bpl.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 80075b4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80075b6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80075ba:	f000 840d 	beq.w	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x994>
 80075be:	f200 80d2 	bhi.w	8007766 <HAL_RCCEx_PeriphCLKConfig+0x322>
 80075c2:	2a00      	cmp	r2, #0
 80075c4:	f000 8374 	beq.w	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 80075c8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80075cc:	f040 80d3 	bne.w	8007776 <HAL_RCCEx_PeriphCLKConfig+0x332>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80075d0:	2100      	movs	r1, #0
 80075d2:	1d20      	adds	r0, r4, #4
 80075d4:	f7ff fe3e 	bl	8007254 <RCCEx_PLL2_Config>
 80075d8:	6823      	ldr	r3, [r4, #0]
 80075da:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80075dc:	2d00      	cmp	r5, #0
 80075de:	f040 834f 	bne.w	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x83c>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80075e2:	4957      	ldr	r1, [pc, #348]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80075e4:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80075e6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80075e8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80075ec:	4302      	orrs	r2, r0
 80075ee:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80075f0:	0498      	lsls	r0, r3, #18
 80075f2:	d51b      	bpl.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    switch(PeriphClkInit->Spi45ClockSelection)
 80075f4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075f6:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80075fa:	f000 83bd 	beq.w	8007d78 <HAL_RCCEx_PeriphCLKConfig+0x934>
 80075fe:	f200 80bd 	bhi.w	800777c <HAL_RCCEx_PeriphCLKConfig+0x338>
 8007602:	b14a      	cbz	r2, 8007618 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007604:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007608:	f040 80c2 	bne.w	8007790 <HAL_RCCEx_PeriphCLKConfig+0x34c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800760c:	2101      	movs	r1, #1
 800760e:	1d20      	adds	r0, r4, #4
 8007610:	f7ff fe20 	bl	8007254 <RCCEx_PLL2_Config>
 8007614:	6823      	ldr	r3, [r4, #0]
 8007616:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007618:	2d00      	cmp	r5, #0
 800761a:	f040 837e 	bne.w	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x8d6>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800761e:	4948      	ldr	r1, [pc, #288]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8007620:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8007622:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007624:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8007628:	4302      	orrs	r2, r0
 800762a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800762c:	0459      	lsls	r1, r3, #17
 800762e:	d51d      	bpl.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x228>
    switch(PeriphClkInit->Spi6ClockSelection)
 8007630:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8007634:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8007638:	f000 83a8 	beq.w	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x948>
 800763c:	f200 80ab 	bhi.w	8007796 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8007640:	b14a      	cbz	r2, 8007656 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8007642:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8007646:	f040 80b0 	bne.w	80077aa <HAL_RCCEx_PeriphCLKConfig+0x366>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800764a:	2101      	movs	r1, #1
 800764c:	1d20      	adds	r0, r4, #4
 800764e:	f7ff fe01 	bl	8007254 <RCCEx_PLL2_Config>
 8007652:	6823      	ldr	r3, [r4, #0]
 8007654:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007656:	2d00      	cmp	r5, #0
 8007658:	f040 8363 	bne.w	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x8de>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800765c:	4938      	ldr	r1, [pc, #224]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800765e:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8007662:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8007664:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8007668:	4302      	orrs	r2, r0
 800766a:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 800766c:	015a      	lsls	r2, r3, #5
 800766e:	d509      	bpl.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch(PeriphClkInit->DsiClockSelection)
 8007670:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8007672:	2a00      	cmp	r2, #0
 8007674:	f000 8264 	beq.w	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
 8007678:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800767c:	f000 825a 	beq.w	8007b34 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8007680:	2601      	movs	r6, #1
 8007682:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007684:	041f      	lsls	r7, r3, #16
 8007686:	d50d      	bpl.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch(PeriphClkInit->FdcanClockSelection)
 8007688:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800768a:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800768e:	f000 8420 	beq.w	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
 8007692:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8007696:	f000 82ce 	beq.w	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800769a:	2a00      	cmp	r2, #0
 800769c:	f000 82d1 	beq.w	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80076a0:	2601      	movs	r6, #1
 80076a2:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80076a4:	01d8      	lsls	r0, r3, #7
 80076a6:	f100 81cf 	bmi.w	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x604>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80076aa:	0259      	lsls	r1, r3, #9
 80076ac:	f100 81ef 	bmi.w	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x64a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80076b0:	07df      	lsls	r7, r3, #31
 80076b2:	f140 8088 	bpl.w	80077c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    switch(PeriphClkInit->Usart16ClockSelection)
 80076b6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80076b8:	2a28      	cmp	r2, #40	; 0x28
 80076ba:	f200 81cf 	bhi.w	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x618>
 80076be:	e8df f012 	tbh	[pc, r2, lsl #1]
 80076c2:	007e      	.short	0x007e
 80076c4:	01cd01cd 	.word	0x01cd01cd
 80076c8:	01cd01cd 	.word	0x01cd01cd
 80076cc:	01cd01cd 	.word	0x01cd01cd
 80076d0:	03d401cd 	.word	0x03d401cd
 80076d4:	01cd01cd 	.word	0x01cd01cd
 80076d8:	01cd01cd 	.word	0x01cd01cd
 80076dc:	01cd01cd 	.word	0x01cd01cd
 80076e0:	007701cd 	.word	0x007701cd
 80076e4:	01cd01cd 	.word	0x01cd01cd
 80076e8:	01cd01cd 	.word	0x01cd01cd
 80076ec:	01cd01cd 	.word	0x01cd01cd
 80076f0:	007e01cd 	.word	0x007e01cd
 80076f4:	01cd01cd 	.word	0x01cd01cd
 80076f8:	01cd01cd 	.word	0x01cd01cd
 80076fc:	01cd01cd 	.word	0x01cd01cd
 8007700:	007e01cd 	.word	0x007e01cd
 8007704:	01cd01cd 	.word	0x01cd01cd
 8007708:	01cd01cd 	.word	0x01cd01cd
 800770c:	01cd01cd 	.word	0x01cd01cd
 8007710:	007e01cd 	.word	0x007e01cd
    switch(PeriphClkInit->Sai23ClockSelection)
 8007714:	2ac0      	cmp	r2, #192	; 0xc0
 8007716:	f43f aee2 	beq.w	80074de <HAL_RCCEx_PeriphCLKConfig+0x9a>
 800771a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800771e:	f43f aede 	beq.w	80074de <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8007722:	2601      	movs	r6, #1
 8007724:	4635      	mov	r5, r6
 8007726:	e6e4      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 8007728:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 800772c:	f43f aef8 	beq.w	8007520 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8007730:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8007734:	f43f aef4 	beq.w	8007520 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8007738:	2601      	movs	r6, #1
 800773a:	4635      	mov	r5, r6
 800773c:	e6fb      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xf2>
 800773e:	bf00      	nop
 8007740:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Sai4BClockSelection)
 8007744:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8007748:	f43f af0c 	beq.w	8007564 <HAL_RCCEx_PeriphCLKConfig+0x120>
 800774c:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8007750:	f43f af08 	beq.w	8007564 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8007754:	2601      	movs	r6, #1
 8007756:	4635      	mov	r5, r6
 8007758:	e70f      	b.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 800775a:	2a30      	cmp	r2, #48	; 0x30
 800775c:	f43f af1e 	beq.w	800759c <HAL_RCCEx_PeriphCLKConfig+0x158>
 8007760:	2601      	movs	r6, #1
 8007762:	4635      	mov	r5, r6
 8007764:	e724      	b.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8007766:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800776a:	f43f af37 	beq.w	80075dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 800776e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8007772:	f43f af33 	beq.w	80075dc <HAL_RCCEx_PeriphCLKConfig+0x198>
 8007776:	2601      	movs	r6, #1
 8007778:	4635      	mov	r5, r6
 800777a:	e739      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 800777c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8007780:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8007784:	f43f af48 	beq.w	8007618 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007788:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 800778c:	f43f af44 	beq.w	8007618 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8007790:	2601      	movs	r6, #1
 8007792:	4635      	mov	r5, r6
 8007794:	e74a      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    switch(PeriphClkInit->Spi6ClockSelection)
 8007796:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800779a:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800779e:	f43f af5a 	beq.w	8007656 <HAL_RCCEx_PeriphCLKConfig+0x212>
 80077a2:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80077a6:	f43f af56 	beq.w	8007656 <HAL_RCCEx_PeriphCLKConfig+0x212>
 80077aa:	2601      	movs	r6, #1
 80077ac:	4635      	mov	r5, r6
 80077ae:	e75d      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x228>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80077b0:	2101      	movs	r1, #1
 80077b2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80077b6:	f7ff fdc9 	bl	800734c <RCCEx_PLL3_Config>
 80077ba:	6823      	ldr	r3, [r4, #0]
 80077bc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80077be:	2d00      	cmp	r5, #0
 80077c0:	f000 82c0 	beq.w	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x900>
 80077c4:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80077c6:	0798      	lsls	r0, r3, #30
 80077c8:	d516      	bpl.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80077ca:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80077cc:	2a05      	cmp	r2, #5
 80077ce:	f200 83e6 	bhi.w	8007f9e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 80077d2:	e8df f012 	tbh	[pc, r2, lsl #1]
 80077d6:	000d      	.short	0x000d
 80077d8:	00060336 	.word	0x00060336
 80077dc:	000d000d 	.word	0x000d000d
 80077e0:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80077e2:	2101      	movs	r1, #1
 80077e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80077e8:	f7ff fdb0 	bl	800734c <RCCEx_PLL3_Config>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80077f0:	2d00      	cmp	r5, #0
 80077f2:	f000 8279 	beq.w	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 80077f6:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077f8:	0759      	lsls	r1, r3, #29
 80077fa:	d517      	bpl.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80077fc:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 8007800:	2a05      	cmp	r2, #5
 8007802:	f200 83c6 	bhi.w	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xb4e>
 8007806:	e8df f012 	tbh	[pc, r2, lsl #1]
 800780a:	000d      	.short	0x000d
 800780c:	00060326 	.word	0x00060326
 8007810:	000d000d 	.word	0x000d000d
 8007814:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007816:	2101      	movs	r1, #1
 8007818:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800781c:	f7ff fd96 	bl	800734c <RCCEx_PLL3_Config>
 8007820:	6823      	ldr	r3, [r4, #0]
 8007822:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007824:	2d00      	cmp	r5, #0
 8007826:	f000 826a 	beq.w	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x8ba>
 800782a:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800782c:	069a      	lsls	r2, r3, #26
 800782e:	d51d      	bpl.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x428>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007830:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8007834:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8007838:	f000 8340 	beq.w	8007ebc <HAL_RCCEx_PeriphCLKConfig+0xa78>
 800783c:	f200 81af 	bhi.w	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x75a>
 8007840:	b14a      	cbz	r2, 8007856 <HAL_RCCEx_PeriphCLKConfig+0x412>
 8007842:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8007846:	f040 81b4 	bne.w	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x76e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800784a:	2100      	movs	r1, #0
 800784c:	1d20      	adds	r0, r4, #4
 800784e:	f7ff fd01 	bl	8007254 <RCCEx_PLL2_Config>
 8007852:	6823      	ldr	r3, [r4, #0]
 8007854:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007856:	2d00      	cmp	r5, #0
 8007858:	f040 823c 	bne.w	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800785c:	49b3      	ldr	r1, [pc, #716]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800785e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8007862:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8007864:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8007868:	4302      	orrs	r2, r0
 800786a:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800786c:	065f      	lsls	r7, r3, #25
 800786e:	d51d      	bpl.n	80078ac <HAL_RCCEx_PeriphCLKConfig+0x468>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007870:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8007874:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8007878:	f000 8334 	beq.w	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 800787c:	f200 817f 	bhi.w	8007b7e <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8007880:	b14a      	cbz	r2, 8007896 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8007882:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8007886:	f040 8184 	bne.w	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x74e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800788a:	2100      	movs	r1, #0
 800788c:	1d20      	adds	r0, r4, #4
 800788e:	f7ff fce1 	bl	8007254 <RCCEx_PLL2_Config>
 8007892:	6823      	ldr	r3, [r4, #0]
 8007894:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007896:	2d00      	cmp	r5, #0
 8007898:	f040 8221 	bne.w	8007cde <HAL_RCCEx_PeriphCLKConfig+0x89a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800789c:	49a3      	ldr	r1, [pc, #652]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800789e:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 80078a2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80078a4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80078a8:	4302      	orrs	r2, r0
 80078aa:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80078ac:	0618      	lsls	r0, r3, #24
 80078ae:	d51d      	bpl.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80078b0:	f8d4 20a0 	ldr.w	r2, [r4, #160]	; 0xa0
 80078b4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80078b8:	f000 831f 	beq.w	8007efa <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80078bc:	f200 814f 	bhi.w	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x71a>
 80078c0:	b14a      	cbz	r2, 80078d6 <HAL_RCCEx_PeriphCLKConfig+0x492>
 80078c2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80078c6:	f040 8154 	bne.w	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x72e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80078ca:	2100      	movs	r1, #0
 80078cc:	1d20      	adds	r0, r4, #4
 80078ce:	f7ff fcc1 	bl	8007254 <RCCEx_PLL2_Config>
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80078d6:	2d00      	cmp	r5, #0
 80078d8:	f040 81f7 	bne.w	8007cca <HAL_RCCEx_PeriphCLKConfig+0x886>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80078dc:	4993      	ldr	r1, [pc, #588]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80078de:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 80078e2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80078e4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80078e8:	4302      	orrs	r2, r0
 80078ea:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80078ec:	0719      	lsls	r1, r3, #28
 80078ee:	d50b      	bpl.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80078f0:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80078f4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80078f8:	f000 831e 	beq.w	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80078fc:	488b      	ldr	r0, [pc, #556]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80078fe:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8007900:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007904:	430a      	orrs	r2, r1
 8007906:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007908:	06da      	lsls	r2, r3, #27
 800790a:	d50b      	bpl.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800790c:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8007910:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8007914:	f000 8305 	beq.w	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xade>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007918:	4884      	ldr	r0, [pc, #528]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800791a:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800791c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007920:	430a      	orrs	r2, r1
 8007922:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007924:	031f      	lsls	r7, r3, #12
 8007926:	d50e      	bpl.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x502>
    switch(PeriphClkInit->AdcClockSelection)
 8007928:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800792c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8007930:	f000 816b 	beq.w	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 8007934:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8007938:	f000 816e 	beq.w	8007c18 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
 800793c:	2900      	cmp	r1, #0
 800793e:	f000 82e7 	beq.w	8007f10 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007942:	2601      	movs	r6, #1
 8007944:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007946:	0358      	lsls	r0, r3, #13
 8007948:	d50f      	bpl.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x526>
    switch(PeriphClkInit->UsbClockSelection)
 800794a:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 800794e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8007952:	f000 8144 	beq.w	8007bde <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8007956:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800795a:	f000 8147 	beq.w	8007bec <HAL_RCCEx_PeriphCLKConfig+0x7a8>
 800795e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8007962:	f000 82a2 	beq.w	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8007966:	2601      	movs	r6, #1
 8007968:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800796a:	03d9      	lsls	r1, r3, #15
 800796c:	d517      	bpl.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch(PeriphClkInit->SdmmcClockSelection)
 800796e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007970:	2a00      	cmp	r2, #0
 8007972:	f000 8288 	beq.w	8007e86 <HAL_RCCEx_PeriphCLKConfig+0xa42>
 8007976:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800797a:	f040 817a 	bne.w	8007c72 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800797e:	2102      	movs	r1, #2
 8007980:	1d20      	adds	r0, r4, #4
 8007982:	f7ff fc67 	bl	8007254 <RCCEx_PLL2_Config>
 8007986:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	2d00      	cmp	r5, #0
 800798c:	f040 81e5 	bne.w	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007990:	4966      	ldr	r1, [pc, #408]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007992:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007994:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8007996:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800799a:	4302      	orrs	r2, r0
 800799c:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800799e:	009a      	lsls	r2, r3, #2
 80079a0:	f100 815c 	bmi.w	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x818>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80079a4:	039f      	lsls	r7, r3, #14
 80079a6:	d43f      	bmi.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 80079a8:	1e30      	subs	r0, r6, #0
 80079aa:	bf18      	it	ne
 80079ac:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80079ae:	02de      	lsls	r6, r3, #11
 80079b0:	d506      	bpl.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80079b2:	495e      	ldr	r1, [pc, #376]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80079b4:	6f65      	ldr	r5, [r4, #116]	; 0x74
 80079b6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80079b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80079bc:	432a      	orrs	r2, r5
 80079be:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80079c0:	00dd      	lsls	r5, r3, #3
 80079c2:	d507      	bpl.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80079c4:	4959      	ldr	r1, [pc, #356]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80079c6:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 80079ca:	690a      	ldr	r2, [r1, #16]
 80079cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80079d0:	432a      	orrs	r2, r5
 80079d2:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079d4:	0299      	lsls	r1, r3, #10
 80079d6:	d506      	bpl.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079d8:	4954      	ldr	r1, [pc, #336]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80079da:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80079dc:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80079de:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80079e2:	432a      	orrs	r2, r5
 80079e4:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80079e6:	005a      	lsls	r2, r3, #1
 80079e8:	d509      	bpl.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80079ea:	4a50      	ldr	r2, [pc, #320]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80079ec:	6911      	ldr	r1, [r2, #16]
 80079ee:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80079f2:	6111      	str	r1, [r2, #16]
 80079f4:	6911      	ldr	r1, [r2, #16]
 80079f6:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 80079fa:	4329      	orrs	r1, r5
 80079fc:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	da06      	bge.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007a02:	494a      	ldr	r1, [pc, #296]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007a04:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8007a06:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8007a08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007a0c:	432a      	orrs	r2, r5
 8007a0e:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a10:	021b      	lsls	r3, r3, #8
 8007a12:	d507      	bpl.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a14:	4a45      	ldr	r2, [pc, #276]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007a16:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8007a1a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007a1c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8007a20:	430b      	orrs	r3, r1
 8007a22:	6553      	str	r3, [r2, #84]	; 0x54
}
 8007a24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8007a28:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8007a2c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8007a30:	f000 8232 	beq.w	8007e98 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8007a34:	f240 80c3 	bls.w	8007bbe <HAL_RCCEx_PeriphCLKConfig+0x77a>
 8007a38:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8007a3c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007a40:	f000 80c0 	beq.w	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x780>
 8007a44:	2001      	movs	r0, #1
 8007a46:	e7b2      	b.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x56a>
    switch(PeriphClkInit->FmcClockSelection)
 8007a48:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007a4a:	2a03      	cmp	r2, #3
 8007a4c:	f200 82aa 	bhi.w	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0xb60>
 8007a50:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007a54:	018a0010 	.word	0x018a0010
 8007a58:	0010000a 	.word	0x0010000a
    switch(PeriphClkInit->Usart16ClockSelection)
 8007a5c:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a5e:	0798      	lsls	r0, r3, #30
    switch(PeriphClkInit->Usart16ClockSelection)
 8007a60:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a62:	f57f aec9 	bpl.w	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8007a66:	e6b0      	b.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x386>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007a68:	2102      	movs	r1, #2
 8007a6a:	1d20      	adds	r0, r4, #4
 8007a6c:	f7ff fbf2 	bl	8007254 <RCCEx_PLL2_Config>
 8007a70:	6823      	ldr	r3, [r4, #0]
 8007a72:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007a74:	2d00      	cmp	r5, #0
 8007a76:	f040 8152 	bne.w	8007d1e <HAL_RCCEx_PeriphCLKConfig+0x8da>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007a7a:	492c      	ldr	r1, [pc, #176]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007a7c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8007a7e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8007a80:	f022 0203 	bic.w	r2, r2, #3
 8007a84:	4302      	orrs	r2, r0
 8007a86:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a88:	0259      	lsls	r1, r3, #9
 8007a8a:	f57f ae11 	bpl.w	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a8e:	4b28      	ldr	r3, [pc, #160]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0x6ec>)
 8007a90:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a92:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a98:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007a9a:	f7fd fd3f 	bl	800551c <HAL_GetTick>
 8007a9e:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007aa0:	e005      	b.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x66a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007aa2:	f7fd fd3b 	bl	800551c <HAL_GetTick>
 8007aa6:	1bc0      	subs	r0, r0, r7
 8007aa8:	2864      	cmp	r0, #100	; 0x64
 8007aaa:	f200 81e8 	bhi.w	8007e7e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007aae:	f8d8 3000 	ldr.w	r3, [r8]
 8007ab2:	05da      	lsls	r2, r3, #23
 8007ab4:	d5f5      	bpl.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x65e>
    if(ret == HAL_OK)
 8007ab6:	2d00      	cmp	r5, #0
 8007ab8:	f040 8267 	bne.w	8007f8a <HAL_RCCEx_PeriphCLKConfig+0xb46>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007abc:	4a1b      	ldr	r2, [pc, #108]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007abe:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 8007ac2:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8007ac4:	4059      	eors	r1, r3
 8007ac6:	f411 7f40 	tst.w	r1, #768	; 0x300
 8007aca:	d00b      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007acc:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ace:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ad0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8007ad4:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8007ad8:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007ada:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8007adc:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8007ae0:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8007ae2:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007ae4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ae8:	f000 8231 	beq.w	8007f4e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007aec:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007af0:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8007af4:	f000 823f 	beq.w	8007f76 <HAL_RCCEx_PeriphCLKConfig+0xb32>
 8007af8:	490c      	ldr	r1, [pc, #48]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007afa:	690a      	ldr	r2, [r1, #16]
 8007afc:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8007b00:	610a      	str	r2, [r1, #16]
 8007b02:	4a0a      	ldr	r2, [pc, #40]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b08:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8007b0a:	430b      	orrs	r3, r1
 8007b0c:	6713      	str	r3, [r2, #112]	; 0x70
 8007b0e:	6823      	ldr	r3, [r4, #0]
 8007b10:	e5ce      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007b12:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8007b14:	2d00      	cmp	r5, #0
 8007b16:	f040 80b5 	bne.w	8007c84 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b1a:	4904      	ldr	r1, [pc, #16]	; (8007b2c <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8007b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b1e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007b20:	f022 0207 	bic.w	r2, r2, #7
 8007b24:	4302      	orrs	r2, r0
 8007b26:	650a      	str	r2, [r1, #80]	; 0x50
 8007b28:	e4c5      	b.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8007b2a:	bf00      	nop
 8007b2c:	58024400 	.word	0x58024400
 8007b30:	58024800 	.word	0x58024800
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007b34:	2101      	movs	r1, #1
 8007b36:	1d20      	adds	r0, r4, #4
 8007b38:	f7ff fb8c 	bl	8007254 <RCCEx_PLL2_Config>
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007b40:	2d00      	cmp	r5, #0
 8007b42:	f040 810c 	bne.w	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8007b46:	49b9      	ldr	r1, [pc, #740]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007b48:	041f      	lsls	r7, r3, #16
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8007b4a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8007b4c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8007b4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b52:	ea42 0200 	orr.w	r2, r2, r0
 8007b56:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007b58:	f57f ada4 	bpl.w	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8007b5c:	e594      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x244>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007b5e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8007b62:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8007b66:	f43f aeb6 	beq.w	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x492>
 8007b6a:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8007b6e:	f43f aeb2 	beq.w	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x492>
 8007b72:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007b74:	0719      	lsls	r1, r3, #28
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007b76:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007b78:	f57f aec6 	bpl.w	8007908 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8007b7c:	e6b8      	b.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007b7e:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8007b82:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8007b86:	f43f ae86 	beq.w	8007896 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8007b8a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8007b8e:	f43f ae82 	beq.w	8007896 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8007b92:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007b94:	0618      	lsls	r0, r3, #24
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007b96:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007b98:	f57f aea8 	bpl.w	80078ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007b9c:	e688      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007b9e:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8007ba2:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8007ba6:	f43f ae56 	beq.w	8007856 <HAL_RCCEx_PeriphCLKConfig+0x412>
 8007baa:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8007bae:	f43f ae52 	beq.w	8007856 <HAL_RCCEx_PeriphCLKConfig+0x412>
 8007bb2:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007bb4:	065f      	lsls	r7, r3, #25
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007bb6:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007bb8:	f57f ae78 	bpl.w	80078ac <HAL_RCCEx_PeriphCLKConfig+0x468>
 8007bbc:	e658      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x42c>
    switch(PeriphClkInit->RngClockSelection)
 8007bbe:	2a00      	cmp	r2, #0
 8007bc0:	f47f af40 	bne.w	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x600>
    if(ret == HAL_OK)
 8007bc4:	2d00      	cmp	r5, #0
 8007bc6:	f47f af3d 	bne.w	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x600>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007bca:	4d98      	ldr	r5, [pc, #608]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007bcc:	1e30      	subs	r0, r6, #0
 8007bce:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8007bd0:	bf18      	it	ne
 8007bd2:	2001      	movne	r0, #1
 8007bd4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	656a      	str	r2, [r5, #84]	; 0x54
 8007bdc:	e6e7      	b.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x56a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007bde:	2101      	movs	r1, #1
 8007be0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007be4:	f7ff fbb2 	bl	800734c <RCCEx_PLL3_Config>
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007bec:	2d00      	cmp	r5, #0
 8007bee:	f040 80a4 	bne.w	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007bf2:	498e      	ldr	r1, [pc, #568]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007bf4:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8007bf8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8007bfa:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007bfe:	4302      	orrs	r2, r0
 8007c00:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007c02:	03d9      	lsls	r1, r3, #15
 8007c04:	f57f aecb 	bpl.w	800799e <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8007c08:	e6b1      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007c0a:	2102      	movs	r1, #2
 8007c0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007c10:	f7ff fb9c 	bl	800734c <RCCEx_PLL3_Config>
 8007c14:	6823      	ldr	r3, [r4, #0]
 8007c16:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007c18:	2d00      	cmp	r5, #0
 8007c1a:	f040 8089 	bne.w	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007c1e:	4983      	ldr	r1, [pc, #524]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007c20:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8007c24:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8007c26:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007c2a:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007c2c:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007c2e:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007c30:	f57f ae9b 	bpl.w	800796a <HAL_RCCEx_PeriphCLKConfig+0x526>
 8007c34:	e689      	b.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x506>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007c36:	2101      	movs	r1, #1
 8007c38:	1d20      	adds	r0, r4, #4
 8007c3a:	f7ff fb0b 	bl	8007254 <RCCEx_PLL2_Config>
 8007c3e:	6823      	ldr	r3, [r4, #0]
 8007c40:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007c42:	2d00      	cmp	r5, #0
 8007c44:	d16f      	bne.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007c46:	4979      	ldr	r1, [pc, #484]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007c48:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8007c4a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8007c4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007c50:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007c52:	01d8      	lsls	r0, r3, #7
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007c54:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007c56:	f57f ad28 	bpl.w	80076aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8007c5a:	e6f5      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x604>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007c5c:	2102      	movs	r1, #2
 8007c5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007c62:	f7ff fb73 	bl	800734c <RCCEx_PLL3_Config>
 8007c66:	6823      	ldr	r3, [r4, #0]
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	f43f ae9b 	beq.w	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x560>
      status=HAL_ERROR;
 8007c6e:	2601      	movs	r6, #1
 8007c70:	e698      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x560>
    switch(PeriphClkInit->SdmmcClockSelection)
 8007c72:	2601      	movs	r6, #1
 8007c74:	4635      	mov	r5, r6
 8007c76:	e692      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8007c78:	462e      	mov	r6, r5
 8007c7a:	e47e      	b.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007c7c:	462e      	mov	r6, r5
 8007c7e:	e438      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8007c80:	462e      	mov	r6, r5
 8007c82:	e4b5      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8007c84:	462e      	mov	r6, r5
 8007c86:	e416      	b.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8007c88:	462e      	mov	r6, r5
 8007c8a:	e454      	b.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c8c:	4967      	ldr	r1, [pc, #412]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007c8e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007c90:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007c94:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007c96:	e443      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c98:	4964      	ldr	r1, [pc, #400]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007c9a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007c9c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007ca0:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007ca2:	e41c      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ca4:	4961      	ldr	r1, [pc, #388]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007ca6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007ca8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007cac:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007cae:	e459      	b.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x120>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cb0:	495e      	ldr	r1, [pc, #376]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007cb2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007cb4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007cb8:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007cba:	e48f      	b.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cbc:	485b      	ldr	r0, [pc, #364]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007cbe:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007cc0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8007cc4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8007cc6:	f7ff bbda 	b.w	800747e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007cca:	0719      	lsls	r1, r3, #28
 8007ccc:	462e      	mov	r6, r5
 8007cce:	f57f ae1b 	bpl.w	8007908 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8007cd2:	e60d      	b.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007cd4:	065f      	lsls	r7, r3, #25
 8007cd6:	462e      	mov	r6, r5
 8007cd8:	f57f ade8 	bpl.w	80078ac <HAL_RCCEx_PeriphCLKConfig+0x468>
 8007cdc:	e5c8      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007cde:	0618      	lsls	r0, r3, #24
 8007ce0:	462e      	mov	r6, r5
 8007ce2:	f57f ae03 	bpl.w	80078ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007ce6:	e5e3      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007ce8:	4950      	ldr	r1, [pc, #320]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007cea:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8007cec:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8007cee:	f022 0207 	bic.w	r2, r2, #7
 8007cf2:	4302      	orrs	r2, r0
 8007cf4:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007cf6:	0759      	lsls	r1, r3, #29
 8007cf8:	f57f ad98 	bpl.w	800782c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8007cfc:	e57e      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007cfe:	494b      	ldr	r1, [pc, #300]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007d00:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8007d04:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8007d06:	f022 0207 	bic.w	r2, r2, #7
 8007d0a:	4302      	orrs	r2, r0
 8007d0c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d0e:	069a      	lsls	r2, r3, #26
 8007d10:	f57f adac 	bpl.w	800786c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8007d14:	e58c      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8007d16:	462e      	mov	r6, r5
 8007d18:	e44a      	b.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007d1a:	462e      	mov	r6, r5
 8007d1c:	e486      	b.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007d1e:	462e      	mov	r6, r5
 8007d20:	e4c3      	b.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8007d22:	462e      	mov	r6, r5
 8007d24:	e4a2      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x228>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007d26:	01d8      	lsls	r0, r3, #7
 8007d28:	462e      	mov	r6, r5
 8007d2a:	f57f acbe 	bpl.w	80076aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8007d2e:	e68b      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0x604>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d30:	0358      	lsls	r0, r3, #13
 8007d32:	462e      	mov	r6, r5
 8007d34:	f57f ae19 	bpl.w	800796a <HAL_RCCEx_PeriphCLKConfig+0x526>
 8007d38:	e607      	b.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x506>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007d3a:	03d9      	lsls	r1, r3, #15
 8007d3c:	462e      	mov	r6, r5
 8007d3e:	f57f ae2e 	bpl.w	800799e <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8007d42:	e614      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007d44:	4939      	ldr	r1, [pc, #228]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007d46:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8007d48:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8007d4a:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8007d4e:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007d50:	0798      	lsls	r0, r3, #30
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007d52:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007d54:	f57f ad50 	bpl.w	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8007d58:	e537      	b.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x386>
 8007d5a:	462e      	mov	r6, r5
 8007d5c:	e61f      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007d5e:	041f      	lsls	r7, r3, #16
 8007d60:	462e      	mov	r6, r5
 8007d62:	f57f ac9f 	bpl.w	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8007d66:	e48f      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0x244>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d68:	4930      	ldr	r1, [pc, #192]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8007d6a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007d6c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007d70:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007d72:	2d00      	cmp	r5, #0
 8007d74:	d1d3      	bne.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0x8da>
 8007d76:	e680      	b.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007d78:	2101      	movs	r1, #1
 8007d7a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d7e:	f7ff fae5 	bl	800734c <RCCEx_PLL3_Config>
 8007d82:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007d84:	6823      	ldr	r3, [r4, #0]
 8007d86:	2d00      	cmp	r5, #0
 8007d88:	d1c7      	bne.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 8007d8a:	e448      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x1da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007d8c:	2101      	movs	r1, #1
 8007d8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007d92:	f7ff fadb 	bl	800734c <RCCEx_PLL3_Config>
 8007d96:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007d98:	6823      	ldr	r3, [r4, #0]
 8007d9a:	2d00      	cmp	r5, #0
 8007d9c:	d1c1      	bne.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8007d9e:	e45d      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x218>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007da0:	2102      	movs	r1, #2
 8007da2:	1d20      	adds	r0, r4, #4
 8007da4:	f7ff fa56 	bl	8007254 <RCCEx_PLL2_Config>
 8007da8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	2d00      	cmp	r5, #0
 8007dae:	d1b2      	bne.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x8d2>
 8007db0:	f7ff bbf7 	b.w	80075a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007db4:	2100      	movs	r1, #0
 8007db6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007dba:	f7ff fac7 	bl	800734c <RCCEx_PLL3_Config>
 8007dbe:	6823      	ldr	r3, [r4, #0]
 8007dc0:	4605      	mov	r5, r0
      break;
 8007dc2:	f7ff bbcf 	b.w	8007564 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007dc6:	2100      	movs	r1, #0
 8007dc8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007dcc:	f7ff fabe 	bl	800734c <RCCEx_PLL3_Config>
 8007dd0:	6823      	ldr	r3, [r4, #0]
 8007dd2:	4605      	mov	r5, r0
      break;
 8007dd4:	f7ff bba4 	b.w	8007520 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007dd8:	2100      	movs	r1, #0
 8007dda:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007dde:	f7ff fab5 	bl	800734c <RCCEx_PLL3_Config>
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	4605      	mov	r5, r0
      break;
 8007de6:	f7ff bbf9 	b.w	80075dc <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007dea:	2102      	movs	r1, #2
 8007dec:	3024      	adds	r0, #36	; 0x24
 8007dee:	f7ff faad 	bl	800734c <RCCEx_PLL3_Config>
 8007df2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8007df4:	2e00      	cmp	r6, #0
 8007df6:	f43f ab40 	beq.w	800747a <HAL_RCCEx_PeriphCLKConfig+0x36>
 8007dfa:	6823      	ldr	r3, [r4, #0]
 8007dfc:	f7ff bb46 	b.w	800748c <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e00:	2100      	movs	r1, #0
 8007e02:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007e06:	f7ff faa1 	bl	800734c <RCCEx_PLL3_Config>
 8007e0a:	6823      	ldr	r3, [r4, #0]
 8007e0c:	4605      	mov	r5, r0
      break;
 8007e0e:	e681      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e10:	4906      	ldr	r1, [pc, #24]	; (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 8007e12:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e14:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007e16:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007e1a:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8007e1c:	e67a      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007e1e:	2100      	movs	r1, #0
 8007e20:	1d20      	adds	r0, r4, #4
 8007e22:	f7ff fa17 	bl	8007254 <RCCEx_PLL2_Config>
 8007e26:	6823      	ldr	r3, [r4, #0]
 8007e28:	4605      	mov	r5, r0
      break;
 8007e2a:	e673      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8007e2c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e30:	2100      	movs	r1, #0
 8007e32:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007e36:	f7ff fa89 	bl	800734c <RCCEx_PLL3_Config>
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	4605      	mov	r5, r0
      break;
 8007e3e:	f7ff bb4e 	b.w	80074de <HAL_RCCEx_PeriphCLKConfig+0x9a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007e42:	2101      	movs	r1, #1
 8007e44:	1d20      	adds	r0, r4, #4
 8007e46:	f7ff fa05 	bl	8007254 <RCCEx_PLL2_Config>
 8007e4a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	2d00      	cmp	r5, #0
 8007e50:	f47f acd1 	bne.w	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 8007e54:	e748      	b.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007e56:	2101      	movs	r1, #1
 8007e58:	1d20      	adds	r0, r4, #4
 8007e5a:	f7ff f9fb 	bl	8007254 <RCCEx_PLL2_Config>
 8007e5e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007e60:	6823      	ldr	r3, [r4, #0]
 8007e62:	2d00      	cmp	r5, #0
 8007e64:	f47f ace1 	bne.w	800782a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8007e68:	e749      	b.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x8ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007e6a:	2101      	movs	r1, #1
 8007e6c:	1d20      	adds	r0, r4, #4
 8007e6e:	f7ff f9f1 	bl	8007254 <RCCEx_PLL2_Config>
 8007e72:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007e74:	6823      	ldr	r3, [r4, #0]
 8007e76:	2d00      	cmp	r5, #0
 8007e78:	f47f aca4 	bne.w	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x380>
 8007e7c:	e762      	b.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0x900>
            ret = HAL_TIMEOUT;
 8007e7e:	2603      	movs	r6, #3
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	4635      	mov	r5, r6
 8007e84:	e414      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e86:	4949      	ldr	r1, [pc, #292]	; (8007fac <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8007e88:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007e8a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007e8e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007e90:	2d00      	cmp	r5, #0
 8007e92:	f47f af62 	bne.w	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x916>
 8007e96:	e57b      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x54c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e98:	4844      	ldr	r0, [pc, #272]	; (8007fac <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8007e9a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8007e9c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8007ea0:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8007ea2:	2d00      	cmp	r5, #0
 8007ea4:	f47f adce 	bne.w	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8007ea8:	e68f      	b.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0x786>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007eaa:	4940      	ldr	r1, [pc, #256]	; (8007fac <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8007eac:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007eae:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007eb2:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007eb4:	2d00      	cmp	r5, #0
 8007eb6:	f47f af40 	bne.w	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8007eba:	e69a      	b.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007ebc:	2102      	movs	r1, #2
 8007ebe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007ec2:	f7ff fa43 	bl	800734c <RCCEx_PLL3_Config>
 8007ec6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007ec8:	6823      	ldr	r3, [r4, #0]
 8007eca:	2d00      	cmp	r5, #0
 8007ecc:	f47f af02 	bne.w	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x890>
 8007ed0:	e4c4      	b.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x418>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ed2:	4936      	ldr	r1, [pc, #216]	; (8007fac <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8007ed4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8007ed6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007eda:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8007edc:	2d00      	cmp	r5, #0
 8007ede:	f47f af22 	bne.w	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007ee2:	e6b0      	b.n	8007c46 <HAL_RCCEx_PeriphCLKConfig+0x802>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007ee4:	2102      	movs	r1, #2
 8007ee6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007eea:	f7ff fa2f 	bl	800734c <RCCEx_PLL3_Config>
 8007eee:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007ef0:	6823      	ldr	r3, [r4, #0]
 8007ef2:	2d00      	cmp	r5, #0
 8007ef4:	f47f aef3 	bne.w	8007cde <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8007ef8:	e4d0      	b.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x458>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007efa:	2102      	movs	r1, #2
 8007efc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007f00:	f7ff fa24 	bl	800734c <RCCEx_PLL3_Config>
 8007f04:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007f06:	6823      	ldr	r3, [r4, #0]
 8007f08:	2d00      	cmp	r5, #0
 8007f0a:	f47f aede 	bne.w	8007cca <HAL_RCCEx_PeriphCLKConfig+0x886>
 8007f0e:	e4e5      	b.n	80078dc <HAL_RCCEx_PeriphCLKConfig+0x498>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007f10:	1d20      	adds	r0, r4, #4
 8007f12:	f7ff f99f 	bl	8007254 <RCCEx_PLL2_Config>
 8007f16:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	2d00      	cmp	r5, #0
 8007f1c:	f47f af08 	bne.w	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8007f20:	e67d      	b.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x7da>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007f22:	2102      	movs	r1, #2
 8007f24:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007f28:	f7ff fa10 	bl	800734c <RCCEx_PLL3_Config>
 8007f2c:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8007f30:	b100      	cbz	r0, 8007f34 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
        status = HAL_ERROR;
 8007f32:	2601      	movs	r6, #1
 8007f34:	6823      	ldr	r3, [r4, #0]
 8007f36:	e4ef      	b.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007f38:	2102      	movs	r1, #2
 8007f3a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007f3e:	f7ff fa05 	bl	800734c <RCCEx_PLL3_Config>
 8007f42:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8007f46:	b100      	cbz	r0, 8007f4a <HAL_RCCEx_PeriphCLKConfig+0xb06>
          status = HAL_ERROR;
 8007f48:	2601      	movs	r6, #1
 8007f4a:	6823      	ldr	r3, [r4, #0]
 8007f4c:	e4d6      	b.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
        tickstart = HAL_GetTick();
 8007f4e:	f7fd fae5 	bl	800551c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007f52:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8007fac <HAL_RCCEx_PeriphCLKConfig+0xb68>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f56:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8007f5a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007f5c:	e004      	b.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xb24>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f5e:	f7fd fadd 	bl	800551c <HAL_GetTick>
 8007f62:	1bc0      	subs	r0, r0, r7
 8007f64:	4548      	cmp	r0, r9
 8007f66:	d88a      	bhi.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007f68:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8007f6c:	079b      	lsls	r3, r3, #30
 8007f6e:	d5f6      	bpl.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8007f70:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 8007f74:	e5ba      	b.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x6a8>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f76:	480d      	ldr	r0, [pc, #52]	; (8007fac <HAL_RCCEx_PeriphCLKConfig+0xb68>)
 8007f78:	4a0d      	ldr	r2, [pc, #52]	; (8007fb0 <HAL_RCCEx_PeriphCLKConfig+0xb6c>)
 8007f7a:	6901      	ldr	r1, [r0, #16]
 8007f7c:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8007f80:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8007f84:	430a      	orrs	r2, r1
 8007f86:	6102      	str	r2, [r0, #16]
 8007f88:	e5bb      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x6be>
 8007f8a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8007f8c:	462e      	mov	r6, r5
 8007f8e:	f7ff bb8f 	b.w	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007f92:	2601      	movs	r6, #1
 8007f94:	4635      	mov	r5, r6
 8007f96:	e449      	b.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch(PeriphClkInit->Sai1ClockSelection)
 8007f98:	2601      	movs	r6, #1
 8007f9a:	f7ff ba8b 	b.w	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007f9e:	2601      	movs	r6, #1
 8007fa0:	4635      	mov	r5, r6
 8007fa2:	e429      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    switch(PeriphClkInit->FmcClockSelection)
 8007fa4:	2601      	movs	r6, #1
 8007fa6:	4635      	mov	r5, r6
 8007fa8:	f7ff bb7f 	b.w	80076aa <HAL_RCCEx_PeriphCLKConfig+0x266>
 8007fac:	58024400 	.word	0x58024400
 8007fb0:	00ffffcf 	.word	0x00ffffcf

08007fb4 <HAL_SDRAM_MspInit>:
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop

08007fb8 <HAL_SDRAM_Init>:
  if (hsdram == NULL)
 8007fb8:	b318      	cbz	r0, 8008002 <HAL_SDRAM_Init+0x4a>
{
 8007fba:	b538      	push	{r3, r4, r5, lr}
  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8007fbc:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8007fc0:	460d      	mov	r5, r1
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007fc8:	b1b3      	cbz	r3, 8007ff8 <HAL_SDRAM_Init+0x40>
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007fca:	2302      	movs	r3, #2
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007fcc:	4621      	mov	r1, r4
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007fce:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007fd2:	f851 0b04 	ldr.w	r0, [r1], #4
 8007fd6:	f000 f851 	bl	800807c <FMC_SDRAM_Init>
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8007fda:	4629      	mov	r1, r5
 8007fdc:	e9d4 0200 	ldrd	r0, r2, [r4]
 8007fe0:	f000 f888 	bl	80080f4 <FMC_SDRAM_Timing_Init>
  __FMC_ENABLE();
 8007fe4:	4a08      	ldr	r2, [pc, #32]	; (8008008 <HAL_SDRAM_Init+0x50>)
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007fe6:	2101      	movs	r1, #1
  return HAL_OK;
 8007fe8:	2000      	movs	r0, #0
  __FMC_ENABLE();
 8007fea:	6813      	ldr	r3, [r2, #0]
 8007fec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007ff0:	6013      	str	r3, [r2, #0]
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007ff2:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
}
 8007ff6:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8007ff8:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8007ffc:	f7ff ffda 	bl	8007fb4 <HAL_SDRAM_MspInit>
 8008000:	e7e3      	b.n	8007fca <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 8008002:	2001      	movs	r0, #1
}
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	52004000 	.word	0x52004000

0800800c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800800c:	b570      	push	{r4, r5, r6, lr}
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800800e:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 8008012:	4605      	mov	r5, r0

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8008014:	2b02      	cmp	r3, #2
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8008016:	b2d8      	uxtb	r0, r3
  if (state == HAL_SDRAM_STATE_BUSY)
 8008018:	d004      	beq.n	8008024 <HAL_SDRAM_SendCommand+0x18>
  {
    return HAL_BUSY;
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800801a:	f000 04fb 	and.w	r4, r0, #251	; 0xfb
 800801e:	2c01      	cmp	r4, #1
 8008020:	d001      	beq.n	8008026 <HAL_SDRAM_SendCommand+0x1a>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 8008022:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 8008024:	bd70      	pop	{r4, r5, r6, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008026:	2302      	movs	r3, #2
 8008028:	460e      	mov	r6, r1
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800802a:	6828      	ldr	r0, [r5, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800802c:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8008030:	f000 f8ac 	bl	800818c <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8008034:	6833      	ldr	r3, [r6, #0]
 8008036:	2b02      	cmp	r3, #2
 8008038:	d003      	beq.n	8008042 <HAL_SDRAM_SendCommand+0x36>
  return HAL_OK;
 800803a:	2000      	movs	r0, #0
      hsdram->State = HAL_SDRAM_STATE_READY;
 800803c:	f885 402c 	strb.w	r4, [r5, #44]	; 0x2c
}
 8008040:	bd70      	pop	{r4, r5, r6, pc}
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008042:	2305      	movs	r3, #5
  return HAL_OK;
 8008044:	2000      	movs	r0, #0
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008046:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
}
 800804a:	bd70      	pop	{r4, r5, r6, pc}

0800804c <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800804c:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800804e:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
{
 8008052:	4604      	mov	r4, r0
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008054:	2b02      	cmp	r3, #2
 8008056:	b2d8      	uxtb	r0, r3
 8008058:	d005      	beq.n	8008066 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800805a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800805e:	2b01      	cmp	r3, #1
 8008060:	b2dd      	uxtb	r5, r3
 8008062:	d001      	beq.n	8008068 <HAL_SDRAM_ProgramRefreshRate+0x1c>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 8008064:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 8008066:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008068:	2302      	movs	r3, #2
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800806a:	6820      	ldr	r0, [r4, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800806c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8008070:	f000 f8a2 	bl	80081b8 <FMC_SDRAM_ProgramRefreshRate>
  return HAL_OK;
 8008074:	2000      	movs	r0, #0
    hsdram->State = HAL_SDRAM_STATE_READY;
 8008076:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
}
 800807a:	bd38      	pop	{r3, r4, r5, pc}

0800807c <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800807c:	680b      	ldr	r3, [r1, #0]
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800807e:	6802      	ldr	r2, [r0, #0]
{
 8008080:	b470      	push	{r4, r5, r6}
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8008082:	b9c3      	cbnz	r3, 80080b6 <FMC_SDRAM_Init+0x3a>
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8008084:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8008088:	684c      	ldr	r4, [r1, #4]
 800808a:	698e      	ldr	r6, [r1, #24]
 800808c:	4013      	ands	r3, r2
 800808e:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8008092:	4323      	orrs	r3, r4
 8008094:	690c      	ldr	r4, [r1, #16]
 8008096:	4313      	orrs	r3, r2
 8008098:	694a      	ldr	r2, [r1, #20]
 800809a:	432b      	orrs	r3, r5
 800809c:	69cd      	ldr	r5, [r1, #28]
 800809e:	4323      	orrs	r3, r4
 80080a0:	4313      	orrs	r3, r2
 80080a2:	4333      	orrs	r3, r6
 80080a4:	e9d1 4208 	ldrd	r4, r2, [r1, #32]
 80080a8:	432b      	orrs	r3, r5
 80080aa:	4323      	orrs	r3, r4
 80080ac:	4313      	orrs	r3, r2
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 80080ae:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80080b0:	6003      	str	r3, [r0, #0]
}
 80080b2:	2000      	movs	r0, #0
 80080b4:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80080b6:	69cb      	ldr	r3, [r1, #28]
 80080b8:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80080bc:	68ce      	ldr	r6, [r1, #12]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80080be:	431a      	orrs	r2, r3
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80080c0:	4b0b      	ldr	r3, [pc, #44]	; (80080f0 <FMC_SDRAM_Init+0x74>)
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80080c2:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
 80080c6:	432a      	orrs	r2, r5
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80080c8:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80080ca:	4322      	orrs	r2, r4
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80080cc:	688c      	ldr	r4, [r1, #8]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80080ce:	6002      	str	r2, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80080d0:	6842      	ldr	r2, [r0, #4]
 80080d2:	4013      	ands	r3, r2
 80080d4:	432b      	orrs	r3, r5
 80080d6:	690d      	ldr	r5, [r1, #16]
 80080d8:	4323      	orrs	r3, r4
 80080da:	4333      	orrs	r3, r6
 80080dc:	e9d1 4205 	ldrd	r4, r2, [r1, #20]
 80080e0:	432b      	orrs	r3, r5
 80080e2:	4323      	orrs	r3, r4
 80080e4:	4313      	orrs	r3, r2
}
 80080e6:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80080e8:	6043      	str	r3, [r0, #4]
}
 80080ea:	2000      	movs	r0, #0
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	ffff8000 	.word	0xffff8000

080080f4 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80080f4:	b470      	push	{r4, r5, r6}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80080f6:	bb0a      	cbnz	r2, 800813c <FMC_SDRAM_Timing_Init+0x48>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80080f8:	684c      	ldr	r4, [r1, #4]
 80080fa:	6882      	ldr	r2, [r0, #8]
 80080fc:	680d      	ldr	r5, [r1, #0]
 80080fe:	1e63      	subs	r3, r4, #1
 8008100:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8008104:	688c      	ldr	r4, [r1, #8]
 8008106:	1e6e      	subs	r6, r5, #1
 8008108:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 800810c:	1e65      	subs	r5, r4, #1
 800810e:	68cc      	ldr	r4, [r1, #12]
 8008110:	4333      	orrs	r3, r6
 8008112:	690a      	ldr	r2, [r1, #16]
 8008114:	1e66      	subs	r6, r4, #1
 8008116:	694c      	ldr	r4, [r1, #20]
 8008118:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800811c:	1e55      	subs	r5, r2, #1
 800811e:	698a      	ldr	r2, [r1, #24]
 8008120:	1e61      	subs	r1, r4, #1
 8008122:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
 8008126:	3a01      	subs	r2, #1
 8008128:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800812c:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
 8008130:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 8008134:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008136:	6083      	str	r3, [r0, #8]
}
 8008138:	2000      	movs	r0, #0
 800813a:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800813c:	6882      	ldr	r2, [r0, #8]
 800813e:	68cb      	ldr	r3, [r1, #12]
 8008140:	4c11      	ldr	r4, [pc, #68]	; (8008188 <FMC_SDRAM_Timing_Init+0x94>)
 8008142:	1e5d      	subs	r5, r3, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008144:	684b      	ldr	r3, [r1, #4]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008146:	4014      	ands	r4, r2
 8008148:	694a      	ldr	r2, [r1, #20]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800814a:	1e5e      	subs	r6, r3, #1
 800814c:	680b      	ldr	r3, [r1, #0]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800814e:	3a01      	subs	r2, #1
 8008150:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008154:	688d      	ldr	r5, [r1, #8]
 8008156:	3b01      	subs	r3, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008158:	ea44 5402 	orr.w	r4, r4, r2, lsl #20
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800815c:	3d01      	subs	r5, #1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800815e:	6084      	str	r4, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008160:	68c2      	ldr	r2, [r0, #12]
 8008162:	690c      	ldr	r4, [r1, #16]
 8008164:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 8008168:	6989      	ldr	r1, [r1, #24]
 800816a:	3c01      	subs	r4, #1
 800816c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
 8008170:	3901      	subs	r1, #1
 8008172:	4313      	orrs	r3, r2
 8008174:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8008178:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800817c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
}
 8008180:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008182:	60c3      	str	r3, [r0, #12]
}
 8008184:	2000      	movs	r0, #0
 8008186:	4770      	bx	lr
 8008188:	ff0f0fff 	.word	0xff0f0fff

0800818c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800818c:	b470      	push	{r4, r5, r6}
 800818e:	4602      	mov	r2, r0
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 8008190:	68ce      	ldr	r6, [r1, #12]
 8008192:	4c08      	ldr	r4, [pc, #32]	; (80081b4 <FMC_SDRAM_SendCommand+0x28>)
             (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
             ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 8008194:	2000      	movs	r0, #0
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 8008196:	e9d1 3500 	ldrd	r3, r5, [r1]
 800819a:	6889      	ldr	r1, [r1, #8]
 800819c:	432b      	orrs	r3, r5
 800819e:	6915      	ldr	r5, [r2, #16]
 80081a0:	3901      	subs	r1, #1
 80081a2:	ea43 2346 	orr.w	r3, r3, r6, lsl #9
 80081a6:	402c      	ands	r4, r5
 80081a8:	4323      	orrs	r3, r4
 80081aa:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
}
 80081ae:	bc70      	pop	{r4, r5, r6}
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 80081b0:	6113      	str	r3, [r2, #16]
}
 80081b2:	4770      	bx	lr
 80081b4:	ffc00000 	.word	0xffc00000

080081b8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80081b8:	4602      	mov	r2, r0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80081ba:	4b05      	ldr	r3, [pc, #20]	; (80081d0 <FMC_SDRAM_ProgramRefreshRate+0x18>)

  return HAL_OK;
}
 80081bc:	2000      	movs	r0, #0
{
 80081be:	b410      	push	{r4}
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80081c0:	6954      	ldr	r4, [r2, #20]
 80081c2:	4023      	ands	r3, r4
}
 80081c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80081c8:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 80081cc:	6151      	str	r1, [r2, #20]
}
 80081ce:	4770      	bx	lr
 80081d0:	ffffc001 	.word	0xffffc001

080081d4 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 80081d4:	4603      	mov	r3, r0
 80081d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 80081da:	4c15      	ldr	r4, [pc, #84]	; (8008230 <UTIL_LCD_SetFuncDriver+0x5c>)
  FuncDriver.GetXSize       = pDrv->GetXSize;
  FuncDriver.GetYSize       = pDrv->GetYSize;
  FuncDriver.SetLayer       = pDrv->SetLayer;
  FuncDriver.GetFormat      = pDrv->GetFormat;

  DrawProp->LcdLayer = 0;
 80081dc:	2500      	movs	r5, #0
 80081de:	4e15      	ldr	r6, [pc, #84]	; (8008234 <UTIL_LCD_SetFuncDriver+0x60>)
  DrawProp->LcdDevice = 0;
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 80081e0:	4628      	mov	r0, r5
 80081e2:	f106 0114 	add.w	r1, r6, #20
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 80081e6:	e9d3 7200 	ldrd	r7, r2, [r3]
 80081ea:	e9c4 7200 	strd	r7, r2, [r4]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 80081ee:	e9d3 7202 	ldrd	r7, r2, [r3, #8]
  DrawProp->LcdLayer = 0;
 80081f2:	60f5      	str	r5, [r6, #12]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 80081f4:	e9c4 7202 	strd	r7, r2, [r4, #8]
  FuncDriver.FillRect       = pDrv->FillRect;
 80081f8:	691a      	ldr	r2, [r3, #16]
  DrawProp->LcdDevice = 0;
 80081fa:	6135      	str	r5, [r6, #16]
  FuncDriver.FillRect       = pDrv->FillRect;
 80081fc:	6122      	str	r2, [r4, #16]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 80081fe:	e9d3 7205 	ldrd	r7, r2, [r3, #20]
 8008202:	e9c4 7205 	strd	r7, r2, [r4, #20]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8008206:	e9d3 7208 	ldrd	r7, r2, [r3, #32]
 800820a:	e9c4 7208 	strd	r7, r2, [r4, #32]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 800820e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8008210:	69db      	ldr	r3, [r3, #28]
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8008212:	62a2      	str	r2, [r4, #40]	; 0x28
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8008214:	61e3      	str	r3, [r4, #28]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8008216:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8008218:	6a23      	ldr	r3, [r4, #32]
 800821a:	f106 0118 	add.w	r1, r6, #24
 800821e:	4628      	mov	r0, r5
 8008220:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8008222:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008224:	f106 011c 	add.w	r1, r6, #28
 8008228:	4628      	mov	r0, r5
}
 800822a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 800822e:	4718      	bx	r3
 8008230:	24009278 	.word	0x24009278
 8008234:	24009238 	.word	0x24009238

08008238 <UTIL_LCD_SetLayer>:
/**
  * @brief  Set the LCD layer.
  * @param  Layer  LCD layer
  */
void UTIL_LCD_SetLayer(uint32_t Layer)
{
 8008238:	b538      	push	{r3, r4, r5, lr}
  if(FuncDriver.SetLayer != NULL)
 800823a:	4b05      	ldr	r3, [pc, #20]	; (8008250 <UTIL_LCD_SetLayer+0x18>)
 800823c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823e:	b133      	cbz	r3, 800824e <UTIL_LCD_SetLayer+0x16>
  {
    if(FuncDriver.SetLayer(DrawProp->LcdDevice, Layer) == 0)
 8008240:	4d04      	ldr	r5, [pc, #16]	; (8008254 <UTIL_LCD_SetLayer+0x1c>)
 8008242:	4604      	mov	r4, r0
 8008244:	4601      	mov	r1, r0
 8008246:	6928      	ldr	r0, [r5, #16]
 8008248:	4798      	blx	r3
 800824a:	b900      	cbnz	r0, 800824e <UTIL_LCD_SetLayer+0x16>
    {
      DrawProp->LcdLayer = Layer;
 800824c:	60ec      	str	r4, [r5, #12]
    }
  }
}
 800824e:	bd38      	pop	{r3, r4, r5, pc}
 8008250:	24009278 	.word	0x24009278
 8008254:	24009238 	.word	0x24009238

08008258 <UTIL_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 8008258:	4a02      	ldr	r2, [pc, #8]	; (8008264 <UTIL_LCD_SetTextColor+0xc>)
 800825a:	68d3      	ldr	r3, [r2, #12]
 800825c:	015b      	lsls	r3, r3, #5
 800825e:	50d0      	str	r0, [r2, r3]
}
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	24009238 	.word	0x24009238

08008268 <UTIL_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 8008268:	4b02      	ldr	r3, [pc, #8]	; (8008274 <UTIL_LCD_SetBackColor+0xc>)
 800826a:	68da      	ldr	r2, [r3, #12]
 800826c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8008270:	6058      	str	r0, [r3, #4]
}
 8008272:	4770      	bx	lr
 8008274:	24009238 	.word	0x24009238

08008278 <UTIL_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 8008278:	4b02      	ldr	r3, [pc, #8]	; (8008284 <UTIL_LCD_SetFont+0xc>)
 800827a:	68da      	ldr	r2, [r3, #12]
 800827c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8008280:	6098      	str	r0, [r3, #8]
}
 8008282:	4770      	bx	lr
 8008284:	24009238 	.word	0x24009238

08008288 <UTIL_LCD_GetFont>:
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
  return DrawProp[DrawProp->LcdLayer].pFont;
 8008288:	4b02      	ldr	r3, [pc, #8]	; (8008294 <UTIL_LCD_GetFont+0xc>)
 800828a:	68da      	ldr	r2, [r3, #12]
 800828c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
}
 8008290:	6898      	ldr	r0, [r3, #8]
 8008292:	4770      	bx	lr
 8008294:	24009238 	.word	0x24009238

08008298 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8008298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 800829c:	f8df 814c 	ldr.w	r8, [pc, #332]	; 80083ec <UTIL_LCD_DisplayChar+0x154>
{
 80082a0:	4683      	mov	fp, r0
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80082a2:	3a20      	subs	r2, #32
{
 80082a4:	b0ad      	sub	sp, #180	; 0xb4
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80082a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082aa:	eb08 1043 	add.w	r0, r8, r3, lsl #5
 80082ae:	ea4f 1c43 	mov.w	ip, r3, lsl #5
 80082b2:	6880      	ldr	r0, [r0, #8]
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 80082b4:	8886      	ldrh	r6, [r0, #4]
 80082b6:	88c5      	ldrh	r5, [r0, #6]
 80082b8:	1df7      	adds	r7, r6, #7
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80082ba:	6804      	ldr	r4, [r0, #0]
 80082bc:	fb05 f202 	mul.w	r2, r5, r2
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 80082c0:	10f8      	asrs	r0, r7, #3
  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 80082c2:	f027 0307 	bic.w	r3, r7, #7
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 80082c6:	fb00 f202 	mul.w	r2, r0, r2
  offset =  8 *((width + 7)/8) -  width ;
 80082ca:	9303      	str	r3, [sp, #12]

  for(i = 0; i < height; i++)
 80082cc:	2d00      	cmp	r5, #0
 80082ce:	f000 8085 	beq.w	80083dc <UTIL_LCD_DisplayChar+0x144>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 80082d2:	08fb      	lsrs	r3, r7, #3
 80082d4:	4414      	add	r4, r2
 80082d6:	f8df a118 	ldr.w	sl, [pc, #280]	; 80083f0 <UTIL_LCD_DisplayChar+0x158>

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
    {
      for (j = 0; j < width; j++)
      {
        if(line & (1 << (width- j + offset- 1)))
 80082da:	f04f 0901 	mov.w	r9, #1
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 80082de:	9304      	str	r3, [sp, #16]
 80082e0:	194b      	adds	r3, r1, r5
 80082e2:	1c4d      	adds	r5, r1, #1
    switch(((width + 7)/8))
 80082e4:	9904      	ldr	r1, [sp, #16]
 80082e6:	9307      	str	r3, [sp, #28]
 80082e8:	ab14      	add	r3, sp, #80	; 0x50
 80082ea:	2901      	cmp	r1, #1
 80082ec:	f105 32ff 	add.w	r2, r5, #4294967295
 80082f0:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80082f4:	9305      	str	r3, [sp, #20]
 80082f6:	ab08      	add	r3, sp, #32
 80082f8:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 80082fc:	9306      	str	r3, [sp, #24]
        if(line & (1 << (width- j + offset- 1)))
 80082fe:	4663      	mov	r3, ip
    switch(((width + 7)/8))
 8008300:	d038      	beq.n	8008374 <UTIL_LCD_DisplayChar+0xdc>
 8008302:	2902      	cmp	r1, #2
 8008304:	d06d      	beq.n	80083e2 <UTIL_LCD_DisplayChar+0x14a>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8008306:	7861      	ldrb	r1, [r4, #1]
 8008308:	7827      	ldrb	r7, [r4, #0]
 800830a:	0209      	lsls	r1, r1, #8
 800830c:	78a0      	ldrb	r0, [r4, #2]
 800830e:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8008312:	4301      	orrs	r1, r0
    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8008314:	4443      	add	r3, r8
 8008316:	69d8      	ldr	r0, [r3, #28]
 8008318:	2802      	cmp	r0, #2
 800831a:	d030      	beq.n	800837e <UTIL_LCD_DisplayChar+0xe6>
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
    }
    else
    {
      for (j = 0; j < width; j++)
 800831c:	b196      	cbz	r6, 8008344 <UTIL_LCD_DisplayChar+0xac>
 800831e:	9803      	ldr	r0, [sp, #12]
      {
        if(line & (1 << (width- j + offset- 1)))
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8008320:	f8d3 e000 	ldr.w	lr, [r3]
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8008324:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8008328:	3801      	subs	r0, #1
 800832a:	ab14      	add	r3, sp, #80	; 0x50
        if(line & (1 << (width- j + offset- 1)))
 800832c:	fa09 f700 	lsl.w	r7, r9, r0
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8008330:	3801      	subs	r0, #1
 8008332:	420f      	tst	r7, r1
 8008334:	bf14      	ite	ne
 8008336:	4677      	movne	r7, lr
 8008338:	4667      	moveq	r7, ip
 800833a:	f843 7b04 	str.w	r7, [r3], #4
      for (j = 0; j < width; j++)
 800833e:	9f05      	ldr	r7, [sp, #20]
 8008340:	429f      	cmp	r7, r3
 8008342:	d1f3      	bne.n	800832c <UTIL_LCD_DisplayChar+0x94>
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 8008344:	ab14      	add	r3, sp, #80	; 0x50
 8008346:	f8da 7004 	ldr.w	r7, [sl, #4]
 800834a:	4659      	mov	r1, fp
 800834c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8008350:	e9cd 6900 	strd	r6, r9, [sp]
 8008354:	47b8      	blx	r7
  for(i = 0; i < height; i++)
 8008356:	9b04      	ldr	r3, [sp, #16]
 8008358:	441c      	add	r4, r3
 800835a:	9b07      	ldr	r3, [sp, #28]
 800835c:	429d      	cmp	r5, r3
 800835e:	d03d      	beq.n	80083dc <UTIL_LCD_DisplayChar+0x144>
    switch(((width + 7)/8))
 8008360:	9904      	ldr	r1, [sp, #16]
 8008362:	3501      	adds	r5, #1
 8008364:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008368:	2901      	cmp	r1, #1
 800836a:	f105 32ff 	add.w	r2, r5, #4294967295
 800836e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8008372:	d1c6      	bne.n	8008302 <UTIL_LCD_DisplayChar+0x6a>
    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8008374:	4443      	add	r3, r8
      line =  pchar[0];
 8008376:	7821      	ldrb	r1, [r4, #0]
    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8008378:	69d8      	ldr	r0, [r3, #28]
 800837a:	2802      	cmp	r0, #2
 800837c:	d1ce      	bne.n	800831c <UTIL_LCD_DisplayChar+0x84>
      for (j = 0; j < width; j++)
 800837e:	b1fe      	cbz	r6, 80083c0 <UTIL_LCD_DisplayChar+0x128>
 8008380:	9803      	ldr	r0, [sp, #12]
 8008382:	f10d 0c20 	add.w	ip, sp, #32
 8008386:	ee07 2a90 	vmov	s15, r2
 800838a:	f100 3eff 	add.w	lr, r0, #4294967295
        if(line & (1 << (width- j + offset- 1)))
 800838e:	fa09 f00e 	lsl.w	r0, r9, lr
 8008392:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008396:	4208      	tst	r0, r1
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 8008398:	bf14      	ite	ne
 800839a:	681f      	ldrne	r7, [r3, #0]
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 800839c:	685f      	ldreq	r7, [r3, #4]
 800839e:	0cfa      	lsrs	r2, r7, #19
 80083a0:	f3c7 00c4 	ubfx	r0, r7, #3, #5
 80083a4:	097f      	lsrs	r7, r7, #5
 80083a6:	ea40 20c2 	orr.w	r0, r0, r2, lsl #11
      for (j = 0; j < width; j++)
 80083aa:	9a06      	ldr	r2, [sp, #24]
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 80083ac:	f407 67fc 	and.w	r7, r7, #2016	; 0x7e0
 80083b0:	4338      	orrs	r0, r7
 80083b2:	b280      	uxth	r0, r0
 80083b4:	f82c 0b02 	strh.w	r0, [ip], #2
      for (j = 0; j < width; j++)
 80083b8:	4594      	cmp	ip, r2
 80083ba:	d1e8      	bne.n	800838e <UTIL_LCD_DisplayChar+0xf6>
 80083bc:	ee17 2a90 	vmov	r2, s15
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 80083c0:	ab08      	add	r3, sp, #32
 80083c2:	f8da 7004 	ldr.w	r7, [sl, #4]
 80083c6:	4659      	mov	r1, fp
 80083c8:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80083cc:	e9cd 6900 	strd	r6, r9, [sp]
 80083d0:	47b8      	blx	r7
  for(i = 0; i < height; i++)
 80083d2:	9b04      	ldr	r3, [sp, #16]
 80083d4:	441c      	add	r4, r3
 80083d6:	9b07      	ldr	r3, [sp, #28]
 80083d8:	429d      	cmp	r5, r3
 80083da:	d1c1      	bne.n	8008360 <UTIL_LCD_DisplayChar+0xc8>
}
 80083dc:	b02d      	add	sp, #180	; 0xb4
 80083de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      line =  (pchar[0]<< 8) | pchar[1];
 80083e2:	8821      	ldrh	r1, [r4, #0]
 80083e4:	ba49      	rev16	r1, r1
 80083e6:	b289      	uxth	r1, r1
      break;
 80083e8:	e794      	b.n	8008314 <UTIL_LCD_DisplayChar+0x7c>
 80083ea:	bf00      	nop
 80083ec:	24009238 	.word	0x24009238
 80083f0:	24009278 	.word	0x24009278

080083f4 <UTIL_LCD_DisplayStringAt>:
{
 80083f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083f8:	4689      	mov	r9, r1
  while (*ptr++) size ++ ;
 80083fa:	4611      	mov	r1, r2
{
 80083fc:	4616      	mov	r6, r2
 80083fe:	4605      	mov	r5, r0
  while (*ptr++) size ++ ;
 8008400:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008404:	2a00      	cmp	r2, #0
 8008406:	d041      	beq.n	800848c <UTIL_LCD_DisplayStringAt+0x98>
  uint32_t size = 0, xsize = 0;
 8008408:	2000      	movs	r0, #0
  while (*ptr++) size ++ ;
 800840a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800840e:	3001      	adds	r0, #1
 8008410:	2c00      	cmp	r4, #0
 8008412:	d1fa      	bne.n	800840a <UTIL_LCD_DisplayStringAt+0x16>
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 8008414:	4f1e      	ldr	r7, [pc, #120]	; (8008490 <UTIL_LCD_DisplayStringAt+0x9c>)
  switch (Mode)
 8008416:	2b01      	cmp	r3, #1
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 8008418:	68fc      	ldr	r4, [r7, #12]
 800841a:	6979      	ldr	r1, [r7, #20]
 800841c:	eb07 1444 	add.w	r4, r7, r4, lsl #5
 8008420:	68a4      	ldr	r4, [r4, #8]
 8008422:	f8b4 c004 	ldrh.w	ip, [r4, #4]
 8008426:	fbb1 f4fc 	udiv	r4, r1, ip
  switch (Mode)
 800842a:	d029      	beq.n	8008480 <UTIL_LCD_DisplayStringAt+0x8c>
 800842c:	2b02      	cmp	r3, #2
 800842e:	d103      	bne.n	8008438 <UTIL_LCD_DisplayStringAt+0x44>
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 8008430:	1a20      	subs	r0, r4, r0
 8008432:	fb0c f000 	mul.w	r0, ip, r0
 8008436:	1b45      	subs	r5, r0, r5
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8008438:	b289      	uxth	r1, r1
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 800843a:	1e68      	subs	r0, r5, #1
 800843c:	f647 73fe 	movw	r3, #32766	; 0x7ffe
    refcolumn = 1;
 8008440:	4298      	cmp	r0, r3
 8008442:	bf88      	it	hi
 8008444:	2501      	movhi	r5, #1
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8008446:	458c      	cmp	ip, r1
 8008448:	d818      	bhi.n	800847c <UTIL_LCD_DisplayStringAt+0x88>
 800844a:	b1ba      	cbz	r2, 800847c <UTIL_LCD_DisplayStringAt+0x88>
 800844c:	f1c6 0801 	rsb	r8, r6, #1
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8008450:	4628      	mov	r0, r5
 8008452:	4649      	mov	r1, r9
 8008454:	f7ff ff20 	bl	8008298 <UTIL_LCD_DisplayChar>
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8008458:	68fa      	ldr	r2, [r7, #12]
 800845a:	eb08 0306 	add.w	r3, r8, r6
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 800845e:	6979      	ldr	r1, [r7, #20]
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8008460:	eb07 1042 	add.w	r0, r7, r2, lsl #5
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8008464:	f816 2f01 	ldrb.w	r2, [r6, #1]!
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8008468:	6880      	ldr	r0, [r0, #8]
 800846a:	8884      	ldrh	r4, [r0, #4]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 800846c:	fb03 1314 	mls	r3, r3, r4, r1
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8008470:	4425      	add	r5, r4
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8008472:	b29b      	uxth	r3, r3
 8008474:	429c      	cmp	r4, r3
 8008476:	d801      	bhi.n	800847c <UTIL_LCD_DisplayStringAt+0x88>
 8008478:	2a00      	cmp	r2, #0
 800847a:	d1e9      	bne.n	8008450 <UTIL_LCD_DisplayStringAt+0x5c>
}
 800847c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 8008480:	1a20      	subs	r0, r4, r0
 8008482:	fb0c f000 	mul.w	r0, ip, r0
 8008486:	eb05 0550 	add.w	r5, r5, r0, lsr #1
      break;
 800848a:	e7d5      	b.n	8008438 <UTIL_LCD_DisplayStringAt+0x44>
  uint32_t size = 0, xsize = 0;
 800848c:	4610      	mov	r0, r2
 800848e:	e7c1      	b.n	8008414 <UTIL_LCD_DisplayStringAt+0x20>
 8008490:	24009238 	.word	0x24009238

08008494 <UTIL_LCD_FillRect>:
{
 8008494:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8008496:	4e13      	ldr	r6, [pc, #76]	; (80084e4 <UTIL_LCD_FillRect+0x50>)
{
 8008498:	4615      	mov	r5, r2
 800849a:	b083      	sub	sp, #12
 800849c:	461c      	mov	r4, r3
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 800849e:	69f7      	ldr	r7, [r6, #28]
{
 80084a0:	462b      	mov	r3, r5
 80084a2:	460a      	mov	r2, r1
 80084a4:	9d08      	ldr	r5, [sp, #32]
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80084a6:	2f02      	cmp	r7, #2
 80084a8:	d008      	beq.n	80084bc <UTIL_LCD_FillRect+0x28>
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 80084aa:	4f0f      	ldr	r7, [pc, #60]	; (80084e8 <UTIL_LCD_FillRect+0x54>)
 80084ac:	4601      	mov	r1, r0
 80084ae:	e9cd 4500 	strd	r4, r5, [sp]
 80084b2:	693c      	ldr	r4, [r7, #16]
 80084b4:	6930      	ldr	r0, [r6, #16]
 80084b6:	47a0      	blx	r4
}
 80084b8:	b003      	add	sp, #12
 80084ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 80084bc:	096f      	lsrs	r7, r5, #5
 80084be:	9400      	str	r4, [sp, #0]
 80084c0:	0a29      	lsrs	r1, r5, #8
 80084c2:	f3c5 05c4 	ubfx	r5, r5, #3, #5
 80084c6:	f407 64fc 	and.w	r4, r7, #2016	; 0x7e0
 80084ca:	f401 4778 	and.w	r7, r1, #63488	; 0xf800
 80084ce:	4601      	mov	r1, r0
 80084d0:	6930      	ldr	r0, [r6, #16]
 80084d2:	433c      	orrs	r4, r7
 80084d4:	4e04      	ldr	r6, [pc, #16]	; (80084e8 <UTIL_LCD_FillRect+0x54>)
 80084d6:	4325      	orrs	r5, r4
 80084d8:	6934      	ldr	r4, [r6, #16]
 80084da:	9501      	str	r5, [sp, #4]
 80084dc:	47a0      	blx	r4
}
 80084de:	b003      	add	sp, #12
 80084e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084e2:	bf00      	nop
 80084e4:	24009238 	.word	0x24009238
 80084e8:	24009278 	.word	0x24009278

080084ec <UTIL_LCD_Clear>:
{
 80084ec:	b500      	push	{lr}
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 80084ee:	2100      	movs	r1, #0
{
 80084f0:	b083      	sub	sp, #12
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 80084f2:	4a05      	ldr	r2, [pc, #20]	; (8008508 <UTIL_LCD_Clear+0x1c>)
 80084f4:	9000      	str	r0, [sp, #0]
 80084f6:	4608      	mov	r0, r1
 80084f8:	6993      	ldr	r3, [r2, #24]
 80084fa:	6952      	ldr	r2, [r2, #20]
 80084fc:	f7ff ffca 	bl	8008494 <UTIL_LCD_FillRect>
}
 8008500:	b003      	add	sp, #12
 8008502:	f85d fb04 	ldr.w	pc, [sp], #4
 8008506:	bf00      	nop
 8008508:	24009238 	.word	0x24009238

0800850c <__errno>:
 800850c:	4b01      	ldr	r3, [pc, #4]	; (8008514 <__errno+0x8>)
 800850e:	6818      	ldr	r0, [r3, #0]
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	2400906c 	.word	0x2400906c

08008518 <__libc_init_array>:
 8008518:	b570      	push	{r4, r5, r6, lr}
 800851a:	4d0d      	ldr	r5, [pc, #52]	; (8008550 <__libc_init_array+0x38>)
 800851c:	4c0d      	ldr	r4, [pc, #52]	; (8008554 <__libc_init_array+0x3c>)
 800851e:	1b64      	subs	r4, r4, r5
 8008520:	10a4      	asrs	r4, r4, #2
 8008522:	2600      	movs	r6, #0
 8008524:	42a6      	cmp	r6, r4
 8008526:	d109      	bne.n	800853c <__libc_init_array+0x24>
 8008528:	4d0b      	ldr	r5, [pc, #44]	; (8008558 <__libc_init_array+0x40>)
 800852a:	4c0c      	ldr	r4, [pc, #48]	; (800855c <__libc_init_array+0x44>)
 800852c:	f000 fc46 	bl	8008dbc <_init>
 8008530:	1b64      	subs	r4, r4, r5
 8008532:	10a4      	asrs	r4, r4, #2
 8008534:	2600      	movs	r6, #0
 8008536:	42a6      	cmp	r6, r4
 8008538:	d105      	bne.n	8008546 <__libc_init_array+0x2e>
 800853a:	bd70      	pop	{r4, r5, r6, pc}
 800853c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008540:	4798      	blx	r3
 8008542:	3601      	adds	r6, #1
 8008544:	e7ee      	b.n	8008524 <__libc_init_array+0xc>
 8008546:	f855 3b04 	ldr.w	r3, [r5], #4
 800854a:	4798      	blx	r3
 800854c:	3601      	adds	r6, #1
 800854e:	e7f2      	b.n	8008536 <__libc_init_array+0x1e>
 8008550:	0800abf8 	.word	0x0800abf8
 8008554:	0800abf8 	.word	0x0800abf8
 8008558:	0800abf8 	.word	0x0800abf8
 800855c:	0800abfc 	.word	0x0800abfc

08008560 <memcpy>:
 8008560:	440a      	add	r2, r1
 8008562:	4291      	cmp	r1, r2
 8008564:	f100 33ff 	add.w	r3, r0, #4294967295
 8008568:	d100      	bne.n	800856c <memcpy+0xc>
 800856a:	4770      	bx	lr
 800856c:	b510      	push	{r4, lr}
 800856e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008576:	4291      	cmp	r1, r2
 8008578:	d1f9      	bne.n	800856e <memcpy+0xe>
 800857a:	bd10      	pop	{r4, pc}

0800857c <siprintf>:
 800857c:	b40e      	push	{r1, r2, r3}
 800857e:	b500      	push	{lr}
 8008580:	b09c      	sub	sp, #112	; 0x70
 8008582:	ab1d      	add	r3, sp, #116	; 0x74
 8008584:	9002      	str	r0, [sp, #8]
 8008586:	9006      	str	r0, [sp, #24]
 8008588:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800858c:	4809      	ldr	r0, [pc, #36]	; (80085b4 <siprintf+0x38>)
 800858e:	9107      	str	r1, [sp, #28]
 8008590:	9104      	str	r1, [sp, #16]
 8008592:	4909      	ldr	r1, [pc, #36]	; (80085b8 <siprintf+0x3c>)
 8008594:	f853 2b04 	ldr.w	r2, [r3], #4
 8008598:	9105      	str	r1, [sp, #20]
 800859a:	6800      	ldr	r0, [r0, #0]
 800859c:	9301      	str	r3, [sp, #4]
 800859e:	a902      	add	r1, sp, #8
 80085a0:	f000 f868 	bl	8008674 <_svfiprintf_r>
 80085a4:	9b02      	ldr	r3, [sp, #8]
 80085a6:	2200      	movs	r2, #0
 80085a8:	701a      	strb	r2, [r3, #0]
 80085aa:	b01c      	add	sp, #112	; 0x70
 80085ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80085b0:	b003      	add	sp, #12
 80085b2:	4770      	bx	lr
 80085b4:	2400906c 	.word	0x2400906c
 80085b8:	ffff0208 	.word	0xffff0208

080085bc <__ssputs_r>:
 80085bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c0:	688e      	ldr	r6, [r1, #8]
 80085c2:	429e      	cmp	r6, r3
 80085c4:	4682      	mov	sl, r0
 80085c6:	460c      	mov	r4, r1
 80085c8:	4690      	mov	r8, r2
 80085ca:	461f      	mov	r7, r3
 80085cc:	d838      	bhi.n	8008640 <__ssputs_r+0x84>
 80085ce:	898a      	ldrh	r2, [r1, #12]
 80085d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80085d4:	d032      	beq.n	800863c <__ssputs_r+0x80>
 80085d6:	6825      	ldr	r5, [r4, #0]
 80085d8:	6909      	ldr	r1, [r1, #16]
 80085da:	eba5 0901 	sub.w	r9, r5, r1
 80085de:	6965      	ldr	r5, [r4, #20]
 80085e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085e8:	3301      	adds	r3, #1
 80085ea:	444b      	add	r3, r9
 80085ec:	106d      	asrs	r5, r5, #1
 80085ee:	429d      	cmp	r5, r3
 80085f0:	bf38      	it	cc
 80085f2:	461d      	movcc	r5, r3
 80085f4:	0553      	lsls	r3, r2, #21
 80085f6:	d531      	bpl.n	800865c <__ssputs_r+0xa0>
 80085f8:	4629      	mov	r1, r5
 80085fa:	f000 fb39 	bl	8008c70 <_malloc_r>
 80085fe:	4606      	mov	r6, r0
 8008600:	b950      	cbnz	r0, 8008618 <__ssputs_r+0x5c>
 8008602:	230c      	movs	r3, #12
 8008604:	f8ca 3000 	str.w	r3, [sl]
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800860e:	81a3      	strh	r3, [r4, #12]
 8008610:	f04f 30ff 	mov.w	r0, #4294967295
 8008614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008618:	6921      	ldr	r1, [r4, #16]
 800861a:	464a      	mov	r2, r9
 800861c:	f7ff ffa0 	bl	8008560 <memcpy>
 8008620:	89a3      	ldrh	r3, [r4, #12]
 8008622:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800862a:	81a3      	strh	r3, [r4, #12]
 800862c:	6126      	str	r6, [r4, #16]
 800862e:	6165      	str	r5, [r4, #20]
 8008630:	444e      	add	r6, r9
 8008632:	eba5 0509 	sub.w	r5, r5, r9
 8008636:	6026      	str	r6, [r4, #0]
 8008638:	60a5      	str	r5, [r4, #8]
 800863a:	463e      	mov	r6, r7
 800863c:	42be      	cmp	r6, r7
 800863e:	d900      	bls.n	8008642 <__ssputs_r+0x86>
 8008640:	463e      	mov	r6, r7
 8008642:	4632      	mov	r2, r6
 8008644:	6820      	ldr	r0, [r4, #0]
 8008646:	4641      	mov	r1, r8
 8008648:	f000 faa8 	bl	8008b9c <memmove>
 800864c:	68a3      	ldr	r3, [r4, #8]
 800864e:	6822      	ldr	r2, [r4, #0]
 8008650:	1b9b      	subs	r3, r3, r6
 8008652:	4432      	add	r2, r6
 8008654:	60a3      	str	r3, [r4, #8]
 8008656:	6022      	str	r2, [r4, #0]
 8008658:	2000      	movs	r0, #0
 800865a:	e7db      	b.n	8008614 <__ssputs_r+0x58>
 800865c:	462a      	mov	r2, r5
 800865e:	f000 fb61 	bl	8008d24 <_realloc_r>
 8008662:	4606      	mov	r6, r0
 8008664:	2800      	cmp	r0, #0
 8008666:	d1e1      	bne.n	800862c <__ssputs_r+0x70>
 8008668:	6921      	ldr	r1, [r4, #16]
 800866a:	4650      	mov	r0, sl
 800866c:	f000 fab0 	bl	8008bd0 <_free_r>
 8008670:	e7c7      	b.n	8008602 <__ssputs_r+0x46>
	...

08008674 <_svfiprintf_r>:
 8008674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008678:	4698      	mov	r8, r3
 800867a:	898b      	ldrh	r3, [r1, #12]
 800867c:	061b      	lsls	r3, r3, #24
 800867e:	b09d      	sub	sp, #116	; 0x74
 8008680:	4607      	mov	r7, r0
 8008682:	460d      	mov	r5, r1
 8008684:	4614      	mov	r4, r2
 8008686:	d50e      	bpl.n	80086a6 <_svfiprintf_r+0x32>
 8008688:	690b      	ldr	r3, [r1, #16]
 800868a:	b963      	cbnz	r3, 80086a6 <_svfiprintf_r+0x32>
 800868c:	2140      	movs	r1, #64	; 0x40
 800868e:	f000 faef 	bl	8008c70 <_malloc_r>
 8008692:	6028      	str	r0, [r5, #0]
 8008694:	6128      	str	r0, [r5, #16]
 8008696:	b920      	cbnz	r0, 80086a2 <_svfiprintf_r+0x2e>
 8008698:	230c      	movs	r3, #12
 800869a:	603b      	str	r3, [r7, #0]
 800869c:	f04f 30ff 	mov.w	r0, #4294967295
 80086a0:	e0d1      	b.n	8008846 <_svfiprintf_r+0x1d2>
 80086a2:	2340      	movs	r3, #64	; 0x40
 80086a4:	616b      	str	r3, [r5, #20]
 80086a6:	2300      	movs	r3, #0
 80086a8:	9309      	str	r3, [sp, #36]	; 0x24
 80086aa:	2320      	movs	r3, #32
 80086ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80086b4:	2330      	movs	r3, #48	; 0x30
 80086b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008860 <_svfiprintf_r+0x1ec>
 80086ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086be:	f04f 0901 	mov.w	r9, #1
 80086c2:	4623      	mov	r3, r4
 80086c4:	469a      	mov	sl, r3
 80086c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086ca:	b10a      	cbz	r2, 80086d0 <_svfiprintf_r+0x5c>
 80086cc:	2a25      	cmp	r2, #37	; 0x25
 80086ce:	d1f9      	bne.n	80086c4 <_svfiprintf_r+0x50>
 80086d0:	ebba 0b04 	subs.w	fp, sl, r4
 80086d4:	d00b      	beq.n	80086ee <_svfiprintf_r+0x7a>
 80086d6:	465b      	mov	r3, fp
 80086d8:	4622      	mov	r2, r4
 80086da:	4629      	mov	r1, r5
 80086dc:	4638      	mov	r0, r7
 80086de:	f7ff ff6d 	bl	80085bc <__ssputs_r>
 80086e2:	3001      	adds	r0, #1
 80086e4:	f000 80aa 	beq.w	800883c <_svfiprintf_r+0x1c8>
 80086e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086ea:	445a      	add	r2, fp
 80086ec:	9209      	str	r2, [sp, #36]	; 0x24
 80086ee:	f89a 3000 	ldrb.w	r3, [sl]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f000 80a2 	beq.w	800883c <_svfiprintf_r+0x1c8>
 80086f8:	2300      	movs	r3, #0
 80086fa:	f04f 32ff 	mov.w	r2, #4294967295
 80086fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008702:	f10a 0a01 	add.w	sl, sl, #1
 8008706:	9304      	str	r3, [sp, #16]
 8008708:	9307      	str	r3, [sp, #28]
 800870a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800870e:	931a      	str	r3, [sp, #104]	; 0x68
 8008710:	4654      	mov	r4, sl
 8008712:	2205      	movs	r2, #5
 8008714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008718:	4851      	ldr	r0, [pc, #324]	; (8008860 <_svfiprintf_r+0x1ec>)
 800871a:	f7f7 fde1 	bl	80002e0 <memchr>
 800871e:	9a04      	ldr	r2, [sp, #16]
 8008720:	b9d8      	cbnz	r0, 800875a <_svfiprintf_r+0xe6>
 8008722:	06d0      	lsls	r0, r2, #27
 8008724:	bf44      	itt	mi
 8008726:	2320      	movmi	r3, #32
 8008728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800872c:	0711      	lsls	r1, r2, #28
 800872e:	bf44      	itt	mi
 8008730:	232b      	movmi	r3, #43	; 0x2b
 8008732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008736:	f89a 3000 	ldrb.w	r3, [sl]
 800873a:	2b2a      	cmp	r3, #42	; 0x2a
 800873c:	d015      	beq.n	800876a <_svfiprintf_r+0xf6>
 800873e:	9a07      	ldr	r2, [sp, #28]
 8008740:	4654      	mov	r4, sl
 8008742:	2000      	movs	r0, #0
 8008744:	f04f 0c0a 	mov.w	ip, #10
 8008748:	4621      	mov	r1, r4
 800874a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800874e:	3b30      	subs	r3, #48	; 0x30
 8008750:	2b09      	cmp	r3, #9
 8008752:	d94e      	bls.n	80087f2 <_svfiprintf_r+0x17e>
 8008754:	b1b0      	cbz	r0, 8008784 <_svfiprintf_r+0x110>
 8008756:	9207      	str	r2, [sp, #28]
 8008758:	e014      	b.n	8008784 <_svfiprintf_r+0x110>
 800875a:	eba0 0308 	sub.w	r3, r0, r8
 800875e:	fa09 f303 	lsl.w	r3, r9, r3
 8008762:	4313      	orrs	r3, r2
 8008764:	9304      	str	r3, [sp, #16]
 8008766:	46a2      	mov	sl, r4
 8008768:	e7d2      	b.n	8008710 <_svfiprintf_r+0x9c>
 800876a:	9b03      	ldr	r3, [sp, #12]
 800876c:	1d19      	adds	r1, r3, #4
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	9103      	str	r1, [sp, #12]
 8008772:	2b00      	cmp	r3, #0
 8008774:	bfbb      	ittet	lt
 8008776:	425b      	neglt	r3, r3
 8008778:	f042 0202 	orrlt.w	r2, r2, #2
 800877c:	9307      	strge	r3, [sp, #28]
 800877e:	9307      	strlt	r3, [sp, #28]
 8008780:	bfb8      	it	lt
 8008782:	9204      	strlt	r2, [sp, #16]
 8008784:	7823      	ldrb	r3, [r4, #0]
 8008786:	2b2e      	cmp	r3, #46	; 0x2e
 8008788:	d10c      	bne.n	80087a4 <_svfiprintf_r+0x130>
 800878a:	7863      	ldrb	r3, [r4, #1]
 800878c:	2b2a      	cmp	r3, #42	; 0x2a
 800878e:	d135      	bne.n	80087fc <_svfiprintf_r+0x188>
 8008790:	9b03      	ldr	r3, [sp, #12]
 8008792:	1d1a      	adds	r2, r3, #4
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	9203      	str	r2, [sp, #12]
 8008798:	2b00      	cmp	r3, #0
 800879a:	bfb8      	it	lt
 800879c:	f04f 33ff 	movlt.w	r3, #4294967295
 80087a0:	3402      	adds	r4, #2
 80087a2:	9305      	str	r3, [sp, #20]
 80087a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008870 <_svfiprintf_r+0x1fc>
 80087a8:	7821      	ldrb	r1, [r4, #0]
 80087aa:	2203      	movs	r2, #3
 80087ac:	4650      	mov	r0, sl
 80087ae:	f7f7 fd97 	bl	80002e0 <memchr>
 80087b2:	b140      	cbz	r0, 80087c6 <_svfiprintf_r+0x152>
 80087b4:	2340      	movs	r3, #64	; 0x40
 80087b6:	eba0 000a 	sub.w	r0, r0, sl
 80087ba:	fa03 f000 	lsl.w	r0, r3, r0
 80087be:	9b04      	ldr	r3, [sp, #16]
 80087c0:	4303      	orrs	r3, r0
 80087c2:	3401      	adds	r4, #1
 80087c4:	9304      	str	r3, [sp, #16]
 80087c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ca:	4826      	ldr	r0, [pc, #152]	; (8008864 <_svfiprintf_r+0x1f0>)
 80087cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087d0:	2206      	movs	r2, #6
 80087d2:	f7f7 fd85 	bl	80002e0 <memchr>
 80087d6:	2800      	cmp	r0, #0
 80087d8:	d038      	beq.n	800884c <_svfiprintf_r+0x1d8>
 80087da:	4b23      	ldr	r3, [pc, #140]	; (8008868 <_svfiprintf_r+0x1f4>)
 80087dc:	bb1b      	cbnz	r3, 8008826 <_svfiprintf_r+0x1b2>
 80087de:	9b03      	ldr	r3, [sp, #12]
 80087e0:	3307      	adds	r3, #7
 80087e2:	f023 0307 	bic.w	r3, r3, #7
 80087e6:	3308      	adds	r3, #8
 80087e8:	9303      	str	r3, [sp, #12]
 80087ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ec:	4433      	add	r3, r6
 80087ee:	9309      	str	r3, [sp, #36]	; 0x24
 80087f0:	e767      	b.n	80086c2 <_svfiprintf_r+0x4e>
 80087f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80087f6:	460c      	mov	r4, r1
 80087f8:	2001      	movs	r0, #1
 80087fa:	e7a5      	b.n	8008748 <_svfiprintf_r+0xd4>
 80087fc:	2300      	movs	r3, #0
 80087fe:	3401      	adds	r4, #1
 8008800:	9305      	str	r3, [sp, #20]
 8008802:	4619      	mov	r1, r3
 8008804:	f04f 0c0a 	mov.w	ip, #10
 8008808:	4620      	mov	r0, r4
 800880a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800880e:	3a30      	subs	r2, #48	; 0x30
 8008810:	2a09      	cmp	r2, #9
 8008812:	d903      	bls.n	800881c <_svfiprintf_r+0x1a8>
 8008814:	2b00      	cmp	r3, #0
 8008816:	d0c5      	beq.n	80087a4 <_svfiprintf_r+0x130>
 8008818:	9105      	str	r1, [sp, #20]
 800881a:	e7c3      	b.n	80087a4 <_svfiprintf_r+0x130>
 800881c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008820:	4604      	mov	r4, r0
 8008822:	2301      	movs	r3, #1
 8008824:	e7f0      	b.n	8008808 <_svfiprintf_r+0x194>
 8008826:	ab03      	add	r3, sp, #12
 8008828:	9300      	str	r3, [sp, #0]
 800882a:	462a      	mov	r2, r5
 800882c:	4b0f      	ldr	r3, [pc, #60]	; (800886c <_svfiprintf_r+0x1f8>)
 800882e:	a904      	add	r1, sp, #16
 8008830:	4638      	mov	r0, r7
 8008832:	f3af 8000 	nop.w
 8008836:	1c42      	adds	r2, r0, #1
 8008838:	4606      	mov	r6, r0
 800883a:	d1d6      	bne.n	80087ea <_svfiprintf_r+0x176>
 800883c:	89ab      	ldrh	r3, [r5, #12]
 800883e:	065b      	lsls	r3, r3, #25
 8008840:	f53f af2c 	bmi.w	800869c <_svfiprintf_r+0x28>
 8008844:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008846:	b01d      	add	sp, #116	; 0x74
 8008848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884c:	ab03      	add	r3, sp, #12
 800884e:	9300      	str	r3, [sp, #0]
 8008850:	462a      	mov	r2, r5
 8008852:	4b06      	ldr	r3, [pc, #24]	; (800886c <_svfiprintf_r+0x1f8>)
 8008854:	a904      	add	r1, sp, #16
 8008856:	4638      	mov	r0, r7
 8008858:	f000 f87a 	bl	8008950 <_printf_i>
 800885c:	e7eb      	b.n	8008836 <_svfiprintf_r+0x1c2>
 800885e:	bf00      	nop
 8008860:	0800abc4 	.word	0x0800abc4
 8008864:	0800abce 	.word	0x0800abce
 8008868:	00000000 	.word	0x00000000
 800886c:	080085bd 	.word	0x080085bd
 8008870:	0800abca 	.word	0x0800abca

08008874 <_printf_common>:
 8008874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008878:	4616      	mov	r6, r2
 800887a:	4699      	mov	r9, r3
 800887c:	688a      	ldr	r2, [r1, #8]
 800887e:	690b      	ldr	r3, [r1, #16]
 8008880:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008884:	4293      	cmp	r3, r2
 8008886:	bfb8      	it	lt
 8008888:	4613      	movlt	r3, r2
 800888a:	6033      	str	r3, [r6, #0]
 800888c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008890:	4607      	mov	r7, r0
 8008892:	460c      	mov	r4, r1
 8008894:	b10a      	cbz	r2, 800889a <_printf_common+0x26>
 8008896:	3301      	adds	r3, #1
 8008898:	6033      	str	r3, [r6, #0]
 800889a:	6823      	ldr	r3, [r4, #0]
 800889c:	0699      	lsls	r1, r3, #26
 800889e:	bf42      	ittt	mi
 80088a0:	6833      	ldrmi	r3, [r6, #0]
 80088a2:	3302      	addmi	r3, #2
 80088a4:	6033      	strmi	r3, [r6, #0]
 80088a6:	6825      	ldr	r5, [r4, #0]
 80088a8:	f015 0506 	ands.w	r5, r5, #6
 80088ac:	d106      	bne.n	80088bc <_printf_common+0x48>
 80088ae:	f104 0a19 	add.w	sl, r4, #25
 80088b2:	68e3      	ldr	r3, [r4, #12]
 80088b4:	6832      	ldr	r2, [r6, #0]
 80088b6:	1a9b      	subs	r3, r3, r2
 80088b8:	42ab      	cmp	r3, r5
 80088ba:	dc26      	bgt.n	800890a <_printf_common+0x96>
 80088bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80088c0:	1e13      	subs	r3, r2, #0
 80088c2:	6822      	ldr	r2, [r4, #0]
 80088c4:	bf18      	it	ne
 80088c6:	2301      	movne	r3, #1
 80088c8:	0692      	lsls	r2, r2, #26
 80088ca:	d42b      	bmi.n	8008924 <_printf_common+0xb0>
 80088cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088d0:	4649      	mov	r1, r9
 80088d2:	4638      	mov	r0, r7
 80088d4:	47c0      	blx	r8
 80088d6:	3001      	adds	r0, #1
 80088d8:	d01e      	beq.n	8008918 <_printf_common+0xa4>
 80088da:	6823      	ldr	r3, [r4, #0]
 80088dc:	68e5      	ldr	r5, [r4, #12]
 80088de:	6832      	ldr	r2, [r6, #0]
 80088e0:	f003 0306 	and.w	r3, r3, #6
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	bf08      	it	eq
 80088e8:	1aad      	subeq	r5, r5, r2
 80088ea:	68a3      	ldr	r3, [r4, #8]
 80088ec:	6922      	ldr	r2, [r4, #16]
 80088ee:	bf0c      	ite	eq
 80088f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088f4:	2500      	movne	r5, #0
 80088f6:	4293      	cmp	r3, r2
 80088f8:	bfc4      	itt	gt
 80088fa:	1a9b      	subgt	r3, r3, r2
 80088fc:	18ed      	addgt	r5, r5, r3
 80088fe:	2600      	movs	r6, #0
 8008900:	341a      	adds	r4, #26
 8008902:	42b5      	cmp	r5, r6
 8008904:	d11a      	bne.n	800893c <_printf_common+0xc8>
 8008906:	2000      	movs	r0, #0
 8008908:	e008      	b.n	800891c <_printf_common+0xa8>
 800890a:	2301      	movs	r3, #1
 800890c:	4652      	mov	r2, sl
 800890e:	4649      	mov	r1, r9
 8008910:	4638      	mov	r0, r7
 8008912:	47c0      	blx	r8
 8008914:	3001      	adds	r0, #1
 8008916:	d103      	bne.n	8008920 <_printf_common+0xac>
 8008918:	f04f 30ff 	mov.w	r0, #4294967295
 800891c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008920:	3501      	adds	r5, #1
 8008922:	e7c6      	b.n	80088b2 <_printf_common+0x3e>
 8008924:	18e1      	adds	r1, r4, r3
 8008926:	1c5a      	adds	r2, r3, #1
 8008928:	2030      	movs	r0, #48	; 0x30
 800892a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800892e:	4422      	add	r2, r4
 8008930:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008934:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008938:	3302      	adds	r3, #2
 800893a:	e7c7      	b.n	80088cc <_printf_common+0x58>
 800893c:	2301      	movs	r3, #1
 800893e:	4622      	mov	r2, r4
 8008940:	4649      	mov	r1, r9
 8008942:	4638      	mov	r0, r7
 8008944:	47c0      	blx	r8
 8008946:	3001      	adds	r0, #1
 8008948:	d0e6      	beq.n	8008918 <_printf_common+0xa4>
 800894a:	3601      	adds	r6, #1
 800894c:	e7d9      	b.n	8008902 <_printf_common+0x8e>
	...

08008950 <_printf_i>:
 8008950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008954:	460c      	mov	r4, r1
 8008956:	4691      	mov	r9, r2
 8008958:	7e27      	ldrb	r7, [r4, #24]
 800895a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800895c:	2f78      	cmp	r7, #120	; 0x78
 800895e:	4680      	mov	r8, r0
 8008960:	469a      	mov	sl, r3
 8008962:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008966:	d807      	bhi.n	8008978 <_printf_i+0x28>
 8008968:	2f62      	cmp	r7, #98	; 0x62
 800896a:	d80a      	bhi.n	8008982 <_printf_i+0x32>
 800896c:	2f00      	cmp	r7, #0
 800896e:	f000 80d8 	beq.w	8008b22 <_printf_i+0x1d2>
 8008972:	2f58      	cmp	r7, #88	; 0x58
 8008974:	f000 80a3 	beq.w	8008abe <_printf_i+0x16e>
 8008978:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800897c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008980:	e03a      	b.n	80089f8 <_printf_i+0xa8>
 8008982:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008986:	2b15      	cmp	r3, #21
 8008988:	d8f6      	bhi.n	8008978 <_printf_i+0x28>
 800898a:	a001      	add	r0, pc, #4	; (adr r0, 8008990 <_printf_i+0x40>)
 800898c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008990:	080089e9 	.word	0x080089e9
 8008994:	080089fd 	.word	0x080089fd
 8008998:	08008979 	.word	0x08008979
 800899c:	08008979 	.word	0x08008979
 80089a0:	08008979 	.word	0x08008979
 80089a4:	08008979 	.word	0x08008979
 80089a8:	080089fd 	.word	0x080089fd
 80089ac:	08008979 	.word	0x08008979
 80089b0:	08008979 	.word	0x08008979
 80089b4:	08008979 	.word	0x08008979
 80089b8:	08008979 	.word	0x08008979
 80089bc:	08008b09 	.word	0x08008b09
 80089c0:	08008a2d 	.word	0x08008a2d
 80089c4:	08008aeb 	.word	0x08008aeb
 80089c8:	08008979 	.word	0x08008979
 80089cc:	08008979 	.word	0x08008979
 80089d0:	08008b2b 	.word	0x08008b2b
 80089d4:	08008979 	.word	0x08008979
 80089d8:	08008a2d 	.word	0x08008a2d
 80089dc:	08008979 	.word	0x08008979
 80089e0:	08008979 	.word	0x08008979
 80089e4:	08008af3 	.word	0x08008af3
 80089e8:	680b      	ldr	r3, [r1, #0]
 80089ea:	1d1a      	adds	r2, r3, #4
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	600a      	str	r2, [r1, #0]
 80089f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80089f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089f8:	2301      	movs	r3, #1
 80089fa:	e0a3      	b.n	8008b44 <_printf_i+0x1f4>
 80089fc:	6825      	ldr	r5, [r4, #0]
 80089fe:	6808      	ldr	r0, [r1, #0]
 8008a00:	062e      	lsls	r6, r5, #24
 8008a02:	f100 0304 	add.w	r3, r0, #4
 8008a06:	d50a      	bpl.n	8008a1e <_printf_i+0xce>
 8008a08:	6805      	ldr	r5, [r0, #0]
 8008a0a:	600b      	str	r3, [r1, #0]
 8008a0c:	2d00      	cmp	r5, #0
 8008a0e:	da03      	bge.n	8008a18 <_printf_i+0xc8>
 8008a10:	232d      	movs	r3, #45	; 0x2d
 8008a12:	426d      	negs	r5, r5
 8008a14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a18:	485e      	ldr	r0, [pc, #376]	; (8008b94 <_printf_i+0x244>)
 8008a1a:	230a      	movs	r3, #10
 8008a1c:	e019      	b.n	8008a52 <_printf_i+0x102>
 8008a1e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008a22:	6805      	ldr	r5, [r0, #0]
 8008a24:	600b      	str	r3, [r1, #0]
 8008a26:	bf18      	it	ne
 8008a28:	b22d      	sxthne	r5, r5
 8008a2a:	e7ef      	b.n	8008a0c <_printf_i+0xbc>
 8008a2c:	680b      	ldr	r3, [r1, #0]
 8008a2e:	6825      	ldr	r5, [r4, #0]
 8008a30:	1d18      	adds	r0, r3, #4
 8008a32:	6008      	str	r0, [r1, #0]
 8008a34:	0628      	lsls	r0, r5, #24
 8008a36:	d501      	bpl.n	8008a3c <_printf_i+0xec>
 8008a38:	681d      	ldr	r5, [r3, #0]
 8008a3a:	e002      	b.n	8008a42 <_printf_i+0xf2>
 8008a3c:	0669      	lsls	r1, r5, #25
 8008a3e:	d5fb      	bpl.n	8008a38 <_printf_i+0xe8>
 8008a40:	881d      	ldrh	r5, [r3, #0]
 8008a42:	4854      	ldr	r0, [pc, #336]	; (8008b94 <_printf_i+0x244>)
 8008a44:	2f6f      	cmp	r7, #111	; 0x6f
 8008a46:	bf0c      	ite	eq
 8008a48:	2308      	moveq	r3, #8
 8008a4a:	230a      	movne	r3, #10
 8008a4c:	2100      	movs	r1, #0
 8008a4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a52:	6866      	ldr	r6, [r4, #4]
 8008a54:	60a6      	str	r6, [r4, #8]
 8008a56:	2e00      	cmp	r6, #0
 8008a58:	bfa2      	ittt	ge
 8008a5a:	6821      	ldrge	r1, [r4, #0]
 8008a5c:	f021 0104 	bicge.w	r1, r1, #4
 8008a60:	6021      	strge	r1, [r4, #0]
 8008a62:	b90d      	cbnz	r5, 8008a68 <_printf_i+0x118>
 8008a64:	2e00      	cmp	r6, #0
 8008a66:	d04d      	beq.n	8008b04 <_printf_i+0x1b4>
 8008a68:	4616      	mov	r6, r2
 8008a6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a6e:	fb03 5711 	mls	r7, r3, r1, r5
 8008a72:	5dc7      	ldrb	r7, [r0, r7]
 8008a74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a78:	462f      	mov	r7, r5
 8008a7a:	42bb      	cmp	r3, r7
 8008a7c:	460d      	mov	r5, r1
 8008a7e:	d9f4      	bls.n	8008a6a <_printf_i+0x11a>
 8008a80:	2b08      	cmp	r3, #8
 8008a82:	d10b      	bne.n	8008a9c <_printf_i+0x14c>
 8008a84:	6823      	ldr	r3, [r4, #0]
 8008a86:	07df      	lsls	r7, r3, #31
 8008a88:	d508      	bpl.n	8008a9c <_printf_i+0x14c>
 8008a8a:	6923      	ldr	r3, [r4, #16]
 8008a8c:	6861      	ldr	r1, [r4, #4]
 8008a8e:	4299      	cmp	r1, r3
 8008a90:	bfde      	ittt	le
 8008a92:	2330      	movle	r3, #48	; 0x30
 8008a94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a9c:	1b92      	subs	r2, r2, r6
 8008a9e:	6122      	str	r2, [r4, #16]
 8008aa0:	f8cd a000 	str.w	sl, [sp]
 8008aa4:	464b      	mov	r3, r9
 8008aa6:	aa03      	add	r2, sp, #12
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	4640      	mov	r0, r8
 8008aac:	f7ff fee2 	bl	8008874 <_printf_common>
 8008ab0:	3001      	adds	r0, #1
 8008ab2:	d14c      	bne.n	8008b4e <_printf_i+0x1fe>
 8008ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab8:	b004      	add	sp, #16
 8008aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008abe:	4835      	ldr	r0, [pc, #212]	; (8008b94 <_printf_i+0x244>)
 8008ac0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008ac4:	6823      	ldr	r3, [r4, #0]
 8008ac6:	680e      	ldr	r6, [r1, #0]
 8008ac8:	061f      	lsls	r7, r3, #24
 8008aca:	f856 5b04 	ldr.w	r5, [r6], #4
 8008ace:	600e      	str	r6, [r1, #0]
 8008ad0:	d514      	bpl.n	8008afc <_printf_i+0x1ac>
 8008ad2:	07d9      	lsls	r1, r3, #31
 8008ad4:	bf44      	itt	mi
 8008ad6:	f043 0320 	orrmi.w	r3, r3, #32
 8008ada:	6023      	strmi	r3, [r4, #0]
 8008adc:	b91d      	cbnz	r5, 8008ae6 <_printf_i+0x196>
 8008ade:	6823      	ldr	r3, [r4, #0]
 8008ae0:	f023 0320 	bic.w	r3, r3, #32
 8008ae4:	6023      	str	r3, [r4, #0]
 8008ae6:	2310      	movs	r3, #16
 8008ae8:	e7b0      	b.n	8008a4c <_printf_i+0xfc>
 8008aea:	6823      	ldr	r3, [r4, #0]
 8008aec:	f043 0320 	orr.w	r3, r3, #32
 8008af0:	6023      	str	r3, [r4, #0]
 8008af2:	2378      	movs	r3, #120	; 0x78
 8008af4:	4828      	ldr	r0, [pc, #160]	; (8008b98 <_printf_i+0x248>)
 8008af6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008afa:	e7e3      	b.n	8008ac4 <_printf_i+0x174>
 8008afc:	065e      	lsls	r6, r3, #25
 8008afe:	bf48      	it	mi
 8008b00:	b2ad      	uxthmi	r5, r5
 8008b02:	e7e6      	b.n	8008ad2 <_printf_i+0x182>
 8008b04:	4616      	mov	r6, r2
 8008b06:	e7bb      	b.n	8008a80 <_printf_i+0x130>
 8008b08:	680b      	ldr	r3, [r1, #0]
 8008b0a:	6826      	ldr	r6, [r4, #0]
 8008b0c:	6960      	ldr	r0, [r4, #20]
 8008b0e:	1d1d      	adds	r5, r3, #4
 8008b10:	600d      	str	r5, [r1, #0]
 8008b12:	0635      	lsls	r5, r6, #24
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	d501      	bpl.n	8008b1c <_printf_i+0x1cc>
 8008b18:	6018      	str	r0, [r3, #0]
 8008b1a:	e002      	b.n	8008b22 <_printf_i+0x1d2>
 8008b1c:	0671      	lsls	r1, r6, #25
 8008b1e:	d5fb      	bpl.n	8008b18 <_printf_i+0x1c8>
 8008b20:	8018      	strh	r0, [r3, #0]
 8008b22:	2300      	movs	r3, #0
 8008b24:	6123      	str	r3, [r4, #16]
 8008b26:	4616      	mov	r6, r2
 8008b28:	e7ba      	b.n	8008aa0 <_printf_i+0x150>
 8008b2a:	680b      	ldr	r3, [r1, #0]
 8008b2c:	1d1a      	adds	r2, r3, #4
 8008b2e:	600a      	str	r2, [r1, #0]
 8008b30:	681e      	ldr	r6, [r3, #0]
 8008b32:	6862      	ldr	r2, [r4, #4]
 8008b34:	2100      	movs	r1, #0
 8008b36:	4630      	mov	r0, r6
 8008b38:	f7f7 fbd2 	bl	80002e0 <memchr>
 8008b3c:	b108      	cbz	r0, 8008b42 <_printf_i+0x1f2>
 8008b3e:	1b80      	subs	r0, r0, r6
 8008b40:	6060      	str	r0, [r4, #4]
 8008b42:	6863      	ldr	r3, [r4, #4]
 8008b44:	6123      	str	r3, [r4, #16]
 8008b46:	2300      	movs	r3, #0
 8008b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b4c:	e7a8      	b.n	8008aa0 <_printf_i+0x150>
 8008b4e:	6923      	ldr	r3, [r4, #16]
 8008b50:	4632      	mov	r2, r6
 8008b52:	4649      	mov	r1, r9
 8008b54:	4640      	mov	r0, r8
 8008b56:	47d0      	blx	sl
 8008b58:	3001      	adds	r0, #1
 8008b5a:	d0ab      	beq.n	8008ab4 <_printf_i+0x164>
 8008b5c:	6823      	ldr	r3, [r4, #0]
 8008b5e:	079b      	lsls	r3, r3, #30
 8008b60:	d413      	bmi.n	8008b8a <_printf_i+0x23a>
 8008b62:	68e0      	ldr	r0, [r4, #12]
 8008b64:	9b03      	ldr	r3, [sp, #12]
 8008b66:	4298      	cmp	r0, r3
 8008b68:	bfb8      	it	lt
 8008b6a:	4618      	movlt	r0, r3
 8008b6c:	e7a4      	b.n	8008ab8 <_printf_i+0x168>
 8008b6e:	2301      	movs	r3, #1
 8008b70:	4632      	mov	r2, r6
 8008b72:	4649      	mov	r1, r9
 8008b74:	4640      	mov	r0, r8
 8008b76:	47d0      	blx	sl
 8008b78:	3001      	adds	r0, #1
 8008b7a:	d09b      	beq.n	8008ab4 <_printf_i+0x164>
 8008b7c:	3501      	adds	r5, #1
 8008b7e:	68e3      	ldr	r3, [r4, #12]
 8008b80:	9903      	ldr	r1, [sp, #12]
 8008b82:	1a5b      	subs	r3, r3, r1
 8008b84:	42ab      	cmp	r3, r5
 8008b86:	dcf2      	bgt.n	8008b6e <_printf_i+0x21e>
 8008b88:	e7eb      	b.n	8008b62 <_printf_i+0x212>
 8008b8a:	2500      	movs	r5, #0
 8008b8c:	f104 0619 	add.w	r6, r4, #25
 8008b90:	e7f5      	b.n	8008b7e <_printf_i+0x22e>
 8008b92:	bf00      	nop
 8008b94:	0800abd5 	.word	0x0800abd5
 8008b98:	0800abe6 	.word	0x0800abe6

08008b9c <memmove>:
 8008b9c:	4288      	cmp	r0, r1
 8008b9e:	b510      	push	{r4, lr}
 8008ba0:	eb01 0402 	add.w	r4, r1, r2
 8008ba4:	d902      	bls.n	8008bac <memmove+0x10>
 8008ba6:	4284      	cmp	r4, r0
 8008ba8:	4623      	mov	r3, r4
 8008baa:	d807      	bhi.n	8008bbc <memmove+0x20>
 8008bac:	1e43      	subs	r3, r0, #1
 8008bae:	42a1      	cmp	r1, r4
 8008bb0:	d008      	beq.n	8008bc4 <memmove+0x28>
 8008bb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008bba:	e7f8      	b.n	8008bae <memmove+0x12>
 8008bbc:	4402      	add	r2, r0
 8008bbe:	4601      	mov	r1, r0
 8008bc0:	428a      	cmp	r2, r1
 8008bc2:	d100      	bne.n	8008bc6 <memmove+0x2a>
 8008bc4:	bd10      	pop	{r4, pc}
 8008bc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008bca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008bce:	e7f7      	b.n	8008bc0 <memmove+0x24>

08008bd0 <_free_r>:
 8008bd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bd2:	2900      	cmp	r1, #0
 8008bd4:	d048      	beq.n	8008c68 <_free_r+0x98>
 8008bd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bda:	9001      	str	r0, [sp, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f1a1 0404 	sub.w	r4, r1, #4
 8008be2:	bfb8      	it	lt
 8008be4:	18e4      	addlt	r4, r4, r3
 8008be6:	f000 f8d3 	bl	8008d90 <__malloc_lock>
 8008bea:	4a20      	ldr	r2, [pc, #128]	; (8008c6c <_free_r+0x9c>)
 8008bec:	9801      	ldr	r0, [sp, #4]
 8008bee:	6813      	ldr	r3, [r2, #0]
 8008bf0:	4615      	mov	r5, r2
 8008bf2:	b933      	cbnz	r3, 8008c02 <_free_r+0x32>
 8008bf4:	6063      	str	r3, [r4, #4]
 8008bf6:	6014      	str	r4, [r2, #0]
 8008bf8:	b003      	add	sp, #12
 8008bfa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008bfe:	f000 b8cd 	b.w	8008d9c <__malloc_unlock>
 8008c02:	42a3      	cmp	r3, r4
 8008c04:	d90b      	bls.n	8008c1e <_free_r+0x4e>
 8008c06:	6821      	ldr	r1, [r4, #0]
 8008c08:	1862      	adds	r2, r4, r1
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	bf04      	itt	eq
 8008c0e:	681a      	ldreq	r2, [r3, #0]
 8008c10:	685b      	ldreq	r3, [r3, #4]
 8008c12:	6063      	str	r3, [r4, #4]
 8008c14:	bf04      	itt	eq
 8008c16:	1852      	addeq	r2, r2, r1
 8008c18:	6022      	streq	r2, [r4, #0]
 8008c1a:	602c      	str	r4, [r5, #0]
 8008c1c:	e7ec      	b.n	8008bf8 <_free_r+0x28>
 8008c1e:	461a      	mov	r2, r3
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	b10b      	cbz	r3, 8008c28 <_free_r+0x58>
 8008c24:	42a3      	cmp	r3, r4
 8008c26:	d9fa      	bls.n	8008c1e <_free_r+0x4e>
 8008c28:	6811      	ldr	r1, [r2, #0]
 8008c2a:	1855      	adds	r5, r2, r1
 8008c2c:	42a5      	cmp	r5, r4
 8008c2e:	d10b      	bne.n	8008c48 <_free_r+0x78>
 8008c30:	6824      	ldr	r4, [r4, #0]
 8008c32:	4421      	add	r1, r4
 8008c34:	1854      	adds	r4, r2, r1
 8008c36:	42a3      	cmp	r3, r4
 8008c38:	6011      	str	r1, [r2, #0]
 8008c3a:	d1dd      	bne.n	8008bf8 <_free_r+0x28>
 8008c3c:	681c      	ldr	r4, [r3, #0]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	6053      	str	r3, [r2, #4]
 8008c42:	4421      	add	r1, r4
 8008c44:	6011      	str	r1, [r2, #0]
 8008c46:	e7d7      	b.n	8008bf8 <_free_r+0x28>
 8008c48:	d902      	bls.n	8008c50 <_free_r+0x80>
 8008c4a:	230c      	movs	r3, #12
 8008c4c:	6003      	str	r3, [r0, #0]
 8008c4e:	e7d3      	b.n	8008bf8 <_free_r+0x28>
 8008c50:	6825      	ldr	r5, [r4, #0]
 8008c52:	1961      	adds	r1, r4, r5
 8008c54:	428b      	cmp	r3, r1
 8008c56:	bf04      	itt	eq
 8008c58:	6819      	ldreq	r1, [r3, #0]
 8008c5a:	685b      	ldreq	r3, [r3, #4]
 8008c5c:	6063      	str	r3, [r4, #4]
 8008c5e:	bf04      	itt	eq
 8008c60:	1949      	addeq	r1, r1, r5
 8008c62:	6021      	streq	r1, [r4, #0]
 8008c64:	6054      	str	r4, [r2, #4]
 8008c66:	e7c7      	b.n	8008bf8 <_free_r+0x28>
 8008c68:	b003      	add	sp, #12
 8008c6a:	bd30      	pop	{r4, r5, pc}
 8008c6c:	240092a4 	.word	0x240092a4

08008c70 <_malloc_r>:
 8008c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c72:	1ccd      	adds	r5, r1, #3
 8008c74:	f025 0503 	bic.w	r5, r5, #3
 8008c78:	3508      	adds	r5, #8
 8008c7a:	2d0c      	cmp	r5, #12
 8008c7c:	bf38      	it	cc
 8008c7e:	250c      	movcc	r5, #12
 8008c80:	2d00      	cmp	r5, #0
 8008c82:	4606      	mov	r6, r0
 8008c84:	db01      	blt.n	8008c8a <_malloc_r+0x1a>
 8008c86:	42a9      	cmp	r1, r5
 8008c88:	d903      	bls.n	8008c92 <_malloc_r+0x22>
 8008c8a:	230c      	movs	r3, #12
 8008c8c:	6033      	str	r3, [r6, #0]
 8008c8e:	2000      	movs	r0, #0
 8008c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c92:	f000 f87d 	bl	8008d90 <__malloc_lock>
 8008c96:	4921      	ldr	r1, [pc, #132]	; (8008d1c <_malloc_r+0xac>)
 8008c98:	680a      	ldr	r2, [r1, #0]
 8008c9a:	4614      	mov	r4, r2
 8008c9c:	b99c      	cbnz	r4, 8008cc6 <_malloc_r+0x56>
 8008c9e:	4f20      	ldr	r7, [pc, #128]	; (8008d20 <_malloc_r+0xb0>)
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	b923      	cbnz	r3, 8008cae <_malloc_r+0x3e>
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	f000 f862 	bl	8008d70 <_sbrk_r>
 8008cac:	6038      	str	r0, [r7, #0]
 8008cae:	4629      	mov	r1, r5
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f000 f85d 	bl	8008d70 <_sbrk_r>
 8008cb6:	1c43      	adds	r3, r0, #1
 8008cb8:	d123      	bne.n	8008d02 <_malloc_r+0x92>
 8008cba:	230c      	movs	r3, #12
 8008cbc:	6033      	str	r3, [r6, #0]
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f000 f86c 	bl	8008d9c <__malloc_unlock>
 8008cc4:	e7e3      	b.n	8008c8e <_malloc_r+0x1e>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	1b5b      	subs	r3, r3, r5
 8008cca:	d417      	bmi.n	8008cfc <_malloc_r+0x8c>
 8008ccc:	2b0b      	cmp	r3, #11
 8008cce:	d903      	bls.n	8008cd8 <_malloc_r+0x68>
 8008cd0:	6023      	str	r3, [r4, #0]
 8008cd2:	441c      	add	r4, r3
 8008cd4:	6025      	str	r5, [r4, #0]
 8008cd6:	e004      	b.n	8008ce2 <_malloc_r+0x72>
 8008cd8:	6863      	ldr	r3, [r4, #4]
 8008cda:	42a2      	cmp	r2, r4
 8008cdc:	bf0c      	ite	eq
 8008cde:	600b      	streq	r3, [r1, #0]
 8008ce0:	6053      	strne	r3, [r2, #4]
 8008ce2:	4630      	mov	r0, r6
 8008ce4:	f000 f85a 	bl	8008d9c <__malloc_unlock>
 8008ce8:	f104 000b 	add.w	r0, r4, #11
 8008cec:	1d23      	adds	r3, r4, #4
 8008cee:	f020 0007 	bic.w	r0, r0, #7
 8008cf2:	1ac2      	subs	r2, r0, r3
 8008cf4:	d0cc      	beq.n	8008c90 <_malloc_r+0x20>
 8008cf6:	1a1b      	subs	r3, r3, r0
 8008cf8:	50a3      	str	r3, [r4, r2]
 8008cfa:	e7c9      	b.n	8008c90 <_malloc_r+0x20>
 8008cfc:	4622      	mov	r2, r4
 8008cfe:	6864      	ldr	r4, [r4, #4]
 8008d00:	e7cc      	b.n	8008c9c <_malloc_r+0x2c>
 8008d02:	1cc4      	adds	r4, r0, #3
 8008d04:	f024 0403 	bic.w	r4, r4, #3
 8008d08:	42a0      	cmp	r0, r4
 8008d0a:	d0e3      	beq.n	8008cd4 <_malloc_r+0x64>
 8008d0c:	1a21      	subs	r1, r4, r0
 8008d0e:	4630      	mov	r0, r6
 8008d10:	f000 f82e 	bl	8008d70 <_sbrk_r>
 8008d14:	3001      	adds	r0, #1
 8008d16:	d1dd      	bne.n	8008cd4 <_malloc_r+0x64>
 8008d18:	e7cf      	b.n	8008cba <_malloc_r+0x4a>
 8008d1a:	bf00      	nop
 8008d1c:	240092a4 	.word	0x240092a4
 8008d20:	240092a8 	.word	0x240092a8

08008d24 <_realloc_r>:
 8008d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d26:	4607      	mov	r7, r0
 8008d28:	4614      	mov	r4, r2
 8008d2a:	460e      	mov	r6, r1
 8008d2c:	b921      	cbnz	r1, 8008d38 <_realloc_r+0x14>
 8008d2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008d32:	4611      	mov	r1, r2
 8008d34:	f7ff bf9c 	b.w	8008c70 <_malloc_r>
 8008d38:	b922      	cbnz	r2, 8008d44 <_realloc_r+0x20>
 8008d3a:	f7ff ff49 	bl	8008bd0 <_free_r>
 8008d3e:	4625      	mov	r5, r4
 8008d40:	4628      	mov	r0, r5
 8008d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d44:	f000 f830 	bl	8008da8 <_malloc_usable_size_r>
 8008d48:	42a0      	cmp	r0, r4
 8008d4a:	d20f      	bcs.n	8008d6c <_realloc_r+0x48>
 8008d4c:	4621      	mov	r1, r4
 8008d4e:	4638      	mov	r0, r7
 8008d50:	f7ff ff8e 	bl	8008c70 <_malloc_r>
 8008d54:	4605      	mov	r5, r0
 8008d56:	2800      	cmp	r0, #0
 8008d58:	d0f2      	beq.n	8008d40 <_realloc_r+0x1c>
 8008d5a:	4631      	mov	r1, r6
 8008d5c:	4622      	mov	r2, r4
 8008d5e:	f7ff fbff 	bl	8008560 <memcpy>
 8008d62:	4631      	mov	r1, r6
 8008d64:	4638      	mov	r0, r7
 8008d66:	f7ff ff33 	bl	8008bd0 <_free_r>
 8008d6a:	e7e9      	b.n	8008d40 <_realloc_r+0x1c>
 8008d6c:	4635      	mov	r5, r6
 8008d6e:	e7e7      	b.n	8008d40 <_realloc_r+0x1c>

08008d70 <_sbrk_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	4d06      	ldr	r5, [pc, #24]	; (8008d8c <_sbrk_r+0x1c>)
 8008d74:	2300      	movs	r3, #0
 8008d76:	4604      	mov	r4, r0
 8008d78:	4608      	mov	r0, r1
 8008d7a:	602b      	str	r3, [r5, #0]
 8008d7c:	f7fa ff3c 	bl	8003bf8 <_sbrk>
 8008d80:	1c43      	adds	r3, r0, #1
 8008d82:	d102      	bne.n	8008d8a <_sbrk_r+0x1a>
 8008d84:	682b      	ldr	r3, [r5, #0]
 8008d86:	b103      	cbz	r3, 8008d8a <_sbrk_r+0x1a>
 8008d88:	6023      	str	r3, [r4, #0]
 8008d8a:	bd38      	pop	{r3, r4, r5, pc}
 8008d8c:	24019454 	.word	0x24019454

08008d90 <__malloc_lock>:
 8008d90:	4801      	ldr	r0, [pc, #4]	; (8008d98 <__malloc_lock+0x8>)
 8008d92:	f000 b811 	b.w	8008db8 <__retarget_lock_acquire_recursive>
 8008d96:	bf00      	nop
 8008d98:	2401945c 	.word	0x2401945c

08008d9c <__malloc_unlock>:
 8008d9c:	4801      	ldr	r0, [pc, #4]	; (8008da4 <__malloc_unlock+0x8>)
 8008d9e:	f000 b80c 	b.w	8008dba <__retarget_lock_release_recursive>
 8008da2:	bf00      	nop
 8008da4:	2401945c 	.word	0x2401945c

08008da8 <_malloc_usable_size_r>:
 8008da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dac:	1f18      	subs	r0, r3, #4
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	bfbc      	itt	lt
 8008db2:	580b      	ldrlt	r3, [r1, r0]
 8008db4:	18c0      	addlt	r0, r0, r3
 8008db6:	4770      	bx	lr

08008db8 <__retarget_lock_acquire_recursive>:
 8008db8:	4770      	bx	lr

08008dba <__retarget_lock_release_recursive>:
 8008dba:	4770      	bx	lr

08008dbc <_init>:
 8008dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dbe:	bf00      	nop
 8008dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dc2:	bc08      	pop	{r3}
 8008dc4:	469e      	mov	lr, r3
 8008dc6:	4770      	bx	lr

08008dc8 <_fini>:
 8008dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dca:	bf00      	nop
 8008dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dce:	bc08      	pop	{r3}
 8008dd0:	469e      	mov	lr, r3
 8008dd2:	4770      	bx	lr
