

================================================================
== Vitis HLS Report for 'aes_invRound'
================================================================
* Date:           Thu Apr 25 11:55:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   37|   37|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 37, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 37, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 0" [Downloads/aes_axis.cpp:337]   --->   Operation 38 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%state_addr_32 = getelementptr i8 %state, i64 0, i64 7"   --->   Operation 39 'getelementptr' 'state_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%state_addr_33 = getelementptr i8 %state, i64 0, i64 6" [Downloads/aes_axis.cpp:585]   --->   Operation 40 'getelementptr' 'state_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%tmp_109 = load i4 %state_addr_32" [Downloads/aes_axis.cpp:582]   --->   Operation 41 'load' 'tmp_109' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%state_load_32 = load i4 %state_addr_33" [Downloads/aes_axis.cpp:585]   --->   Operation 42 'load' 'state_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [Downloads/aes_axis.cpp:341]   --->   Operation 43 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%roundKey_addr17 = getelementptr i8 %roundKey, i64 0, i64 1" [Downloads/aes_axis.cpp:341]   --->   Operation 44 'getelementptr' 'roundKey_addr17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%roundKey_load_16 = load i4 %roundKey_addr17" [Downloads/aes_axis.cpp:341]   --->   Operation 45 'load' 'roundKey_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_31 = getelementptr i8 %state, i64 0, i64 4" [Downloads/aes_axis.cpp:569]   --->   Operation 46 'getelementptr' 'state_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_34 = getelementptr i8 %state, i64 0, i64 5"   --->   Operation 47 'getelementptr' 'state_addr_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%tmp_109 = load i4 %state_addr_32" [Downloads/aes_axis.cpp:582]   --->   Operation 48 'load' 'tmp_109' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%state_load_32 = load i4 %state_addr_33" [Downloads/aes_axis.cpp:585]   --->   Operation 49 'load' 'state_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%state_load_33 = load i4 %state_addr_34" [Downloads/aes_axis.cpp:585]   --->   Operation 50 'load' 'state_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%state_load_34 = load i4 %state_addr_31" [Downloads/aes_axis.cpp:585]   --->   Operation 51 'load' 'state_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln148_4 = zext i8 %tmp_109" [Downloads/aes_axis.cpp:148]   --->   Operation 52 'zext' 'zext_ln148_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%rsbox_addr_4 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_4" [Downloads/aes_axis.cpp:148]   --->   Operation 53 'getelementptr' 'rsbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%rsbox_load_4 = load i8 %rsbox_addr_4" [Downloads/aes_axis.cpp:148]   --->   Operation 54 'load' 'rsbox_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln148_7 = zext i8 %state_load_32" [Downloads/aes_axis.cpp:148]   --->   Operation 55 'zext' 'zext_ln148_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%rsbox_addr_7 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_7" [Downloads/aes_axis.cpp:148]   --->   Operation 56 'getelementptr' 'rsbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%rsbox_load_7 = load i8 %rsbox_addr_7" [Downloads/aes_axis.cpp:148]   --->   Operation 57 'load' 'rsbox_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 58 [1/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [Downloads/aes_axis.cpp:341]   --->   Operation 58 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%roundKey_load_16 = load i4 %roundKey_addr17" [Downloads/aes_axis.cpp:341]   --->   Operation 59 'load' 'roundKey_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%roundKey_addr_31 = getelementptr i8 %roundKey, i64 0, i64 2" [Downloads/aes_axis.cpp:341]   --->   Operation 60 'getelementptr' 'roundKey_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%roundKey_load_17 = load i4 %roundKey_addr_31" [Downloads/aes_axis.cpp:341]   --->   Operation 61 'load' 'roundKey_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%roundKey_addr_32 = getelementptr i8 %roundKey, i64 0, i64 3" [Downloads/aes_axis.cpp:341]   --->   Operation 62 'getelementptr' 'roundKey_addr_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%roundKey_load_18 = load i4 %roundKey_addr_32" [Downloads/aes_axis.cpp:341]   --->   Operation 63 'load' 'roundKey_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%state_load_33 = load i4 %state_addr_34" [Downloads/aes_axis.cpp:585]   --->   Operation 64 'load' 'state_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%state_load_34 = load i4 %state_addr_31" [Downloads/aes_axis.cpp:585]   --->   Operation 65 'load' 'state_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%state_addr_36 = getelementptr i8 %state, i64 0, i64 11"   --->   Operation 66 'getelementptr' 'state_addr_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%state_addr_37 = getelementptr i8 %state, i64 0, i64 10" [Downloads/aes_axis.cpp:585]   --->   Operation 67 'getelementptr' 'state_addr_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%tmp_110 = load i4 %state_addr_36" [Downloads/aes_axis.cpp:582]   --->   Operation 68 'load' 'tmp_110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%tmp_111 = load i4 %state_addr_37" [Downloads/aes_axis.cpp:585]   --->   Operation 69 'load' 'tmp_111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%rsbox_load_4 = load i8 %rsbox_addr_4" [Downloads/aes_axis.cpp:148]   --->   Operation 70 'load' 'rsbox_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln148_5 = zext i8 %state_load_34" [Downloads/aes_axis.cpp:148]   --->   Operation 71 'zext' 'zext_ln148_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%rsbox_addr_5 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_5" [Downloads/aes_axis.cpp:148]   --->   Operation 72 'getelementptr' 'rsbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%rsbox_load_5 = load i8 %rsbox_addr_5" [Downloads/aes_axis.cpp:148]   --->   Operation 73 'load' 'rsbox_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln148_6 = zext i8 %state_load_33" [Downloads/aes_axis.cpp:148]   --->   Operation 74 'zext' 'zext_ln148_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%rsbox_addr_6 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_6" [Downloads/aes_axis.cpp:148]   --->   Operation 75 'getelementptr' 'rsbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%rsbox_load_6 = load i8 %rsbox_addr_6" [Downloads/aes_axis.cpp:148]   --->   Operation 76 'load' 'rsbox_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%rsbox_load_7 = load i8 %rsbox_addr_7" [Downloads/aes_axis.cpp:148]   --->   Operation 77 'load' 'rsbox_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%roundKey_load_17 = load i4 %roundKey_addr_31" [Downloads/aes_axis.cpp:341]   --->   Operation 78 'load' 'roundKey_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%roundKey_load_18 = load i4 %roundKey_addr_32" [Downloads/aes_axis.cpp:341]   --->   Operation 79 'load' 'roundKey_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%roundKey_addr_33 = getelementptr i8 %roundKey, i64 0, i64 4" [Downloads/aes_axis.cpp:341]   --->   Operation 80 'getelementptr' 'roundKey_addr_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.32ns)   --->   "%roundKey_load_19 = load i4 %roundKey_addr_33" [Downloads/aes_axis.cpp:341]   --->   Operation 81 'load' 'roundKey_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%roundKey_addr_34 = getelementptr i8 %roundKey, i64 0, i64 5" [Downloads/aes_axis.cpp:341]   --->   Operation 82 'getelementptr' 'roundKey_addr_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%roundKey_load_20 = load i4 %roundKey_addr_34" [Downloads/aes_axis.cpp:341]   --->   Operation 83 'load' 'roundKey_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%state_addr_35 = getelementptr i8 %state, i64 0, i64 8" [Downloads/aes_axis.cpp:569]   --->   Operation 84 'getelementptr' 'state_addr_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%state_addr_38 = getelementptr i8 %state, i64 0, i64 9"   --->   Operation 85 'getelementptr' 'state_addr_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (2.32ns)   --->   "%tmp_110 = load i4 %state_addr_36" [Downloads/aes_axis.cpp:582]   --->   Operation 86 'load' 'tmp_110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 87 [1/2] (2.32ns)   --->   "%tmp_111 = load i4 %state_addr_37" [Downloads/aes_axis.cpp:585]   --->   Operation 87 'load' 'tmp_111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%state_load_37 = load i4 %state_addr_38" [Downloads/aes_axis.cpp:585]   --->   Operation 88 'load' 'state_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%state_load_38 = load i4 %state_addr_35" [Downloads/aes_axis.cpp:585]   --->   Operation 89 'load' 'state_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%rsbox_load_5 = load i8 %rsbox_addr_5" [Downloads/aes_axis.cpp:148]   --->   Operation 90 'load' 'rsbox_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%rsbox_load_6 = load i8 %rsbox_addr_6" [Downloads/aes_axis.cpp:148]   --->   Operation 91 'load' 'rsbox_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln148_8 = zext i8 %tmp_111" [Downloads/aes_axis.cpp:148]   --->   Operation 92 'zext' 'zext_ln148_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%rsbox_addr_8 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_8" [Downloads/aes_axis.cpp:148]   --->   Operation 93 'getelementptr' 'rsbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%rsbox_load_8 = load i8 %rsbox_addr_8" [Downloads/aes_axis.cpp:148]   --->   Operation 94 'load' 'rsbox_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln148_9 = zext i8 %tmp_110" [Downloads/aes_axis.cpp:148]   --->   Operation 95 'zext' 'zext_ln148_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%rsbox_addr_9 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_9" [Downloads/aes_axis.cpp:148]   --->   Operation 96 'getelementptr' 'rsbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%rsbox_load_9 = load i8 %rsbox_addr_9" [Downloads/aes_axis.cpp:148]   --->   Operation 97 'load' 'rsbox_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 98 [1/2] (2.32ns)   --->   "%roundKey_load_19 = load i4 %roundKey_addr_33" [Downloads/aes_axis.cpp:341]   --->   Operation 98 'load' 'roundKey_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 99 [1/1] (0.99ns)   --->   "%cpy_16 = xor i8 %roundKey_load_19, i8 %rsbox_load_4" [Downloads/aes_axis.cpp:341]   --->   Operation 99 'xor' 'cpy_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.32ns)   --->   "%roundKey_load_20 = load i4 %roundKey_addr_34" [Downloads/aes_axis.cpp:341]   --->   Operation 100 'load' 'roundKey_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 101 [1/1] (0.99ns)   --->   "%cpy_20 = xor i8 %roundKey_load_20, i8 %rsbox_load_5" [Downloads/aes_axis.cpp:341]   --->   Operation 101 'xor' 'cpy_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%roundKey_addr_35 = getelementptr i8 %roundKey, i64 0, i64 6" [Downloads/aes_axis.cpp:341]   --->   Operation 102 'getelementptr' 'roundKey_addr_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (2.32ns)   --->   "%roundKey_load_21 = load i4 %roundKey_addr_35" [Downloads/aes_axis.cpp:341]   --->   Operation 103 'load' 'roundKey_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%roundKey_addr_36 = getelementptr i8 %roundKey, i64 0, i64 7" [Downloads/aes_axis.cpp:341]   --->   Operation 104 'getelementptr' 'roundKey_addr_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (2.32ns)   --->   "%roundKey_load_22 = load i4 %roundKey_addr_36" [Downloads/aes_axis.cpp:341]   --->   Operation 105 'load' 'roundKey_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 106 [1/2] (2.32ns)   --->   "%state_load_37 = load i4 %state_addr_38" [Downloads/aes_axis.cpp:585]   --->   Operation 106 'load' 'state_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 107 [1/2] (2.32ns)   --->   "%state_load_38 = load i4 %state_addr_35" [Downloads/aes_axis.cpp:585]   --->   Operation 107 'load' 'state_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%state_addr_40 = getelementptr i8 %state, i64 0, i64 15"   --->   Operation 108 'getelementptr' 'state_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%state_addr_41 = getelementptr i8 %state, i64 0, i64 14" [Downloads/aes_axis.cpp:585]   --->   Operation 109 'getelementptr' 'state_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (2.32ns)   --->   "%tmp_112 = load i4 %state_addr_40" [Downloads/aes_axis.cpp:582]   --->   Operation 110 'load' 'tmp_112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 111 [2/2] (2.32ns)   --->   "%tmp_113 = load i4 %state_addr_41" [Downloads/aes_axis.cpp:585]   --->   Operation 111 'load' 'tmp_113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 112 [1/2] (3.25ns)   --->   "%rsbox_load_8 = load i8 %rsbox_addr_8" [Downloads/aes_axis.cpp:148]   --->   Operation 112 'load' 'rsbox_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 113 [1/2] (3.25ns)   --->   "%rsbox_load_9 = load i8 %rsbox_addr_9" [Downloads/aes_axis.cpp:148]   --->   Operation 113 'load' 'rsbox_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln148_10 = zext i8 %state_load_38" [Downloads/aes_axis.cpp:148]   --->   Operation 114 'zext' 'zext_ln148_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%rsbox_addr_10 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_10" [Downloads/aes_axis.cpp:148]   --->   Operation 115 'getelementptr' 'rsbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%rsbox_load_10 = load i8 %rsbox_addr_10" [Downloads/aes_axis.cpp:148]   --->   Operation 116 'load' 'rsbox_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln148_11 = zext i8 %state_load_37" [Downloads/aes_axis.cpp:148]   --->   Operation 117 'zext' 'zext_ln148_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%rsbox_addr_11 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_11" [Downloads/aes_axis.cpp:148]   --->   Operation 118 'getelementptr' 'rsbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%rsbox_load_11 = load i8 %rsbox_addr_11" [Downloads/aes_axis.cpp:148]   --->   Operation 119 'load' 'rsbox_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 120 [1/2] (2.32ns)   --->   "%roundKey_load_21 = load i4 %roundKey_addr_35" [Downloads/aes_axis.cpp:341]   --->   Operation 120 'load' 'roundKey_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 121 [1/1] (0.99ns)   --->   "%cpy_24 = xor i8 %roundKey_load_21, i8 %rsbox_load_6" [Downloads/aes_axis.cpp:341]   --->   Operation 121 'xor' 'cpy_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (2.32ns)   --->   "%roundKey_load_22 = load i4 %roundKey_addr_36" [Downloads/aes_axis.cpp:341]   --->   Operation 122 'load' 'roundKey_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 123 [1/1] (0.99ns)   --->   "%cpy_28 = xor i8 %roundKey_load_22, i8 %rsbox_load_7" [Downloads/aes_axis.cpp:341]   --->   Operation 123 'xor' 'cpy_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%roundKey_addr_37 = getelementptr i8 %roundKey, i64 0, i64 8" [Downloads/aes_axis.cpp:341]   --->   Operation 124 'getelementptr' 'roundKey_addr_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (2.32ns)   --->   "%roundKey_load_23 = load i4 %roundKey_addr_37" [Downloads/aes_axis.cpp:341]   --->   Operation 125 'load' 'roundKey_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%roundKey_addr_38 = getelementptr i8 %roundKey, i64 0, i64 9" [Downloads/aes_axis.cpp:341]   --->   Operation 126 'getelementptr' 'roundKey_addr_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (2.32ns)   --->   "%roundKey_load_24 = load i4 %roundKey_addr_38" [Downloads/aes_axis.cpp:341]   --->   Operation 127 'load' 'roundKey_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 128 [1/1] (4.99ns)   --->   "%tmp_48 = call i8 @galois_multiplication, i8 %cpy_16, i4 11" [Downloads/aes_axis.cpp:629]   --->   Operation 128 'call' 'tmp_48' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [1/1] (4.99ns)   --->   "%tmp_49 = call i8 @galois_multiplication, i8 %cpy_16, i4 14" [Downloads/aes_axis.cpp:630]   --->   Operation 129 'call' 'tmp_49' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%state_addr_39 = getelementptr i8 %state, i64 0, i64 12" [Downloads/aes_axis.cpp:569]   --->   Operation 130 'getelementptr' 'state_addr_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%state_addr_42 = getelementptr i8 %state, i64 0, i64 13"   --->   Operation 131 'getelementptr' 'state_addr_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/2] (2.32ns)   --->   "%tmp_112 = load i4 %state_addr_40" [Downloads/aes_axis.cpp:582]   --->   Operation 132 'load' 'tmp_112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 133 [1/2] (2.32ns)   --->   "%tmp_113 = load i4 %state_addr_41" [Downloads/aes_axis.cpp:585]   --->   Operation 133 'load' 'tmp_113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%tmp_114 = load i4 %state_addr_42" [Downloads/aes_axis.cpp:585]   --->   Operation 134 'load' 'tmp_114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 135 [2/2] (2.32ns)   --->   "%state_load_41 = load i4 %state_addr_39" [Downloads/aes_axis.cpp:585]   --->   Operation 135 'load' 'state_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 136 [1/2] (3.25ns)   --->   "%rsbox_load_10 = load i8 %rsbox_addr_10" [Downloads/aes_axis.cpp:148]   --->   Operation 136 'load' 'rsbox_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 137 [1/2] (3.25ns)   --->   "%rsbox_load_11 = load i8 %rsbox_addr_11" [Downloads/aes_axis.cpp:148]   --->   Operation 137 'load' 'rsbox_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln148_13 = zext i8 %tmp_113" [Downloads/aes_axis.cpp:148]   --->   Operation 138 'zext' 'zext_ln148_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%rsbox_addr_13 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_13" [Downloads/aes_axis.cpp:148]   --->   Operation 139 'getelementptr' 'rsbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%rsbox_load_13 = load i8 %rsbox_addr_13" [Downloads/aes_axis.cpp:148]   --->   Operation 140 'load' 'rsbox_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln148_14 = zext i8 %tmp_112" [Downloads/aes_axis.cpp:148]   --->   Operation 141 'zext' 'zext_ln148_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%rsbox_addr_14 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_14" [Downloads/aes_axis.cpp:148]   --->   Operation 142 'getelementptr' 'rsbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (3.25ns)   --->   "%rsbox_load_14 = load i8 %rsbox_addr_14" [Downloads/aes_axis.cpp:148]   --->   Operation 143 'load' 'rsbox_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 144 [1/2] (2.32ns)   --->   "%roundKey_load_23 = load i4 %roundKey_addr_37" [Downloads/aes_axis.cpp:341]   --->   Operation 144 'load' 'roundKey_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 145 [1/1] (0.99ns)   --->   "%cpy_17 = xor i8 %roundKey_load_23, i8 %rsbox_load_8" [Downloads/aes_axis.cpp:341]   --->   Operation 145 'xor' 'cpy_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/2] (2.32ns)   --->   "%roundKey_load_24 = load i4 %roundKey_addr_38" [Downloads/aes_axis.cpp:341]   --->   Operation 146 'load' 'roundKey_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 147 [1/1] (0.99ns)   --->   "%cpy_21 = xor i8 %roundKey_load_24, i8 %rsbox_load_9" [Downloads/aes_axis.cpp:341]   --->   Operation 147 'xor' 'cpy_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%roundKey_addr_39 = getelementptr i8 %roundKey, i64 0, i64 10" [Downloads/aes_axis.cpp:341]   --->   Operation 148 'getelementptr' 'roundKey_addr_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (2.32ns)   --->   "%roundKey_load_25 = load i4 %roundKey_addr_39" [Downloads/aes_axis.cpp:341]   --->   Operation 149 'load' 'roundKey_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%roundKey_addr_40 = getelementptr i8 %roundKey, i64 0, i64 11" [Downloads/aes_axis.cpp:341]   --->   Operation 150 'getelementptr' 'roundKey_addr_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [2/2] (2.32ns)   --->   "%roundKey_load_26 = load i4 %roundKey_addr_40" [Downloads/aes_axis.cpp:341]   --->   Operation 151 'load' 'roundKey_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 152 [1/1] (4.99ns)   --->   "%tmp_54 = call i8 @galois_multiplication, i8 %cpy_16, i4 9" [Downloads/aes_axis.cpp:635]   --->   Operation 152 'call' 'tmp_54' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [1/1] (4.99ns)   --->   "%tmp_59 = call i8 @galois_multiplication, i8 %cpy_16, i4 13" [Downloads/aes_axis.cpp:640]   --->   Operation 153 'call' 'tmp_59' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 0" [Downloads/aes_axis.cpp:591]   --->   Operation 154 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/2] (2.32ns)   --->   "%tmp_114 = load i4 %state_addr_42" [Downloads/aes_axis.cpp:585]   --->   Operation 155 'load' 'tmp_114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 156 [1/2] (2.32ns)   --->   "%state_load_41 = load i4 %state_addr_39" [Downloads/aes_axis.cpp:585]   --->   Operation 156 'load' 'state_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 157 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [Downloads/aes_axis.cpp:559]   --->   Operation 157 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%state_addr_43 = getelementptr i8 %state, i64 0, i64 1" [Downloads/aes_axis.cpp:559]   --->   Operation 158 'getelementptr' 'state_addr_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [2/2] (2.32ns)   --->   "%state_load_42 = load i4 %state_addr_43" [Downloads/aes_axis.cpp:559]   --->   Operation 159 'load' 'state_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln148_12 = zext i8 %tmp_114" [Downloads/aes_axis.cpp:148]   --->   Operation 160 'zext' 'zext_ln148_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%rsbox_addr_12 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_12" [Downloads/aes_axis.cpp:148]   --->   Operation 161 'getelementptr' 'rsbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [2/2] (3.25ns)   --->   "%rsbox_load_12 = load i8 %rsbox_addr_12" [Downloads/aes_axis.cpp:148]   --->   Operation 162 'load' 'rsbox_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 163 [1/2] (3.25ns)   --->   "%rsbox_load_13 = load i8 %rsbox_addr_13" [Downloads/aes_axis.cpp:148]   --->   Operation 163 'load' 'rsbox_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 164 [1/2] (3.25ns)   --->   "%rsbox_load_14 = load i8 %rsbox_addr_14" [Downloads/aes_axis.cpp:148]   --->   Operation 164 'load' 'rsbox_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln148_15 = zext i8 %state_load_41" [Downloads/aes_axis.cpp:148]   --->   Operation 165 'zext' 'zext_ln148_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%rsbox_addr_15 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_15" [Downloads/aes_axis.cpp:148]   --->   Operation 166 'getelementptr' 'rsbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (3.25ns)   --->   "%rsbox_load_15 = load i8 %rsbox_addr_15" [Downloads/aes_axis.cpp:148]   --->   Operation 167 'load' 'rsbox_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 168 [1/2] (2.32ns)   --->   "%roundKey_load_25 = load i4 %roundKey_addr_39" [Downloads/aes_axis.cpp:341]   --->   Operation 168 'load' 'roundKey_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 169 [1/1] (0.99ns)   --->   "%cpy_25 = xor i8 %roundKey_load_25, i8 %rsbox_load_10" [Downloads/aes_axis.cpp:341]   --->   Operation 169 'xor' 'cpy_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/2] (2.32ns)   --->   "%roundKey_load_26 = load i4 %roundKey_addr_40" [Downloads/aes_axis.cpp:341]   --->   Operation 170 'load' 'roundKey_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 171 [1/1] (0.99ns)   --->   "%cpy_29 = xor i8 %roundKey_load_26, i8 %rsbox_load_11" [Downloads/aes_axis.cpp:341]   --->   Operation 171 'xor' 'cpy_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%roundKey_addr_41 = getelementptr i8 %roundKey, i64 0, i64 12" [Downloads/aes_axis.cpp:341]   --->   Operation 172 'getelementptr' 'roundKey_addr_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (2.32ns)   --->   "%roundKey_load_27 = load i4 %roundKey_addr_41" [Downloads/aes_axis.cpp:341]   --->   Operation 173 'load' 'roundKey_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%roundKey_addr_42 = getelementptr i8 %roundKey, i64 0, i64 13" [Downloads/aes_axis.cpp:341]   --->   Operation 174 'getelementptr' 'roundKey_addr_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [2/2] (2.32ns)   --->   "%roundKey_load_28 = load i4 %roundKey_addr_42" [Downloads/aes_axis.cpp:341]   --->   Operation 175 'load' 'roundKey_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 176 [1/1] (4.99ns)   --->   "%tmp_47 = call i8 @galois_multiplication, i8 %cpy_17, i4 13" [Downloads/aes_axis.cpp:628]   --->   Operation 176 'call' 'tmp_47' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [1/1] (4.99ns)   --->   "%tmp_52 = call i8 @galois_multiplication, i8 %cpy_17, i4 11" [Downloads/aes_axis.cpp:633]   --->   Operation 177 'call' 'tmp_52' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 178 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [Downloads/aes_axis.cpp:559]   --->   Operation 178 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i8 %state_load" [Downloads/aes_axis.cpp:148]   --->   Operation 179 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%rsbox_addr = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148" [Downloads/aes_axis.cpp:148]   --->   Operation 180 'getelementptr' 'rsbox_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (3.25ns)   --->   "%rsbox_load = load i8 %rsbox_addr" [Downloads/aes_axis.cpp:148]   --->   Operation 181 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 182 [1/2] (2.32ns)   --->   "%state_load_42 = load i4 %state_addr_43" [Downloads/aes_axis.cpp:559]   --->   Operation 182 'load' 'state_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i8 %state_load_42" [Downloads/aes_axis.cpp:148]   --->   Operation 183 'zext' 'zext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%rsbox_addr_1 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_1" [Downloads/aes_axis.cpp:148]   --->   Operation 184 'getelementptr' 'rsbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (3.25ns)   --->   "%rsbox_load_1 = load i8 %rsbox_addr_1" [Downloads/aes_axis.cpp:148]   --->   Operation 185 'load' 'rsbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%state_addr_44 = getelementptr i8 %state, i64 0, i64 2" [Downloads/aes_axis.cpp:559]   --->   Operation 186 'getelementptr' 'state_addr_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [2/2] (2.32ns)   --->   "%state_load_43 = load i4 %state_addr_44" [Downloads/aes_axis.cpp:559]   --->   Operation 187 'load' 'state_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%state_addr_45 = getelementptr i8 %state, i64 0, i64 3" [Downloads/aes_axis.cpp:559]   --->   Operation 188 'getelementptr' 'state_addr_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [2/2] (2.32ns)   --->   "%state_load_44 = load i4 %state_addr_45" [Downloads/aes_axis.cpp:559]   --->   Operation 189 'load' 'state_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 190 [1/2] (3.25ns)   --->   "%rsbox_load_12 = load i8 %rsbox_addr_12" [Downloads/aes_axis.cpp:148]   --->   Operation 190 'load' 'rsbox_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 191 [1/2] (3.25ns)   --->   "%rsbox_load_15 = load i8 %rsbox_addr_15" [Downloads/aes_axis.cpp:148]   --->   Operation 191 'load' 'rsbox_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 192 [1/2] (2.32ns)   --->   "%roundKey_load_27 = load i4 %roundKey_addr_41" [Downloads/aes_axis.cpp:341]   --->   Operation 192 'load' 'roundKey_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 193 [1/1] (0.99ns)   --->   "%cpy_18 = xor i8 %roundKey_load_27, i8 %rsbox_load_12" [Downloads/aes_axis.cpp:341]   --->   Operation 193 'xor' 'cpy_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/2] (2.32ns)   --->   "%roundKey_load_28 = load i4 %roundKey_addr_42" [Downloads/aes_axis.cpp:341]   --->   Operation 194 'load' 'roundKey_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 195 [1/1] (0.99ns)   --->   "%cpy_22 = xor i8 %roundKey_load_28, i8 %rsbox_load_13" [Downloads/aes_axis.cpp:341]   --->   Operation 195 'xor' 'cpy_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%roundKey_addr_43 = getelementptr i8 %roundKey, i64 0, i64 14" [Downloads/aes_axis.cpp:341]   --->   Operation 196 'getelementptr' 'roundKey_addr_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [2/2] (2.32ns)   --->   "%roundKey_load_29 = load i4 %roundKey_addr_43" [Downloads/aes_axis.cpp:341]   --->   Operation 197 'load' 'roundKey_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%roundKey_addr_44 = getelementptr i8 %roundKey, i64 0, i64 15" [Downloads/aes_axis.cpp:341]   --->   Operation 198 'getelementptr' 'roundKey_addr_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [2/2] (2.32ns)   --->   "%roundKey_load_30 = load i4 %roundKey_addr_44" [Downloads/aes_axis.cpp:341]   --->   Operation 199 'load' 'roundKey_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 200 [1/1] (4.99ns)   --->   "%tmp_53 = call i8 @galois_multiplication, i8 %cpy_17, i4 14" [Downloads/aes_axis.cpp:634]   --->   Operation 200 'call' 'tmp_53' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 201 [1/1] (4.99ns)   --->   "%tmp_58 = call i8 @galois_multiplication, i8 %cpy_17, i4 9" [Downloads/aes_axis.cpp:639]   --->   Operation 201 'call' 'tmp_58' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 202 [1/2] (3.25ns)   --->   "%rsbox_load = load i8 %rsbox_addr" [Downloads/aes_axis.cpp:148]   --->   Operation 202 'load' 'rsbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 203 [1/2] (3.25ns)   --->   "%rsbox_load_1 = load i8 %rsbox_addr_1" [Downloads/aes_axis.cpp:148]   --->   Operation 203 'load' 'rsbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 204 [1/2] (2.32ns)   --->   "%state_load_43 = load i4 %state_addr_44" [Downloads/aes_axis.cpp:559]   --->   Operation 204 'load' 'state_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln148_2 = zext i8 %state_load_43" [Downloads/aes_axis.cpp:148]   --->   Operation 205 'zext' 'zext_ln148_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%rsbox_addr_2 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_2" [Downloads/aes_axis.cpp:148]   --->   Operation 206 'getelementptr' 'rsbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [2/2] (3.25ns)   --->   "%rsbox_load_2 = load i8 %rsbox_addr_2" [Downloads/aes_axis.cpp:148]   --->   Operation 207 'load' 'rsbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 208 [1/2] (2.32ns)   --->   "%state_load_44 = load i4 %state_addr_45" [Downloads/aes_axis.cpp:559]   --->   Operation 208 'load' 'state_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln148_3 = zext i8 %state_load_44" [Downloads/aes_axis.cpp:148]   --->   Operation 209 'zext' 'zext_ln148_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%rsbox_addr_3 = getelementptr i8 %rsbox, i64 0, i64 %zext_ln148_3" [Downloads/aes_axis.cpp:148]   --->   Operation 210 'getelementptr' 'rsbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [2/2] (3.25ns)   --->   "%rsbox_load_3 = load i8 %rsbox_addr_3" [Downloads/aes_axis.cpp:148]   --->   Operation 211 'load' 'rsbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 212 [1/1] (0.99ns)   --->   "%cpy = xor i8 %roundKey_load, i8 %rsbox_load" [Downloads/aes_axis.cpp:341]   --->   Operation 212 'xor' 'cpy' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.99ns)   --->   "%cpy_19 = xor i8 %roundKey_load_16, i8 %rsbox_load_1" [Downloads/aes_axis.cpp:341]   --->   Operation 213 'xor' 'cpy_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/2] (2.32ns)   --->   "%roundKey_load_29 = load i4 %roundKey_addr_43" [Downloads/aes_axis.cpp:341]   --->   Operation 214 'load' 'roundKey_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 215 [1/1] (0.99ns)   --->   "%cpy_26 = xor i8 %roundKey_load_29, i8 %rsbox_load_14" [Downloads/aes_axis.cpp:341]   --->   Operation 215 'xor' 'cpy_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/2] (2.32ns)   --->   "%roundKey_load_30 = load i4 %roundKey_addr_44" [Downloads/aes_axis.cpp:341]   --->   Operation 216 'load' 'roundKey_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 217 [1/1] (0.99ns)   --->   "%cpy_30 = xor i8 %roundKey_load_30, i8 %rsbox_load_15" [Downloads/aes_axis.cpp:341]   --->   Operation 217 'xor' 'cpy_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (4.99ns)   --->   "%tmp_s = call i8 @galois_multiplication, i8 %cpy_18, i4 9" [Downloads/aes_axis.cpp:627]   --->   Operation 218 'call' 'tmp_s' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 219 [1/1] (4.99ns)   --->   "%tmp_51 = call i8 @galois_multiplication, i8 %cpy_18, i4 13" [Downloads/aes_axis.cpp:632]   --->   Operation 219 'call' 'tmp_51' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.98>
ST_10 : Operation 220 [1/2] (3.25ns)   --->   "%rsbox_load_2 = load i8 %rsbox_addr_2" [Downloads/aes_axis.cpp:148]   --->   Operation 220 'load' 'rsbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 221 [1/2] (3.25ns)   --->   "%rsbox_load_3 = load i8 %rsbox_addr_3" [Downloads/aes_axis.cpp:148]   --->   Operation 221 'load' 'rsbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_2P">   --->   Core 99 'ROM_2P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 2> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 222 [1/1] (0.99ns)   --->   "%cpy_23 = xor i8 %roundKey_load_17, i8 %rsbox_load_2" [Downloads/aes_axis.cpp:341]   --->   Operation 222 'xor' 'cpy_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.99ns)   --->   "%cpy_27 = xor i8 %roundKey_load_18, i8 %rsbox_load_3" [Downloads/aes_axis.cpp:341]   --->   Operation 223 'xor' 'cpy_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (4.99ns)   --->   "%tmp = call i8 @galois_multiplication, i8 %cpy, i4 14" [Downloads/aes_axis.cpp:626]   --->   Operation 224 'call' 'tmp' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628)   --->   "%xor_ln628_4 = xor i8 %tmp_s, i8 %tmp" [Downloads/aes_axis.cpp:628]   --->   Operation 225 'xor' 'xor_ln628_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628)   --->   "%xor_ln628_5 = xor i8 %tmp_47, i8 %tmp_48" [Downloads/aes_axis.cpp:628]   --->   Operation 226 'xor' 'xor_ln628_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln628 = xor i8 %xor_ln628_5, i8 %xor_ln628_4" [Downloads/aes_axis.cpp:628]   --->   Operation 227 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (4.99ns)   --->   "%tmp_50 = call i8 @galois_multiplication, i8 %cpy, i4 9" [Downloads/aes_axis.cpp:631]   --->   Operation 228 'call' 'tmp_50' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632)   --->   "%xor_ln632_4 = xor i8 %tmp_50, i8 %tmp_49" [Downloads/aes_axis.cpp:632]   --->   Operation 229 'xor' 'xor_ln632_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632)   --->   "%xor_ln632_5 = xor i8 %tmp_51, i8 %tmp_52" [Downloads/aes_axis.cpp:632]   --->   Operation 230 'xor' 'xor_ln632_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln632 = xor i8 %xor_ln632_5, i8 %xor_ln632_4" [Downloads/aes_axis.cpp:632]   --->   Operation 231 'xor' 'xor_ln632' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.98>
ST_11 : Operation 232 [1/1] (4.99ns)   --->   "%tmp_55 = call i8 @galois_multiplication, i8 %cpy, i4 13" [Downloads/aes_axis.cpp:636]   --->   Operation 232 'call' 'tmp_55' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 233 [1/1] (4.99ns)   --->   "%tmp_56 = call i8 @galois_multiplication, i8 %cpy_18, i4 11" [Downloads/aes_axis.cpp:637]   --->   Operation 233 'call' 'tmp_56' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636)   --->   "%xor_ln636_4 = xor i8 %tmp_54, i8 %tmp_53" [Downloads/aes_axis.cpp:636]   --->   Operation 234 'xor' 'xor_ln636_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636)   --->   "%xor_ln636_5 = xor i8 %tmp_55, i8 %tmp_56" [Downloads/aes_axis.cpp:636]   --->   Operation 235 'xor' 'xor_ln636_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln636 = xor i8 %xor_ln636_5, i8 %xor_ln636_4" [Downloads/aes_axis.cpp:636]   --->   Operation 236 'xor' 'xor_ln636' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln628, i4 %state_addr" [Downloads/aes_axis.cpp:613]   --->   Operation 237 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 238 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln632, i4 %state_addr_31" [Downloads/aes_axis.cpp:613]   --->   Operation 238 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 5.98>
ST_12 : Operation 239 [1/1] (4.99ns)   --->   "%tmp_57 = call i8 @galois_multiplication, i8 %cpy_18, i4 14" [Downloads/aes_axis.cpp:638]   --->   Operation 239 'call' 'tmp_57' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 240 [1/1] (4.99ns)   --->   "%tmp_60 = call i8 @galois_multiplication, i8 %cpy, i4 11" [Downloads/aes_axis.cpp:641]   --->   Operation 240 'call' 'tmp_60' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640)   --->   "%xor_ln640_4 = xor i8 %tmp_58, i8 %tmp_57" [Downloads/aes_axis.cpp:640]   --->   Operation 241 'xor' 'xor_ln640_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640)   --->   "%xor_ln640_5 = xor i8 %tmp_59, i8 %tmp_60" [Downloads/aes_axis.cpp:640]   --->   Operation 242 'xor' 'xor_ln640_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln640 = xor i8 %xor_ln640_5, i8 %xor_ln640_4" [Downloads/aes_axis.cpp:640]   --->   Operation 243 'xor' 'xor_ln640' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln636, i4 %state_addr_35" [Downloads/aes_axis.cpp:613]   --->   Operation 244 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 4.99>
ST_13 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln640, i4 %state_addr_39" [Downloads/aes_axis.cpp:613]   --->   Operation 245 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 246 [1/1] (4.99ns)   --->   "%tmp_61 = call i8 @galois_multiplication, i8 %cpy_19, i4 14" [Downloads/aes_axis.cpp:626]   --->   Operation 246 'call' 'tmp_61' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 247 [1/1] (4.99ns)   --->   "%tmp_62 = call i8 @galois_multiplication, i8 %cpy_22, i4 9" [Downloads/aes_axis.cpp:627]   --->   Operation 247 'call' 'tmp_62' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.98>
ST_14 : Operation 248 [1/1] (4.99ns)   --->   "%tmp_63 = call i8 @galois_multiplication, i8 %cpy_21, i4 13" [Downloads/aes_axis.cpp:628]   --->   Operation 248 'call' 'tmp_63' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 249 [1/1] (4.99ns)   --->   "%tmp_64 = call i8 @galois_multiplication, i8 %cpy_20, i4 11" [Downloads/aes_axis.cpp:629]   --->   Operation 249 'call' 'tmp_64' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628_1)   --->   "%xor_ln628_6 = xor i8 %tmp_62, i8 %tmp_61" [Downloads/aes_axis.cpp:628]   --->   Operation 250 'xor' 'xor_ln628_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628_1)   --->   "%xor_ln628_7 = xor i8 %tmp_63, i8 %tmp_64" [Downloads/aes_axis.cpp:628]   --->   Operation 251 'xor' 'xor_ln628_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln628_1 = xor i8 %xor_ln628_7, i8 %xor_ln628_6" [Downloads/aes_axis.cpp:628]   --->   Operation 252 'xor' 'xor_ln628_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.99>
ST_15 : Operation 253 [1/1] (4.99ns)   --->   "%tmp_65 = call i8 @galois_multiplication, i8 %cpy_20, i4 14" [Downloads/aes_axis.cpp:630]   --->   Operation 253 'call' 'tmp_65' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 254 [1/1] (4.99ns)   --->   "%tmp_66 = call i8 @galois_multiplication, i8 %cpy_19, i4 9" [Downloads/aes_axis.cpp:631]   --->   Operation 254 'call' 'tmp_66' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 255 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln628_1, i4 %state_addr_43" [Downloads/aes_axis.cpp:613]   --->   Operation 255 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 5.98>
ST_16 : Operation 256 [1/1] (4.99ns)   --->   "%tmp_67 = call i8 @galois_multiplication, i8 %cpy_22, i4 13" [Downloads/aes_axis.cpp:632]   --->   Operation 256 'call' 'tmp_67' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 257 [1/1] (4.99ns)   --->   "%tmp_68 = call i8 @galois_multiplication, i8 %cpy_21, i4 11" [Downloads/aes_axis.cpp:633]   --->   Operation 257 'call' 'tmp_68' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632_1)   --->   "%xor_ln632_6 = xor i8 %tmp_66, i8 %tmp_65" [Downloads/aes_axis.cpp:632]   --->   Operation 258 'xor' 'xor_ln632_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632_1)   --->   "%xor_ln632_7 = xor i8 %tmp_67, i8 %tmp_68" [Downloads/aes_axis.cpp:632]   --->   Operation 259 'xor' 'xor_ln632_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln632_1 = xor i8 %xor_ln632_7, i8 %xor_ln632_6" [Downloads/aes_axis.cpp:632]   --->   Operation 260 'xor' 'xor_ln632_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.99>
ST_17 : Operation 261 [1/1] (4.99ns)   --->   "%tmp_69 = call i8 @galois_multiplication, i8 %cpy_21, i4 14" [Downloads/aes_axis.cpp:634]   --->   Operation 261 'call' 'tmp_69' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 262 [1/1] (4.99ns)   --->   "%tmp_70 = call i8 @galois_multiplication, i8 %cpy_20, i4 9" [Downloads/aes_axis.cpp:635]   --->   Operation 262 'call' 'tmp_70' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 263 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln632_1, i4 %state_addr_34" [Downloads/aes_axis.cpp:613]   --->   Operation 263 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 5.98>
ST_18 : Operation 264 [1/1] (4.99ns)   --->   "%tmp_71 = call i8 @galois_multiplication, i8 %cpy_19, i4 13" [Downloads/aes_axis.cpp:636]   --->   Operation 264 'call' 'tmp_71' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 265 [1/1] (4.99ns)   --->   "%tmp_72 = call i8 @galois_multiplication, i8 %cpy_22, i4 11" [Downloads/aes_axis.cpp:637]   --->   Operation 265 'call' 'tmp_72' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636_1)   --->   "%xor_ln636_6 = xor i8 %tmp_70, i8 %tmp_69" [Downloads/aes_axis.cpp:636]   --->   Operation 266 'xor' 'xor_ln636_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636_1)   --->   "%xor_ln636_7 = xor i8 %tmp_71, i8 %tmp_72" [Downloads/aes_axis.cpp:636]   --->   Operation 267 'xor' 'xor_ln636_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 268 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln636_1 = xor i8 %xor_ln636_7, i8 %xor_ln636_6" [Downloads/aes_axis.cpp:636]   --->   Operation 268 'xor' 'xor_ln636_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.99>
ST_19 : Operation 269 [1/1] (4.99ns)   --->   "%tmp_73 = call i8 @galois_multiplication, i8 %cpy_22, i4 14" [Downloads/aes_axis.cpp:638]   --->   Operation 269 'call' 'tmp_73' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 270 [1/1] (4.99ns)   --->   "%tmp_74 = call i8 @galois_multiplication, i8 %cpy_21, i4 9" [Downloads/aes_axis.cpp:639]   --->   Operation 270 'call' 'tmp_74' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 271 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln636_1, i4 %state_addr_38" [Downloads/aes_axis.cpp:613]   --->   Operation 271 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 5.98>
ST_20 : Operation 272 [1/1] (4.99ns)   --->   "%tmp_75 = call i8 @galois_multiplication, i8 %cpy_20, i4 13" [Downloads/aes_axis.cpp:640]   --->   Operation 272 'call' 'tmp_75' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 273 [1/1] (4.99ns)   --->   "%tmp_76 = call i8 @galois_multiplication, i8 %cpy_19, i4 11" [Downloads/aes_axis.cpp:641]   --->   Operation 273 'call' 'tmp_76' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640_1)   --->   "%xor_ln640_6 = xor i8 %tmp_74, i8 %tmp_73" [Downloads/aes_axis.cpp:640]   --->   Operation 274 'xor' 'xor_ln640_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640_1)   --->   "%xor_ln640_7 = xor i8 %tmp_75, i8 %tmp_76" [Downloads/aes_axis.cpp:640]   --->   Operation 275 'xor' 'xor_ln640_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln640_1 = xor i8 %xor_ln640_7, i8 %xor_ln640_6" [Downloads/aes_axis.cpp:640]   --->   Operation 276 'xor' 'xor_ln640_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.99>
ST_21 : Operation 277 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln640_1, i4 %state_addr_42" [Downloads/aes_axis.cpp:613]   --->   Operation 277 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 278 [1/1] (4.99ns)   --->   "%tmp_77 = call i8 @galois_multiplication, i8 %cpy_23, i4 14" [Downloads/aes_axis.cpp:626]   --->   Operation 278 'call' 'tmp_77' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 279 [1/1] (4.99ns)   --->   "%tmp_78 = call i8 @galois_multiplication, i8 %cpy_26, i4 9" [Downloads/aes_axis.cpp:627]   --->   Operation 279 'call' 'tmp_78' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.98>
ST_22 : Operation 280 [1/1] (4.99ns)   --->   "%tmp_79 = call i8 @galois_multiplication, i8 %cpy_25, i4 13" [Downloads/aes_axis.cpp:628]   --->   Operation 280 'call' 'tmp_79' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 281 [1/1] (4.99ns)   --->   "%tmp_80 = call i8 @galois_multiplication, i8 %cpy_24, i4 11" [Downloads/aes_axis.cpp:629]   --->   Operation 281 'call' 'tmp_80' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628_2)   --->   "%xor_ln628_8 = xor i8 %tmp_78, i8 %tmp_77" [Downloads/aes_axis.cpp:628]   --->   Operation 282 'xor' 'xor_ln628_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628_2)   --->   "%xor_ln628_9 = xor i8 %tmp_79, i8 %tmp_80" [Downloads/aes_axis.cpp:628]   --->   Operation 283 'xor' 'xor_ln628_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln628_2 = xor i8 %xor_ln628_9, i8 %xor_ln628_8" [Downloads/aes_axis.cpp:628]   --->   Operation 284 'xor' 'xor_ln628_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.99>
ST_23 : Operation 285 [1/1] (4.99ns)   --->   "%tmp_81 = call i8 @galois_multiplication, i8 %cpy_24, i4 14" [Downloads/aes_axis.cpp:630]   --->   Operation 285 'call' 'tmp_81' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 286 [1/1] (4.99ns)   --->   "%tmp_82 = call i8 @galois_multiplication, i8 %cpy_23, i4 9" [Downloads/aes_axis.cpp:631]   --->   Operation 286 'call' 'tmp_82' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 287 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln628_2, i4 %state_addr_44" [Downloads/aes_axis.cpp:613]   --->   Operation 287 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 5.98>
ST_24 : Operation 288 [1/1] (4.99ns)   --->   "%tmp_83 = call i8 @galois_multiplication, i8 %cpy_26, i4 13" [Downloads/aes_axis.cpp:632]   --->   Operation 288 'call' 'tmp_83' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 289 [1/1] (4.99ns)   --->   "%tmp_84 = call i8 @galois_multiplication, i8 %cpy_25, i4 11" [Downloads/aes_axis.cpp:633]   --->   Operation 289 'call' 'tmp_84' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632_2)   --->   "%xor_ln632_8 = xor i8 %tmp_82, i8 %tmp_81" [Downloads/aes_axis.cpp:632]   --->   Operation 290 'xor' 'xor_ln632_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632_2)   --->   "%xor_ln632_9 = xor i8 %tmp_83, i8 %tmp_84" [Downloads/aes_axis.cpp:632]   --->   Operation 291 'xor' 'xor_ln632_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 292 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln632_2 = xor i8 %xor_ln632_9, i8 %xor_ln632_8" [Downloads/aes_axis.cpp:632]   --->   Operation 292 'xor' 'xor_ln632_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.99>
ST_25 : Operation 293 [1/1] (4.99ns)   --->   "%tmp_85 = call i8 @galois_multiplication, i8 %cpy_25, i4 14" [Downloads/aes_axis.cpp:634]   --->   Operation 293 'call' 'tmp_85' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 294 [1/1] (4.99ns)   --->   "%tmp_86 = call i8 @galois_multiplication, i8 %cpy_24, i4 9" [Downloads/aes_axis.cpp:635]   --->   Operation 294 'call' 'tmp_86' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 295 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln632_2, i4 %state_addr_33" [Downloads/aes_axis.cpp:613]   --->   Operation 295 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 5.98>
ST_26 : Operation 296 [1/1] (4.99ns)   --->   "%tmp_87 = call i8 @galois_multiplication, i8 %cpy_23, i4 13" [Downloads/aes_axis.cpp:636]   --->   Operation 296 'call' 'tmp_87' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 297 [1/1] (4.99ns)   --->   "%tmp_88 = call i8 @galois_multiplication, i8 %cpy_26, i4 11" [Downloads/aes_axis.cpp:637]   --->   Operation 297 'call' 'tmp_88' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636_2)   --->   "%xor_ln636_8 = xor i8 %tmp_86, i8 %tmp_85" [Downloads/aes_axis.cpp:636]   --->   Operation 298 'xor' 'xor_ln636_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636_2)   --->   "%xor_ln636_9 = xor i8 %tmp_87, i8 %tmp_88" [Downloads/aes_axis.cpp:636]   --->   Operation 299 'xor' 'xor_ln636_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 300 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln636_2 = xor i8 %xor_ln636_9, i8 %xor_ln636_8" [Downloads/aes_axis.cpp:636]   --->   Operation 300 'xor' 'xor_ln636_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.99>
ST_27 : Operation 301 [1/1] (4.99ns)   --->   "%tmp_89 = call i8 @galois_multiplication, i8 %cpy_26, i4 14" [Downloads/aes_axis.cpp:638]   --->   Operation 301 'call' 'tmp_89' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 302 [1/1] (4.99ns)   --->   "%tmp_90 = call i8 @galois_multiplication, i8 %cpy_25, i4 9" [Downloads/aes_axis.cpp:639]   --->   Operation 302 'call' 'tmp_90' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 303 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln636_2, i4 %state_addr_37" [Downloads/aes_axis.cpp:613]   --->   Operation 303 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 5.98>
ST_28 : Operation 304 [1/1] (4.99ns)   --->   "%tmp_91 = call i8 @galois_multiplication, i8 %cpy_24, i4 13" [Downloads/aes_axis.cpp:640]   --->   Operation 304 'call' 'tmp_91' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 305 [1/1] (4.99ns)   --->   "%tmp_92 = call i8 @galois_multiplication, i8 %cpy_23, i4 11" [Downloads/aes_axis.cpp:641]   --->   Operation 305 'call' 'tmp_92' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640_2)   --->   "%xor_ln640_8 = xor i8 %tmp_90, i8 %tmp_89" [Downloads/aes_axis.cpp:640]   --->   Operation 306 'xor' 'xor_ln640_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640_2)   --->   "%xor_ln640_9 = xor i8 %tmp_91, i8 %tmp_92" [Downloads/aes_axis.cpp:640]   --->   Operation 307 'xor' 'xor_ln640_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 308 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln640_2 = xor i8 %xor_ln640_9, i8 %xor_ln640_8" [Downloads/aes_axis.cpp:640]   --->   Operation 308 'xor' 'xor_ln640_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.99>
ST_29 : Operation 309 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln640_2, i4 %state_addr_41" [Downloads/aes_axis.cpp:613]   --->   Operation 309 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 310 [1/1] (4.99ns)   --->   "%tmp_93 = call i8 @galois_multiplication, i8 %cpy_27, i4 14" [Downloads/aes_axis.cpp:626]   --->   Operation 310 'call' 'tmp_93' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 311 [1/1] (4.99ns)   --->   "%tmp_94 = call i8 @galois_multiplication, i8 %cpy_30, i4 9" [Downloads/aes_axis.cpp:627]   --->   Operation 311 'call' 'tmp_94' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 5.98>
ST_30 : Operation 312 [1/1] (4.99ns)   --->   "%tmp_95 = call i8 @galois_multiplication, i8 %cpy_29, i4 13" [Downloads/aes_axis.cpp:628]   --->   Operation 312 'call' 'tmp_95' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 313 [1/1] (4.99ns)   --->   "%tmp_96 = call i8 @galois_multiplication, i8 %cpy_28, i4 11" [Downloads/aes_axis.cpp:629]   --->   Operation 313 'call' 'tmp_96' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628_3)   --->   "%xor_ln628_10 = xor i8 %tmp_94, i8 %tmp_93" [Downloads/aes_axis.cpp:628]   --->   Operation 314 'xor' 'xor_ln628_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln628_3)   --->   "%xor_ln628_11 = xor i8 %tmp_95, i8 %tmp_96" [Downloads/aes_axis.cpp:628]   --->   Operation 315 'xor' 'xor_ln628_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 316 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln628_3 = xor i8 %xor_ln628_11, i8 %xor_ln628_10" [Downloads/aes_axis.cpp:628]   --->   Operation 316 'xor' 'xor_ln628_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.99>
ST_31 : Operation 317 [1/1] (4.99ns)   --->   "%tmp_97 = call i8 @galois_multiplication, i8 %cpy_28, i4 14" [Downloads/aes_axis.cpp:630]   --->   Operation 317 'call' 'tmp_97' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 318 [1/1] (4.99ns)   --->   "%tmp_98 = call i8 @galois_multiplication, i8 %cpy_27, i4 9" [Downloads/aes_axis.cpp:631]   --->   Operation 318 'call' 'tmp_98' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 319 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln628_3, i4 %state_addr_45" [Downloads/aes_axis.cpp:613]   --->   Operation 319 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 5.98>
ST_32 : Operation 320 [1/1] (4.99ns)   --->   "%tmp_99 = call i8 @galois_multiplication, i8 %cpy_30, i4 13" [Downloads/aes_axis.cpp:632]   --->   Operation 320 'call' 'tmp_99' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 321 [1/1] (4.99ns)   --->   "%tmp_100 = call i8 @galois_multiplication, i8 %cpy_29, i4 11" [Downloads/aes_axis.cpp:633]   --->   Operation 321 'call' 'tmp_100' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632_3)   --->   "%xor_ln632_10 = xor i8 %tmp_98, i8 %tmp_97" [Downloads/aes_axis.cpp:632]   --->   Operation 322 'xor' 'xor_ln632_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln632_3)   --->   "%xor_ln632_11 = xor i8 %tmp_99, i8 %tmp_100" [Downloads/aes_axis.cpp:632]   --->   Operation 323 'xor' 'xor_ln632_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 324 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln632_3 = xor i8 %xor_ln632_11, i8 %xor_ln632_10" [Downloads/aes_axis.cpp:632]   --->   Operation 324 'xor' 'xor_ln632_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.99>
ST_33 : Operation 325 [1/1] (4.99ns)   --->   "%tmp_101 = call i8 @galois_multiplication, i8 %cpy_29, i4 14" [Downloads/aes_axis.cpp:634]   --->   Operation 325 'call' 'tmp_101' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 326 [1/1] (4.99ns)   --->   "%tmp_102 = call i8 @galois_multiplication, i8 %cpy_28, i4 9" [Downloads/aes_axis.cpp:635]   --->   Operation 326 'call' 'tmp_102' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 327 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln632_3, i4 %state_addr_32" [Downloads/aes_axis.cpp:613]   --->   Operation 327 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 34 <SV = 33> <Delay = 5.98>
ST_34 : Operation 328 [1/1] (4.99ns)   --->   "%tmp_103 = call i8 @galois_multiplication, i8 %cpy_27, i4 13" [Downloads/aes_axis.cpp:636]   --->   Operation 328 'call' 'tmp_103' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 329 [1/1] (4.99ns)   --->   "%tmp_104 = call i8 @galois_multiplication, i8 %cpy_30, i4 11" [Downloads/aes_axis.cpp:637]   --->   Operation 329 'call' 'tmp_104' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636_3)   --->   "%xor_ln636_10 = xor i8 %tmp_102, i8 %tmp_101" [Downloads/aes_axis.cpp:636]   --->   Operation 330 'xor' 'xor_ln636_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln636_3)   --->   "%xor_ln636_11 = xor i8 %tmp_103, i8 %tmp_104" [Downloads/aes_axis.cpp:636]   --->   Operation 331 'xor' 'xor_ln636_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 332 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln636_3 = xor i8 %xor_ln636_11, i8 %xor_ln636_10" [Downloads/aes_axis.cpp:636]   --->   Operation 332 'xor' 'xor_ln636_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.99>
ST_35 : Operation 333 [1/1] (4.99ns)   --->   "%tmp_105 = call i8 @galois_multiplication, i8 %cpy_30, i4 14" [Downloads/aes_axis.cpp:638]   --->   Operation 333 'call' 'tmp_105' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 334 [1/1] (4.99ns)   --->   "%tmp_106 = call i8 @galois_multiplication, i8 %cpy_29, i4 9" [Downloads/aes_axis.cpp:639]   --->   Operation 334 'call' 'tmp_106' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 335 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln636_3, i4 %state_addr_36" [Downloads/aes_axis.cpp:613]   --->   Operation 335 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 5.98>
ST_36 : Operation 336 [1/1] (4.99ns)   --->   "%tmp_107 = call i8 @galois_multiplication, i8 %cpy_28, i4 13" [Downloads/aes_axis.cpp:640]   --->   Operation 336 'call' 'tmp_107' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 337 [1/1] (4.99ns)   --->   "%tmp_108 = call i8 @galois_multiplication, i8 %cpy_27, i4 11" [Downloads/aes_axis.cpp:641]   --->   Operation 337 'call' 'tmp_108' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640_3)   --->   "%xor_ln640_10 = xor i8 %tmp_106, i8 %tmp_105" [Downloads/aes_axis.cpp:640]   --->   Operation 338 'xor' 'xor_ln640_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln640_3)   --->   "%xor_ln640_11 = xor i8 %tmp_107, i8 %tmp_108" [Downloads/aes_axis.cpp:640]   --->   Operation 339 'xor' 'xor_ln640_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 340 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln640_3 = xor i8 %xor_ln640_11, i8 %xor_ln640_10" [Downloads/aes_axis.cpp:640]   --->   Operation 340 'xor' 'xor_ln640_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 341 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 342 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 342 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 343 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 343 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 344 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 345 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 345 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 346 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 346 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 347 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 347 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 348 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 348 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 349 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 349 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 350 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 351 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 352 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 352 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 353 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 353 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 354 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 354 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 355 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 355 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 356 [1/1] (0.00ns)   --->   "%specmemcore_ln147 = specmemcore void @_ssdm_op_SpecMemCore, i8 %rsbox, i64 666, i64 216, i64 18446744073709551615" [Downloads/aes_axis.cpp:147]   --->   Operation 356 'specmemcore' 'specmemcore_ln147' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 357 [1/1] (2.32ns)   --->   "%store_ln613 = store i8 %xor_ln640_3, i4 %state_addr_40" [Downloads/aes_axis.cpp:613]   --->   Operation 357 'store' 'store_ln613' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_37 : Operation 358 [1/1] (0.00ns)   --->   "%ret_ln650 = ret" [Downloads/aes_axis.cpp:650]   --->   Operation 358 'ret' 'ret_ln650' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_32') [7]  (0 ns)
	'load' operation ('tmp', Downloads/aes_axis.cpp:582) on array 'state' [10]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('tmp', Downloads/aes_axis.cpp:582) on array 'state' [10]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_4', Downloads/aes_axis.cpp:148) [55]  (0 ns)
	'load' operation ('rsbox_load_4', Downloads/aes_axis.cpp:148) on array 'rsbox' [56]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:585) on array 'state' [13]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_5', Downloads/aes_axis.cpp:148) [59]  (0 ns)
	'load' operation ('rsbox_load_5', Downloads/aes_axis.cpp:148) on array 'rsbox' [60]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('tmp', Downloads/aes_axis.cpp:585) on array 'state' [19]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_8', Downloads/aes_axis.cpp:148) [71]  (0 ns)
	'load' operation ('rsbox_load_8', Downloads/aes_axis.cpp:148) on array 'rsbox' [72]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:585) on array 'state' [21]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_10', Downloads/aes_axis.cpp:148) [79]  (0 ns)
	'load' operation ('rsbox_load_10', Downloads/aes_axis.cpp:148) on array 'rsbox' [80]  (3.25 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('tmp', Downloads/aes_axis.cpp:585) on array 'state' [27]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_13', Downloads/aes_axis.cpp:148) [91]  (0 ns)
	'load' operation ('rsbox_load_13', Downloads/aes_axis.cpp:148) on array 'rsbox' [92]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('tmp', Downloads/aes_axis.cpp:585) on array 'state' [28]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_12', Downloads/aes_axis.cpp:148) [87]  (0 ns)
	'load' operation ('rsbox_load_12', Downloads/aes_axis.cpp:148) on array 'rsbox' [88]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:559) on array 'state' [30]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr', Downloads/aes_axis.cpp:148) [33]  (0 ns)
	'load' operation ('rsbox_load', Downloads/aes_axis.cpp:148) on array 'rsbox' [34]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', Downloads/aes_axis.cpp:559) on array 'state' [42]  (2.32 ns)
	'getelementptr' operation ('rsbox_addr_2', Downloads/aes_axis.cpp:148) [45]  (0 ns)
	'load' operation ('rsbox_load_2', Downloads/aes_axis.cpp:148) on array 'rsbox' [46]  (3.25 ns)

 <State 10>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp', Downloads/aes_axis.cpp:626) to 'galois_multiplication' [148]  (4.99 ns)
	'xor' operation ('xor_ln628_4', Downloads/aes_axis.cpp:628) [152]  (0 ns)
	'xor' operation ('xor_ln628', Downloads/aes_axis.cpp:628) [154]  (0.99 ns)

 <State 11>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_55', Downloads/aes_axis.cpp:636) to 'galois_multiplication' [164]  (4.99 ns)
	'xor' operation ('xor_ln636_5', Downloads/aes_axis.cpp:636) [167]  (0 ns)
	'xor' operation ('xor_ln636', Downloads/aes_axis.cpp:636) [168]  (0.99 ns)

 <State 12>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_57', Downloads/aes_axis.cpp:638) to 'galois_multiplication' [169]  (4.99 ns)
	'xor' operation ('xor_ln640_4', Downloads/aes_axis.cpp:640) [173]  (0 ns)
	'xor' operation ('xor_ln640', Downloads/aes_axis.cpp:640) [175]  (0.99 ns)

 <State 13>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_61', Downloads/aes_axis.cpp:626) to 'galois_multiplication' [180]  (4.99 ns)

 <State 14>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_63', Downloads/aes_axis.cpp:628) to 'galois_multiplication' [182]  (4.99 ns)
	'xor' operation ('xor_ln628_7', Downloads/aes_axis.cpp:628) [185]  (0 ns)
	'xor' operation ('xor_ln628_1', Downloads/aes_axis.cpp:628) [186]  (0.99 ns)

 <State 15>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_65', Downloads/aes_axis.cpp:630) to 'galois_multiplication' [187]  (4.99 ns)

 <State 16>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_67', Downloads/aes_axis.cpp:632) to 'galois_multiplication' [189]  (4.99 ns)
	'xor' operation ('xor_ln632_7', Downloads/aes_axis.cpp:632) [192]  (0 ns)
	'xor' operation ('xor_ln632_1', Downloads/aes_axis.cpp:632) [193]  (0.99 ns)

 <State 17>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_69', Downloads/aes_axis.cpp:634) to 'galois_multiplication' [194]  (4.99 ns)

 <State 18>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_71', Downloads/aes_axis.cpp:636) to 'galois_multiplication' [196]  (4.99 ns)
	'xor' operation ('xor_ln636_7', Downloads/aes_axis.cpp:636) [199]  (0 ns)
	'xor' operation ('xor_ln636_1', Downloads/aes_axis.cpp:636) [200]  (0.99 ns)

 <State 19>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_73', Downloads/aes_axis.cpp:638) to 'galois_multiplication' [201]  (4.99 ns)

 <State 20>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_75', Downloads/aes_axis.cpp:640) to 'galois_multiplication' [203]  (4.99 ns)
	'xor' operation ('xor_ln640_7', Downloads/aes_axis.cpp:640) [206]  (0 ns)
	'xor' operation ('xor_ln640_1', Downloads/aes_axis.cpp:640) [207]  (0.99 ns)

 <State 21>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_77', Downloads/aes_axis.cpp:626) to 'galois_multiplication' [212]  (4.99 ns)

 <State 22>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_79', Downloads/aes_axis.cpp:628) to 'galois_multiplication' [214]  (4.99 ns)
	'xor' operation ('xor_ln628_9', Downloads/aes_axis.cpp:628) [217]  (0 ns)
	'xor' operation ('xor_ln628_2', Downloads/aes_axis.cpp:628) [218]  (0.99 ns)

 <State 23>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_81', Downloads/aes_axis.cpp:630) to 'galois_multiplication' [219]  (4.99 ns)

 <State 24>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_83', Downloads/aes_axis.cpp:632) to 'galois_multiplication' [221]  (4.99 ns)
	'xor' operation ('xor_ln632_9', Downloads/aes_axis.cpp:632) [224]  (0 ns)
	'xor' operation ('xor_ln632_2', Downloads/aes_axis.cpp:632) [225]  (0.99 ns)

 <State 25>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_85', Downloads/aes_axis.cpp:634) to 'galois_multiplication' [226]  (4.99 ns)

 <State 26>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_87', Downloads/aes_axis.cpp:636) to 'galois_multiplication' [228]  (4.99 ns)
	'xor' operation ('xor_ln636_9', Downloads/aes_axis.cpp:636) [231]  (0 ns)
	'xor' operation ('xor_ln636_2', Downloads/aes_axis.cpp:636) [232]  (0.99 ns)

 <State 27>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_89', Downloads/aes_axis.cpp:638) to 'galois_multiplication' [233]  (4.99 ns)

 <State 28>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_91', Downloads/aes_axis.cpp:640) to 'galois_multiplication' [235]  (4.99 ns)
	'xor' operation ('xor_ln640_9', Downloads/aes_axis.cpp:640) [238]  (0 ns)
	'xor' operation ('xor_ln640_2', Downloads/aes_axis.cpp:640) [239]  (0.99 ns)

 <State 29>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_93', Downloads/aes_axis.cpp:626) to 'galois_multiplication' [244]  (4.99 ns)

 <State 30>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_95', Downloads/aes_axis.cpp:628) to 'galois_multiplication' [246]  (4.99 ns)
	'xor' operation ('xor_ln628_11', Downloads/aes_axis.cpp:628) [249]  (0 ns)
	'xor' operation ('xor_ln628_3', Downloads/aes_axis.cpp:628) [250]  (0.99 ns)

 <State 31>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_97', Downloads/aes_axis.cpp:630) to 'galois_multiplication' [251]  (4.99 ns)

 <State 32>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_99', Downloads/aes_axis.cpp:632) to 'galois_multiplication' [253]  (4.99 ns)
	'xor' operation ('xor_ln632_11', Downloads/aes_axis.cpp:632) [256]  (0 ns)
	'xor' operation ('xor_ln632_3', Downloads/aes_axis.cpp:632) [257]  (0.99 ns)

 <State 33>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_101', Downloads/aes_axis.cpp:634) to 'galois_multiplication' [258]  (4.99 ns)

 <State 34>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_103', Downloads/aes_axis.cpp:636) to 'galois_multiplication' [260]  (4.99 ns)
	'xor' operation ('xor_ln636_11', Downloads/aes_axis.cpp:636) [263]  (0 ns)
	'xor' operation ('xor_ln636_3', Downloads/aes_axis.cpp:636) [264]  (0.99 ns)

 <State 35>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp_105', Downloads/aes_axis.cpp:638) to 'galois_multiplication' [265]  (4.99 ns)

 <State 36>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_107', Downloads/aes_axis.cpp:640) to 'galois_multiplication' [267]  (4.99 ns)
	'xor' operation ('xor_ln640_11', Downloads/aes_axis.cpp:640) [270]  (0 ns)
	'xor' operation ('xor_ln640_3', Downloads/aes_axis.cpp:640) [271]  (0.99 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln613', Downloads/aes_axis.cpp:613) of variable 'xor_ln640_3', Downloads/aes_axis.cpp:640 on array 'state' [275]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
