

================================================================
== Vivado HLS Report for 'max_pool2x2_3'
================================================================
* Date:           Tue May 10 21:15:00 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.178 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_037_2_0_i = alloca i64"   --->   Operation 8 'alloca' 'p_037_2_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v2_V_0_i = alloca i64"   --->   Operation 9 'alloca' 'v2_V_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_store_V = alloca [160 x i64], align 8" [./src/pool_reord.hpp:30->./src/ultranet.cpp:90]   --->   Operation 10 'alloca' 'row_store_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_1 : Operation 11 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/pool_reord.hpp:28]   --->   Operation 11 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35 = shl i32 %reps_read, 7" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 17 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%shl_ln35_1 = shl i32 %reps_read, 5" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln35 = add i32 %shl_ln35_1, %shl_ln35" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 19 'add' 'add_ln35' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %add_ln35, i7 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = zext i39 %tmp_s to i40" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 21 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_57 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %add_ln35, i5 0)" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 22 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl4 = zext i37 %tmp_57 to i40" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 23 'zext' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "%bound = add i40 %p_shl4, %p_shl" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 24 'add' 'bound' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "br label %.preheader.0.i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i40 [ 0, %entry ], [ %add_ln35_1, %hls_label_24_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%h_0_i = phi i32 [ 0, %entry ], [ %select_ln35_1, %hls_label_24_end ]" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 27 'phi' 'h_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%addr_0_i = phi i8 [ 0, %entry ], [ %add_ln37, %hls_label_24_end ]" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 28 'phi' 'addr_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.28ns)   --->   "%icmp_ln35 = icmp eq i40 %indvar_flatten, %bound" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 29 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.23ns)   --->   "%add_ln35_1 = add i40 %indvar_flatten, 1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 30 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.exit, label %hls_label_24_begin" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.20ns)   --->   "%h = add i32 1, %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 32 'add' 'h' <Predicate = (!icmp_ln35)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln37 = icmp eq i8 %addr_0_i, -96" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 33 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.44ns)   --->   "%select_ln35 = select i1 %icmp_ln37, i8 0, i8 %addr_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 34 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.52ns)   --->   "%select_ln35_1 = select i1 %icmp_ln37, i32 %h, i32 %h_0_i" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 35 'select' 'select_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %select_ln35_1 to i1" [./src/pool_reord.hpp:35->./src/ultranet.cpp:90]   --->   Operation 36 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i8 %select_ln35 to i1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 37 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %trunc_ln35, label %1, label %2" [./src/pool_reord.hpp:44->./src/ultranet.cpp:90]   --->   Operation 38 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.33ns)   --->   "%and_ln51 = and i1 %trunc_ln35, %trunc_ln37" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 39 'and' 'and_ln51' <Predicate = (!icmp_ln35)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln51, label %3, label %.hls_label_24_end_crit_edge" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 40 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.90ns)   --->   "%add_ln37 = add i8 %select_ln35, 1" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 41 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 42 [1/1] (1.75ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %vec_V_V)" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 42 'read' 'tmp_V' <Predicate = (!icmp_ln35)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_i = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %tmp_V, i32 64, i32 127)" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 43 'partselect' 'p_Result_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i128 %tmp_V to i64" [./src/pool_reord.hpp:41->./src/ultranet.cpp:90]   --->   Operation 44 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %select_ln35 to i64" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 45 'zext' 'zext_ln49' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%row_store_V_addr = getelementptr [160 x i64]* %row_store_V, i64 0, i64 %zext_ln49" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 46 'getelementptr' 'row_store_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (1.35ns)   --->   "%row_store_V_load = load i64* %row_store_V_addr, align 8" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 47 'load' 'row_store_V_load' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 48 [1/1] (2.08ns)   --->   "%p_01_i = call fastcc i64 @"max2_PE<4u, 16u>"(i64 %trunc_ln96, i64 %p_Result_i)" [./src/pool_reord.hpp:42->./src/ultranet.cpp:90]   --->   Operation 48 'call' 'p_01_i' <Predicate = (!icmp_ln35)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (1.35ns)   --->   "store i64 %p_01_i, i64* %row_store_V_addr, align 8" [./src/pool_reord.hpp:49->./src/ultranet.cpp:90]   --->   Operation 49 'store' <Predicate = (!trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_5 : Operation 50 [1/2] (1.35ns)   --->   "%row_store_V_load = load i64* %row_store_V_addr, align 8" [./src/pool_reord.hpp:45->./src/ultranet.cpp:90]   --->   Operation 50 'load' 'row_store_V_load' <Predicate = (trunc_ln35)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_5 : Operation 51 [1/1] (2.08ns)   --->   "%op2_V_assign_5_0_i = call fastcc i64 @"max2_PE<4u, 16u>"(i64 %p_01_i, i64 %row_store_V_load)" [./src/pool_reord.hpp:46->./src/ultranet.cpp:90]   --->   Operation 51 'call' 'op2_V_assign_5_0_i' <Predicate = (trunc_ln35)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "store i64 %op2_V_assign_5_0_i, i64* %p_037_2_0_i" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 52 'store' <Predicate = (trunc_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50019)" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 53 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/pool_reord.hpp:38->./src/ultranet.cpp:90]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 55 'br' <Predicate = (!trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [./src/pool_reord.hpp:48->./src/ultranet.cpp:90]   --->   Operation 56 'br' <Predicate = (trunc_ln35)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_037_2_0_i_load = load i64* %p_037_2_0_i" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 57 'load' 'p_037_2_0_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "store i64 %p_037_2_0_i_load, i64* %v2_V_0_i" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 58 'store' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_24_end" [./src/pool_reord.hpp:51->./src/ultranet.cpp:90]   --->   Operation 59 'br' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V_0_i_load = load i64* %v2_V_0_i" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 60 'load' 'v2_V_0_i_load' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %p_037_2_0_i_load, i64 %v2_V_0_i_load)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 61 'bitconcatenate' 'tmp_V_3' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_3)" [./src/pool_reord.hpp:52->./src/ultranet.cpp:90]   --->   Operation 62 'write' <Predicate = (and_ln51)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_24_end" [./src/pool_reord.hpp:54->./src/ultranet.cpp:90]   --->   Operation 63 'br' <Predicate = (and_ln51)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50019, i32 %tmp_i)" [./src/pool_reord.hpp:57->./src/ultranet.cpp:90]   --->   Operation 64 'specregionend' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader.0.i" [./src/pool_reord.hpp:37->./src/ultranet.cpp:90]   --->   Operation 65 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.5ns
The critical path consists of the following:
	fifo read on port 'reps' (./src/pool_reord.hpp:28) [11]  (1.75 ns)
	fifo write on port 'reps_out' (./src/ultranet.cpp:90) [13]  (1.75 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'shl' operation ('shl_ln35', ./src/pool_reord.hpp:35->./src/ultranet.cpp:90) [14]  (0 ns)
	'add' operation ('add_ln35', ./src/pool_reord.hpp:35->./src/ultranet.cpp:90) [16]  (1.2 ns)
	'add' operation ('bound', ./src/pool_reord.hpp:35->./src/ultranet.cpp:90) [21]  (1.23 ns)

 <State 3>: 2.21ns
The critical path consists of the following:
	'phi' operation ('addr_0_i', ./src/pool_reord.hpp:37->./src/ultranet.cpp:90) with incoming values : ('add_ln37', ./src/pool_reord.hpp:37->./src/ultranet.cpp:90) [26]  (0 ns)
	'icmp' operation ('icmp_ln37', ./src/pool_reord.hpp:37->./src/ultranet.cpp:90) [32]  (0.856 ns)
	'select' operation ('select_ln35', ./src/pool_reord.hpp:35->./src/ultranet.cpp:90) [33]  (0.445 ns)
	'add' operation ('add_ln37', ./src/pool_reord.hpp:37->./src/ultranet.cpp:90) [68]  (0.907 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	fifo read on port 'vec_V_V' (./src/pool_reord.hpp:41->./src/ultranet.cpp:90) [39]  (1.75 ns)

 <State 5>: 4.18ns
The critical path consists of the following:
	'call' operation ('p_01_i', ./src/pool_reord.hpp:42->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [42]  (2.09 ns)
	'call' operation ('op2_V_assign_5_0_i', ./src/pool_reord.hpp:46->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [51]  (2.09 ns)

 <State 6>: 1.75ns
The critical path consists of the following:
	'load' operation ('p_037_2_0_i_load', ./src/pool_reord.hpp:52->./src/ultranet.cpp:90) on local variable 'p_037_2_0_i' [56]  (0 ns)
	fifo write on port 'out_V_V' (./src/pool_reord.hpp:52->./src/ultranet.cpp:90) [64]  (1.75 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
