# ğŸš€ RTL to GDSII Implementation using OpenLANE  


---

<details>
<summary>Phase 1 â€” OpenLANE Flow Familiarity (RTL â†’ Synthesis literacy)</summary>

---

## ğŸ“Œ Project Overview

This repository documents my hands-on implementation of the complete **RTL to GDSII ASIC design flow** using OpenLANE.

Goal:
- âœ… Clean GDSII
- âœ… Zero DRC
- âœ… Zero LVS mismatch
- âœ… Timing Clean Design

---

## ğŸ—ï¸ Complete RTL to GDSII Flow

```
RTL â†’ Synthesis â†’ Floorplanning â†’ Placement â†’ CTS â†’ Routing â†’ Signoff â†’ GDSII
```

---

<details>
<summary><b>ğŸ”¹ 1ï¸âƒ£ RTL Synthesis</b></summary>

### Description
- Converts RTL (Verilog) into a gate-level netlist  
- Maps logic to Standard Cell Library (Sky130 SCL)  
- Performs logic optimization  

### Tool Used
- Yosys (via OpenLANE)

### Output
- Gate-level netlist

</details>

---

<details>
<summary><b>ğŸ”¹ 2ï¸âƒ£ Floorplanning</b></summary>

### Description
- Defines die & core area  
- IO placement  
- Power planning  
- Macro placement (if any)

### Objective
- Efficient silicon usage  
- Proper power distribution  
- Low congestion  

</details>

---

<details>
<summary><b>ğŸ”¹ 3ï¸âƒ£ Placement</b></summary>

### Steps
- Global Placement  
- Detailed Placement  
- Post-placement Optimization  

### Goals
- Minimize wirelength  
- Improve timing slack  
- Reduce congestion  

</details>

---

<details>
<summary><b>ğŸ”¹ 4ï¸âƒ£ Clock Tree Synthesis (CTS)</b></summary>

### Description
- Builds clock distribution network  
- Inserts buffers  
- Minimizes clock skew  

### Objective
Stable clock delivery to all sequential elements.

</details>

---

<details>
<summary><b>ğŸ”¹ 5ï¸âƒ£ Routing</b></summary>

### Steps
- Global Routing  
- Detailed Routing  

### Handles
- Congestion  
- Antenna violations  
- Wire optimization  

</details>

---

<details>
<summary><b>ğŸ”¹ 6ï¸âƒ£ Antenna Rule Handling</b></summary>

### Problem
Metal wires may accumulate charge and damage transistor gates.

### Solutions
- Antenna diode insertion  
- Layer hopping (bridging)  
- Magic antenna checks  

</details>

---

<details>
<summary><b>ğŸ”¹ 7ï¸âƒ£ Signoff Verification</b></summary>

### Physical Verification
- DRC â€“ Magic  
- LVS â€“ Magic + Netgen  

### Timing Verification
- STA â€“ OpenSTA  

### Parasitic Extraction
- RC Extraction â€“ Magic  

</details>

---

<details>
<summary><b>ğŸ”¹ 8ï¸âƒ£ Logic Equivalence Check (LEC)</b></summary>

Ensures functionality remains same after:

- CTS  
- Optimization  
- Routing modifications  

</details>

---

</details>

---

## ğŸ›  Tools Used

| Stage | Tool |
|-------|------|
| Synthesis | Yosys |
| Floorplan & Placement | OpenROAD |
| Routing | OpenROAD |
| DRC | Magic |
| LVS | Netgen |
| STA | OpenSTA |
| Flow Automation | OpenLANE |
| PDK | Sky130 |

---

## ğŸ“‚ Repository Structure

```
.
â”œâ”€â”€ design/
â”œâ”€â”€ images/
â””â”€â”€ README.md
```

---

## ğŸ¯ Learning Outcomes

- Complete ASIC Backend Flow understanding  
- Timing closure concepts  
- Power planning basics  
- DRC & LVS debugging  
- Antenna rule fixing techniques  

---

## ğŸ‘¨â€ğŸ’» Author

**Sandy**  
ECE Undergraduate  
Aspiring VLSI / ASIC Physical Design Engineer  
