#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 13 22:08:48 2023
# Process ID: 2479869
# Current directory: /home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1
# Command line: vivado -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file: /home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1/ila_0.vds
# Journal file: /home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ila_0.tcl -notrace
Command: synth_design -top ila_0 -part xc7k420tffg901-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2480144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1473.270 ; gain = 113.000 ; free physical = 5306 ; free virtual = 6972
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (46#1) [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized55 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized54 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized53 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized52 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized51 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized50 has unconnected port INJECTSBITERR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:15 ; elapsed = 00:02:28 . Memory (MB): peak = 1839.598 ; gain = 479.328 ; free physical = 5088 ; free virtual = 6765
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/synth/ila_0.v:3209]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1839.598 ; gain = 479.328 ; free physical = 5126 ; free virtual = 6803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:29 . Memory (MB): peak = 1839.598 ; gain = 479.328 ; free physical = 5126 ; free virtual = 6803
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k420tffg901-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2069.707 ; gain = 0.000 ; free physical = 4713 ; free virtual = 6393
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2440 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2428 instances
  CFGLUT5 => SRLC32E: 12 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.707 ; gain = 0.000 ; free physical = 4709 ; free virtual = 6389
Constraint Validation Runtime : Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2076.746 ; gain = 7.039 ; free physical = 4707 ; free virtual = 6388
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:29 ; elapsed = 00:02:43 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4920 ; free virtual = 6599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k420tffg901-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:29 ; elapsed = 00:02:43 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4919 ; free virtual = 6599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:44 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4919 ; free virtual = 6599
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:33 ; elapsed = 00:02:47 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4739 ; free virtual = 6473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
+---XORs : 
	   2 Input     13 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 2     
	              608 Bit    Registers := 1     
	              600 Bit    Registers := 9     
	              128 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 94    
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input    600 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 31    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 87    
	   3 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              608 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              600 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    600 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:160)
BRAMs: 1670 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[273]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[273]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[272]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[272]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[275]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[275]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[274]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[274]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[277]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[277]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[276]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[276]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[279]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[279]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[278]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[278]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[273]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[273]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[272]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[272]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[275]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[275]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[274]' (FD) to 'inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[274]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:57 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4638 ; free virtual = 6413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:05 ; elapsed = 00:05:21 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4419 ; free virtual = 6222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:06 ; elapsed = 00:05:22 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4424 ; free virtual = 6227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:09 ; elapsed = 00:05:25 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4329 ; free virtual = 6147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:09 ; elapsed = 00:05:26 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4333 ; free virtual = 6151
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:09 ; elapsed = 00:05:26 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4333 ; free virtual = 6151
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:11 ; elapsed = 00:05:27 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4302 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:11 ; elapsed = 00:05:27 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4302 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:11 ; elapsed = 00:05:27 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4302 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:11 ; elapsed = 00:05:27 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4302 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_8_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/shifted_data_in_reg[8][599]                                        | 9      | 600   | NO           | NO                 | YES               | 600    | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   628|
|2     |CFGLUT5  |  2440|
|3     |LUT1     |    36|
|4     |LUT2     |    64|
|5     |LUT3     |   126|
|6     |LUT4     |   125|
|7     |LUT5     |   110|
|8     |LUT6     |   635|
|9     |MUXF7    |   114|
|10    |MUXF8    |     3|
|11    |RAMB36E1 |    67|
|12    |SRL16E   |   604|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  3813|
|16    |FDSE     |     9|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                                |Module                                           |Cells |
+------+------------------------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                                     |                                                 |  8793|
|2     |  inst                                                                  |ila_v6_2_8_ila                                   |  8793|
|3     |    ila_core_inst                                                       |ila_v6_2_8_ila_core                              |  8786|
|4     |      ila_trace_memory_inst                                             |ila_v6_2_8_ila_trace_memory                      |    67|
|5     |        \SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                  |blk_mem_gen_v8_3_6                               |    57|
|6     |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                         |    57|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                  |    57|
|8     |              \valid.cstr                                               |blk_mem_gen_generic_cstr                         |    57|
|9     |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                           |     1|
|10    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                         |     1|
|11    |                \ramloop[10].ram.r                                      |blk_mem_gen_prim_width__parameterized9           |     1|
|12    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9         |     1|
|13    |                \ramloop[11].ram.r                                      |blk_mem_gen_prim_width__parameterized10          |     1|
|14    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10        |     1|
|15    |                \ramloop[12].ram.r                                      |blk_mem_gen_prim_width__parameterized11          |     1|
|16    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized11        |     1|
|17    |                \ramloop[13].ram.r                                      |blk_mem_gen_prim_width__parameterized12          |     1|
|18    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized12        |     1|
|19    |                \ramloop[14].ram.r                                      |blk_mem_gen_prim_width__parameterized13          |     1|
|20    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized13        |     1|
|21    |                \ramloop[15].ram.r                                      |blk_mem_gen_prim_width__parameterized14          |     1|
|22    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized14        |     1|
|23    |                \ramloop[16].ram.r                                      |blk_mem_gen_prim_width__parameterized15          |     1|
|24    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized15        |     1|
|25    |                \ramloop[17].ram.r                                      |blk_mem_gen_prim_width__parameterized16          |     1|
|26    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized16        |     1|
|27    |                \ramloop[18].ram.r                                      |blk_mem_gen_prim_width__parameterized17          |     1|
|28    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized17        |     1|
|29    |                \ramloop[19].ram.r                                      |blk_mem_gen_prim_width__parameterized18          |     1|
|30    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized18        |     1|
|31    |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0           |     1|
|32    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0         |     1|
|33    |                \ramloop[20].ram.r                                      |blk_mem_gen_prim_width__parameterized19          |     1|
|34    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized19        |     1|
|35    |                \ramloop[21].ram.r                                      |blk_mem_gen_prim_width__parameterized20          |     1|
|36    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized20        |     1|
|37    |                \ramloop[22].ram.r                                      |blk_mem_gen_prim_width__parameterized21          |     1|
|38    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized21        |     1|
|39    |                \ramloop[23].ram.r                                      |blk_mem_gen_prim_width__parameterized22          |     1|
|40    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized22        |     1|
|41    |                \ramloop[24].ram.r                                      |blk_mem_gen_prim_width__parameterized23          |     1|
|42    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized23        |     1|
|43    |                \ramloop[25].ram.r                                      |blk_mem_gen_prim_width__parameterized24          |     1|
|44    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized24        |     1|
|45    |                \ramloop[26].ram.r                                      |blk_mem_gen_prim_width__parameterized25          |     1|
|46    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized25        |     1|
|47    |                \ramloop[27].ram.r                                      |blk_mem_gen_prim_width__parameterized26          |     1|
|48    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized26        |     1|
|49    |                \ramloop[28].ram.r                                      |blk_mem_gen_prim_width__parameterized27          |     1|
|50    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized27        |     1|
|51    |                \ramloop[29].ram.r                                      |blk_mem_gen_prim_width__parameterized28          |     1|
|52    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized28        |     1|
|53    |                \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1           |     1|
|54    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1         |     1|
|55    |                \ramloop[30].ram.r                                      |blk_mem_gen_prim_width__parameterized29          |     1|
|56    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized29        |     1|
|57    |                \ramloop[31].ram.r                                      |blk_mem_gen_prim_width__parameterized30          |     1|
|58    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized30        |     1|
|59    |                \ramloop[32].ram.r                                      |blk_mem_gen_prim_width__parameterized31          |     1|
|60    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized31        |     1|
|61    |                \ramloop[33].ram.r                                      |blk_mem_gen_prim_width__parameterized32          |     1|
|62    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized32        |     1|
|63    |                \ramloop[34].ram.r                                      |blk_mem_gen_prim_width__parameterized33          |     1|
|64    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized33        |     1|
|65    |                \ramloop[35].ram.r                                      |blk_mem_gen_prim_width__parameterized34          |     1|
|66    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized34        |     1|
|67    |                \ramloop[36].ram.r                                      |blk_mem_gen_prim_width__parameterized35          |     1|
|68    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized35        |     1|
|69    |                \ramloop[37].ram.r                                      |blk_mem_gen_prim_width__parameterized36          |     1|
|70    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized36        |     1|
|71    |                \ramloop[38].ram.r                                      |blk_mem_gen_prim_width__parameterized37          |     1|
|72    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized37        |     1|
|73    |                \ramloop[39].ram.r                                      |blk_mem_gen_prim_width__parameterized38          |     1|
|74    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized38        |     1|
|75    |                \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2           |     1|
|76    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2         |     1|
|77    |                \ramloop[40].ram.r                                      |blk_mem_gen_prim_width__parameterized39          |     1|
|78    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized39        |     1|
|79    |                \ramloop[41].ram.r                                      |blk_mem_gen_prim_width__parameterized40          |     1|
|80    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized40        |     1|
|81    |                \ramloop[42].ram.r                                      |blk_mem_gen_prim_width__parameterized41          |     1|
|82    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized41        |     1|
|83    |                \ramloop[43].ram.r                                      |blk_mem_gen_prim_width__parameterized42          |     1|
|84    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized42        |     1|
|85    |                \ramloop[44].ram.r                                      |blk_mem_gen_prim_width__parameterized43          |     1|
|86    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized43        |     1|
|87    |                \ramloop[45].ram.r                                      |blk_mem_gen_prim_width__parameterized44          |     1|
|88    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized44        |     1|
|89    |                \ramloop[46].ram.r                                      |blk_mem_gen_prim_width__parameterized45          |     1|
|90    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized45        |     1|
|91    |                \ramloop[47].ram.r                                      |blk_mem_gen_prim_width__parameterized46          |     1|
|92    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized46        |     1|
|93    |                \ramloop[48].ram.r                                      |blk_mem_gen_prim_width__parameterized47          |     1|
|94    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized47        |     1|
|95    |                \ramloop[49].ram.r                                      |blk_mem_gen_prim_width__parameterized48          |     1|
|96    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized48        |     1|
|97    |                \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3           |     1|
|98    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3         |     1|
|99    |                \ramloop[50].ram.r                                      |blk_mem_gen_prim_width__parameterized49          |     1|
|100   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized49        |     1|
|101   |                \ramloop[51].ram.r                                      |blk_mem_gen_prim_width__parameterized50          |     1|
|102   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized50        |     1|
|103   |                \ramloop[52].ram.r                                      |blk_mem_gen_prim_width__parameterized51          |     1|
|104   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized51        |     1|
|105   |                \ramloop[53].ram.r                                      |blk_mem_gen_prim_width__parameterized52          |     1|
|106   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized52        |     1|
|107   |                \ramloop[54].ram.r                                      |blk_mem_gen_prim_width__parameterized53          |     1|
|108   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized53        |     1|
|109   |                \ramloop[55].ram.r                                      |blk_mem_gen_prim_width__parameterized54          |     1|
|110   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized54        |     1|
|111   |                \ramloop[56].ram.r                                      |blk_mem_gen_prim_width__parameterized55          |     1|
|112   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized55        |     1|
|113   |                \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized4           |     1|
|114   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4         |     1|
|115   |                \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized5           |     1|
|116   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5         |     1|
|117   |                \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized6           |     1|
|118   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6         |     1|
|119   |                \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized7           |     1|
|120   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7         |     1|
|121   |                \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized8           |     1|
|122   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8         |     1|
|123   |        \SUBCORE_RAM.trace_block_memory                                 |blk_mem_gen_v8_3_6__parameterized0               |    10|
|124   |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0         |    10|
|125   |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                  |    10|
|126   |              \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0         |    10|
|127   |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized56          |     1|
|128   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized56        |     1|
|129   |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized57          |     1|
|130   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized57        |     1|
|131   |                \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized58          |     1|
|132   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized58        |     1|
|133   |                \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized59          |     1|
|134   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized59        |     1|
|135   |                \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized60          |     1|
|136   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized60        |     1|
|137   |                \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized61          |     1|
|138   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized61        |     1|
|139   |                \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized62          |     1|
|140   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized62        |     1|
|141   |                \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized63          |     1|
|142   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized63        |     1|
|143   |                \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized64          |     1|
|144   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized64        |     1|
|145   |                \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized65          |     1|
|146   |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized65        |     1|
|147   |      u_ila_cap_ctrl                                                    |ila_v6_2_8_ila_cap_ctrl_legacy                   |   279|
|148   |        U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0             |     5|
|149   |        U_NS0                                                           |ltlib_v1_0_0_cfglut7                             |     6|
|150   |        U_NS1                                                           |ltlib_v1_0_0_cfglut7_641                         |     6|
|151   |        u_cap_addrgen                                                   |ila_v6_2_8_ila_cap_addrgen                       |   257|
|152   |          U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                             |     3|
|153   |          u_cap_sample_counter                                          |ila_v6_2_8_ila_cap_sample_counter                |    48|
|154   |            U_SCE                                                       |ltlib_v1_0_0_cfglut4_648                         |     1|
|155   |            U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_649                         |     1|
|156   |            U_SCRST                                                     |ltlib_v1_0_0_cfglut6_650                         |     5|
|157   |            u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_651                   |    24|
|158   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_652              |    24|
|159   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_653       |    12|
|160   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_654 |     5|
|161   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_655 |     5|
|162   |          u_cap_window_counter                                          |ila_v6_2_8_ila_cap_window_counter                |    57|
|163   |            U_WCE                                                       |ltlib_v1_0_0_cfglut4                             |     1|
|164   |            U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                             |     1|
|165   |            U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_642                         |     1|
|166   |            u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                       |    12|
|167   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_644              |    12|
|168   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_645       |    12|
|169   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_646 |     5|
|170   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_647 |     5|
|171   |            u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_643                   |    24|
|172   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                  |    24|
|173   |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1           |    12|
|174   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1     |     5|
|175   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2     |     5|
|176   |      u_ila_regs                                                        |ila_v6_2_8_ila_register                          |  1920|
|177   |        U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                               |   302|
|178   |        reg_890                                                         |xsdbs_v1_0_2_reg__parameterized51                |    16|
|179   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_640                        |    16|
|180   |        \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                             |    73|
|181   |        \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0             |    73|
|182   |        \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1             |    73|
|183   |        \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2             |   105|
|184   |        \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3             |    73|
|185   |        \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4             |    73|
|186   |        \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5             |    73|
|187   |        \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6             |    92|
|188   |        \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7             |    76|
|189   |        reg_15                                                          |xsdbs_v1_0_2_reg__parameterized33                |    50|
|190   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_639                         |    50|
|191   |        reg_16                                                          |xsdbs_v1_0_2_reg__parameterized34                |    17|
|192   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_638                         |    17|
|193   |        reg_17                                                          |xsdbs_v1_0_2_reg__parameterized35                |    18|
|194   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_637                         |    18|
|195   |        reg_18                                                          |xsdbs_v1_0_2_reg__parameterized36                |    33|
|196   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_636                         |    33|
|197   |        reg_19                                                          |xsdbs_v1_0_2_reg__parameterized37                |    18|
|198   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_635                         |    18|
|199   |        reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized38                |    20|
|200   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_634         |    20|
|201   |        reg_6                                                           |xsdbs_v1_0_2_reg__parameterized18                |    29|
|202   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_633                         |    29|
|203   |        reg_7                                                           |xsdbs_v1_0_2_reg__parameterized19                |    32|
|204   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0             |    32|
|205   |        reg_8                                                           |xsdbs_v1_0_2_reg__parameterized20                |     5|
|206   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_632                        |     5|
|207   |        reg_80                                                          |xsdbs_v1_0_2_reg__parameterized39                |    17|
|208   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_631         |    17|
|209   |        reg_81                                                          |xsdbs_v1_0_2_reg__parameterized40                |    18|
|210   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_630                         |    18|
|211   |        reg_82                                                          |xsdbs_v1_0_2_reg__parameterized41                |    18|
|212   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1             |    18|
|213   |        reg_83                                                          |xsdbs_v1_0_2_reg__parameterized42                |    34|
|214   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_629                         |    34|
|215   |        reg_84                                                          |xsdbs_v1_0_2_reg__parameterized43                |    66|
|216   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_628                         |    66|
|217   |        reg_85                                                          |xsdbs_v1_0_2_reg__parameterized44                |    20|
|218   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_627                         |    20|
|219   |        reg_887                                                         |xsdbs_v1_0_2_reg__parameterized46                |     4|
|220   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_626                        |     4|
|221   |        reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized48                |     6|
|222   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_625                        |     6|
|223   |        reg_9                                                           |xsdbs_v1_0_2_reg__parameterized21                |    24|
|224   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_624                        |    24|
|225   |        reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized8             |    79|
|226   |        reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                          |    26|
|227   |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                             |    26|
|228   |        reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0          |    32|
|229   |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                            |    32|
|230   |      u_ila_reset_ctrl                                                  |ila_v6_2_8_ila_reset_ctrl                        |    46|
|231   |        arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection               |     5|
|232   |        \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                     |     7|
|233   |        \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_620                 |     6|
|234   |        \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_621                 |     7|
|235   |        \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_622                 |     6|
|236   |        halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_623           |     5|
|237   |      u_trig                                                            |ila_v6_2_8_ila_trigger                           |  4251|
|238   |        \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                               |    18|
|239   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                          |    16|
|240   |            DUT                                                         |ltlib_v1_0_0_all_typeA                           |     8|
|241   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_619                 |     6|
|242   |        U_TM                                                            |ila_v6_2_8_ila_trig_match                        |  4232|
|243   |          \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0               |   979|
|244   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_542      |   978|
|245   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_543       |   378|
|246   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_544 |     5|
|247   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_545 |     5|
|248   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_546 |     5|
|249   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_547 |     5|
|250   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_548 |     5|
|251   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_549 |     5|
|252   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_550 |     5|
|253   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_551 |     5|
|254   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_552 |     5|
|255   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_553 |     5|
|256   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_554 |     5|
|257   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_555 |     5|
|258   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_556 |     5|
|259   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_557 |     5|
|260   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_558 |     5|
|261   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_559 |     5|
|262   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_560 |     5|
|263   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_561 |     5|
|264   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_562 |     5|
|265   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_563 |     5|
|266   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_564 |     5|
|267   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_565 |     5|
|268   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_566 |     5|
|269   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_567 |     5|
|270   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_568 |     5|
|271   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_569 |     5|
|272   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_570 |     5|
|273   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_571 |     5|
|274   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_572 |     5|
|275   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_573 |     5|
|276   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_574 |     5|
|277   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_575 |     5|
|278   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_576 |     5|
|279   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_577 |     5|
|280   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_578 |     5|
|281   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_579 |     5|
|282   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_580 |     5|
|283   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_581 |     5|
|284   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_582 |     5|
|285   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_583 |     5|
|286   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_584 |     5|
|287   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_585 |     5|
|288   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_586 |     5|
|289   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_587 |     5|
|290   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_588 |     5|
|291   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_589 |     5|
|292   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_590 |     5|
|293   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_591 |     5|
|294   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_592 |     5|
|295   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_593 |     5|
|296   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_594 |     5|
|297   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_595 |     5|
|298   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_596 |     5|
|299   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_597 |     5|
|300   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_598 |     5|
|301   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_599 |     5|
|302   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_600 |     5|
|303   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_601 |     5|
|304   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_602 |     5|
|305   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_603 |     5|
|306   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_604 |     5|
|307   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_605 |     5|
|308   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_606 |     5|
|309   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_607 |     5|
|310   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_608 |     5|
|311   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_609 |     5|
|312   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_610 |     5|
|313   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_611 |     5|
|314   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_612 |     5|
|315   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_613 |     5|
|316   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_614 |     5|
|317   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_615                 |     6|
|318   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_616 |     5|
|319   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_617 |     5|
|320   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_618 |     5|
|321   |          \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_0             |   379|
|322   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_465      |   378|
|323   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_466       |   378|
|324   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_467 |     5|
|325   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_468 |     5|
|326   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_469 |     5|
|327   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_470 |     5|
|328   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_471 |     5|
|329   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_472 |     5|
|330   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_473 |     5|
|331   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_474 |     5|
|332   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_475 |     5|
|333   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_476 |     5|
|334   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_477 |     5|
|335   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_478 |     5|
|336   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_479 |     5|
|337   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_480 |     5|
|338   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_481 |     5|
|339   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_482 |     5|
|340   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_483 |     5|
|341   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_484 |     5|
|342   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_485 |     5|
|343   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_486 |     5|
|344   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_487 |     5|
|345   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_488 |     5|
|346   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_489 |     5|
|347   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_490 |     5|
|348   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_491 |     5|
|349   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_492 |     5|
|350   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_493 |     5|
|351   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_494 |     5|
|352   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_495 |     5|
|353   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_496 |     5|
|354   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_497 |     5|
|355   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_498 |     5|
|356   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_499 |     5|
|357   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_500 |     5|
|358   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_501 |     5|
|359   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_502 |     5|
|360   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_503 |     5|
|361   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_504 |     5|
|362   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_505 |     5|
|363   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_506 |     5|
|364   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_507 |     5|
|365   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_508 |     5|
|366   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_509 |     5|
|367   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_510 |     5|
|368   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_511 |     5|
|369   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_512 |     5|
|370   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_513 |     5|
|371   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_514 |     5|
|372   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_515 |     5|
|373   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_516 |     5|
|374   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_517 |     5|
|375   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_518 |     5|
|376   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_519 |     5|
|377   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_520 |     5|
|378   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_521 |     5|
|379   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_522 |     5|
|380   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_523 |     5|
|381   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_524 |     5|
|382   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_525 |     5|
|383   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_526 |     5|
|384   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_527 |     5|
|385   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_528 |     5|
|386   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_529 |     5|
|387   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_530 |     5|
|388   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_531 |     5|
|389   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_532 |     5|
|390   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_533 |     5|
|391   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_534 |     5|
|392   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_535 |     5|
|393   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_536 |     5|
|394   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_537 |     5|
|395   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_538                 |     6|
|396   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_539 |     5|
|397   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_540 |     5|
|398   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_541 |     5|
|399   |          \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_1             |   379|
|400   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_388      |   378|
|401   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_389       |   378|
|402   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_390 |     5|
|403   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_391 |     5|
|404   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_392 |     5|
|405   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_393 |     5|
|406   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_394 |     5|
|407   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_395 |     5|
|408   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_396 |     5|
|409   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_397 |     5|
|410   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_398 |     5|
|411   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_399 |     5|
|412   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_400 |     5|
|413   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_401 |     5|
|414   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_402 |     5|
|415   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_403 |     5|
|416   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_404 |     5|
|417   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_405 |     5|
|418   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_406 |     5|
|419   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_407 |     5|
|420   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_408 |     5|
|421   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_409 |     5|
|422   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_410 |     5|
|423   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_411 |     5|
|424   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_412 |     5|
|425   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_413 |     5|
|426   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_414 |     5|
|427   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_415 |     5|
|428   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_416 |     5|
|429   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_417 |     5|
|430   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_418 |     5|
|431   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_419 |     5|
|432   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_420 |     5|
|433   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_421 |     5|
|434   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_422 |     5|
|435   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_423 |     5|
|436   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_424 |     5|
|437   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_425 |     5|
|438   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_426 |     5|
|439   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_427 |     5|
|440   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_428 |     5|
|441   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_429 |     5|
|442   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_430 |     5|
|443   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_431 |     5|
|444   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_432 |     5|
|445   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_433 |     5|
|446   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_434 |     5|
|447   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_435 |     5|
|448   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_436 |     5|
|449   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_437 |     5|
|450   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_438 |     5|
|451   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_439 |     5|
|452   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_440 |     5|
|453   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_441 |     5|
|454   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_442 |     5|
|455   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_443 |     5|
|456   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_444 |     5|
|457   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_445 |     5|
|458   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_446 |     5|
|459   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_447 |     5|
|460   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_448 |     5|
|461   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_449 |     5|
|462   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_450 |     5|
|463   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_451 |     5|
|464   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_452 |     5|
|465   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_453 |     5|
|466   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_454 |     5|
|467   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_455 |     5|
|468   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_456 |     5|
|469   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_457 |     5|
|470   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_458 |     5|
|471   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_459 |     5|
|472   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_460 |     5|
|473   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_461                 |     6|
|474   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_462 |     5|
|475   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_463 |     5|
|476   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_464 |     5|
|477   |          \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized0_2             |   379|
|478   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_311      |   378|
|479   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_312       |   378|
|480   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_313 |     5|
|481   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_314 |     5|
|482   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_315 |     5|
|483   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_316 |     5|
|484   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_317 |     5|
|485   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_318 |     5|
|486   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_319 |     5|
|487   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_320 |     5|
|488   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_321 |     5|
|489   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_322 |     5|
|490   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_323 |     5|
|491   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_324 |     5|
|492   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_325 |     5|
|493   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_326 |     5|
|494   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_327 |     5|
|495   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_328 |     5|
|496   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_329 |     5|
|497   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_330 |     5|
|498   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_331 |     5|
|499   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_332 |     5|
|500   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_333 |     5|
|501   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_334 |     5|
|502   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_335 |     5|
|503   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_336 |     5|
|504   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_337 |     5|
|505   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_338 |     5|
|506   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_339 |     5|
|507   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_340 |     5|
|508   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_341 |     5|
|509   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_342 |     5|
|510   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_343 |     5|
|511   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_344 |     5|
|512   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_345 |     5|
|513   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_346 |     5|
|514   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_347 |     5|
|515   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_348 |     5|
|516   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_349 |     5|
|517   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_350 |     5|
|518   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_351 |     5|
|519   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_352 |     5|
|520   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_353 |     5|
|521   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_354 |     5|
|522   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_355 |     5|
|523   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_356 |     5|
|524   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_357 |     5|
|525   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_358 |     5|
|526   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_359 |     5|
|527   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_360 |     5|
|528   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_361 |     5|
|529   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_362 |     5|
|530   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_363 |     5|
|531   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_364 |     5|
|532   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_365 |     5|
|533   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_366 |     5|
|534   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_367 |     5|
|535   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_368 |     5|
|536   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_369 |     5|
|537   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_370 |     5|
|538   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_371 |     5|
|539   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_372 |     5|
|540   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_373 |     5|
|541   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_374 |     5|
|542   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_375 |     5|
|543   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_376 |     5|
|544   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_377 |     5|
|545   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_378 |     5|
|546   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_379 |     5|
|547   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_380 |     5|
|548   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_381 |     5|
|549   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_382 |     5|
|550   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_383 |     5|
|551   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_384                 |     6|
|552   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_385 |     5|
|553   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_386 |     5|
|554   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_387 |     5|
|555   |          \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized0_3             |   979|
|556   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_234      |   978|
|557   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_235       |   378|
|558   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_236 |     5|
|559   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_237 |     5|
|560   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_238 |     5|
|561   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_239 |     5|
|562   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_240 |     5|
|563   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_241 |     5|
|564   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_242 |     5|
|565   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_243 |     5|
|566   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_244 |     5|
|567   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_245 |     5|
|568   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_246 |     5|
|569   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_247 |     5|
|570   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_248 |     5|
|571   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_249 |     5|
|572   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_250 |     5|
|573   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_251 |     5|
|574   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_252 |     5|
|575   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_253 |     5|
|576   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_254 |     5|
|577   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_255 |     5|
|578   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_256 |     5|
|579   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_257 |     5|
|580   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_258 |     5|
|581   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_259 |     5|
|582   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_260 |     5|
|583   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_261 |     5|
|584   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_262 |     5|
|585   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_263 |     5|
|586   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_264 |     5|
|587   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_265 |     5|
|588   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_266 |     5|
|589   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_267 |     5|
|590   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_268 |     5|
|591   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_269 |     5|
|592   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_270 |     5|
|593   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_271 |     5|
|594   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_272 |     5|
|595   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_273 |     5|
|596   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_274 |     5|
|597   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_275 |     5|
|598   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_276 |     5|
|599   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_277 |     5|
|600   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_278 |     5|
|601   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_279 |     5|
|602   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_280 |     5|
|603   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_281 |     5|
|604   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_282 |     5|
|605   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_283 |     5|
|606   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_284 |     5|
|607   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_285 |     5|
|608   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_286 |     5|
|609   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_287 |     5|
|610   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_288 |     5|
|611   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_289 |     5|
|612   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_290 |     5|
|613   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_291 |     5|
|614   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_292 |     5|
|615   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_293 |     5|
|616   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_294 |     5|
|617   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_295 |     5|
|618   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_296 |     5|
|619   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_297 |     5|
|620   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_298 |     5|
|621   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_299 |     5|
|622   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_300 |     5|
|623   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_301 |     5|
|624   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_302 |     5|
|625   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_303 |     5|
|626   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_304 |     5|
|627   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_305 |     5|
|628   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_306 |     5|
|629   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_307                 |     6|
|630   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_308 |     5|
|631   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_309 |     5|
|632   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_310 |     5|
|633   |          \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized0_4             |   379|
|634   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_157      |   378|
|635   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_158       |   378|
|636   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_159 |     5|
|637   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_160 |     5|
|638   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_161 |     5|
|639   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_162 |     5|
|640   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_163 |     5|
|641   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_164 |     5|
|642   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_165 |     5|
|643   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_166 |     5|
|644   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_167 |     5|
|645   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_168 |     5|
|646   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_169 |     5|
|647   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_170 |     5|
|648   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_171 |     5|
|649   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_172 |     5|
|650   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_173 |     5|
|651   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_174 |     5|
|652   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_175 |     5|
|653   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_176 |     5|
|654   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_177 |     5|
|655   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_178 |     5|
|656   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_179 |     5|
|657   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_180 |     5|
|658   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_181 |     5|
|659   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_182 |     5|
|660   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_183 |     5|
|661   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_184 |     5|
|662   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_185 |     5|
|663   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_186 |     5|
|664   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_187 |     5|
|665   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_188 |     5|
|666   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_189 |     5|
|667   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_190 |     5|
|668   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_191 |     5|
|669   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_192 |     5|
|670   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_193 |     5|
|671   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_194 |     5|
|672   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_195 |     5|
|673   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_196 |     5|
|674   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_197 |     5|
|675   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_198 |     5|
|676   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_199 |     5|
|677   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_200 |     5|
|678   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_201 |     5|
|679   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_202 |     5|
|680   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_203 |     5|
|681   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_204 |     5|
|682   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_205 |     5|
|683   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_206 |     5|
|684   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_207 |     5|
|685   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_208 |     5|
|686   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_209 |     5|
|687   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_210 |     5|
|688   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_211 |     5|
|689   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_212 |     5|
|690   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_213 |     5|
|691   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_214 |     5|
|692   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_215 |     5|
|693   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_216 |     5|
|694   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_217 |     5|
|695   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_218 |     5|
|696   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_219 |     5|
|697   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_220 |     5|
|698   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_221 |     5|
|699   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_222 |     5|
|700   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_223 |     5|
|701   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_224 |     5|
|702   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_225 |     5|
|703   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_226 |     5|
|704   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_227 |     5|
|705   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_228 |     5|
|706   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_229 |     5|
|707   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_230                 |     6|
|708   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_231 |     5|
|709   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_232 |     5|
|710   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_233 |     5|
|711   |          \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized0_5             |   379|
|712   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_80       |   378|
|713   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_81        |   378|
|714   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_82  |     5|
|715   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_83  |     5|
|716   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_84  |     5|
|717   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_85  |     5|
|718   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_86  |     5|
|719   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_87  |     5|
|720   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_88  |     5|
|721   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_89  |     5|
|722   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_90  |     5|
|723   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_91  |     5|
|724   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_92  |     5|
|725   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_93  |     5|
|726   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_94  |     5|
|727   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_95  |     5|
|728   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_96  |     5|
|729   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_97  |     5|
|730   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_98  |     5|
|731   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_99  |     5|
|732   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_100 |     5|
|733   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_101 |     5|
|734   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_102 |     5|
|735   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_103 |     5|
|736   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_104 |     5|
|737   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_105 |     5|
|738   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_106 |     5|
|739   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_107 |     5|
|740   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_108 |     5|
|741   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_109 |     5|
|742   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_110 |     5|
|743   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_111 |     5|
|744   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_112 |     5|
|745   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_113 |     5|
|746   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_114 |     5|
|747   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_115 |     5|
|748   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_116 |     5|
|749   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_117 |     5|
|750   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_118 |     5|
|751   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_119 |     5|
|752   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_120 |     5|
|753   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_121 |     5|
|754   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_122 |     5|
|755   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_123 |     5|
|756   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_124 |     5|
|757   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_125 |     5|
|758   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_126 |     5|
|759   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_127 |     5|
|760   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_128 |     5|
|761   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_129 |     5|
|762   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_130 |     5|
|763   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_131 |     5|
|764   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_132 |     5|
|765   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_133 |     5|
|766   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_134 |     5|
|767   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_135 |     5|
|768   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_136 |     5|
|769   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_137 |     5|
|770   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_138 |     5|
|771   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_139 |     5|
|772   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_140 |     5|
|773   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_141 |     5|
|774   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_142 |     5|
|775   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_143 |     5|
|776   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_144 |     5|
|777   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_145 |     5|
|778   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_146 |     5|
|779   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_147 |     5|
|780   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_148 |     5|
|781   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_149 |     5|
|782   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_150 |     5|
|783   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_151 |     5|
|784   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_152 |     5|
|785   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_153                 |     6|
|786   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_154 |     5|
|787   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_155 |     5|
|788   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_156 |     5|
|789   |          \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized0_6             |   379|
|790   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0          |   378|
|791   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0           |   378|
|792   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0     |     5|
|793   |                \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_7   |     5|
|794   |                \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_8   |     5|
|795   |                \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_9   |     5|
|796   |                \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_10  |     5|
|797   |                \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_11  |     5|
|798   |                \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_12  |     5|
|799   |                \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_13  |     5|
|800   |                \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_14  |     5|
|801   |                \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_15  |     5|
|802   |                \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_16  |     5|
|803   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_17  |     5|
|804   |                \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_18  |     5|
|805   |                \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_19  |     5|
|806   |                \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_20  |     5|
|807   |                \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_21  |     5|
|808   |                \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_22  |     5|
|809   |                \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_23  |     5|
|810   |                \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_24  |     5|
|811   |                \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_25  |     5|
|812   |                \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_26  |     5|
|813   |                \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_27  |     5|
|814   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_28  |     5|
|815   |                \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_29  |     5|
|816   |                \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_30  |     5|
|817   |                \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_31  |     5|
|818   |                \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_32  |     5|
|819   |                \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_33  |     5|
|820   |                \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_34  |     5|
|821   |                \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_35  |     5|
|822   |                \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_36  |     5|
|823   |                \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_37  |     5|
|824   |                \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_38  |     5|
|825   |                \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_39  |     5|
|826   |                \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_40  |     5|
|827   |                \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_41  |     5|
|828   |                \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_42  |     5|
|829   |                \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_43  |     5|
|830   |                \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_44  |     5|
|831   |                \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_45  |     5|
|832   |                \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_46  |     5|
|833   |                \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_47  |     5|
|834   |                \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_48  |     5|
|835   |                \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_49  |     5|
|836   |                \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_50  |     5|
|837   |                \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_51  |     5|
|838   |                \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_52  |     5|
|839   |                \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_53  |     5|
|840   |                \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_54  |     5|
|841   |                \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_55  |     5|
|842   |                \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_56  |     5|
|843   |                \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_57  |     5|
|844   |                \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_58  |     5|
|845   |                \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_59  |     5|
|846   |                \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_60  |     5|
|847   |                \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_61  |     5|
|848   |                \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_62  |     5|
|849   |                \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_63  |     5|
|850   |                \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_64  |     5|
|851   |                \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_65  |     5|
|852   |                \I_WHOLE_SLICE.G_SLICE_IDX[64].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_66  |     5|
|853   |                \I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_67  |     5|
|854   |                \I_WHOLE_SLICE.G_SLICE_IDX[66].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_68  |     5|
|855   |                \I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_69  |     5|
|856   |                \I_WHOLE_SLICE.G_SLICE_IDX[68].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_70  |     5|
|857   |                \I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_71  |     5|
|858   |                \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_72  |     5|
|859   |                \I_WHOLE_SLICE.G_SLICE_IDX[70].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_73  |     5|
|860   |                \I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_74  |     5|
|861   |                \I_WHOLE_SLICE.G_SLICE_IDX[72].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_75  |     5|
|862   |                \I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_76  |     5|
|863   |                \I_WHOLE_SLICE.G_SLICE_IDX[74].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice                     |     6|
|864   |                \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_77  |     5|
|865   |                \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_78  |     5|
|866   |                \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_79  |     5|
|867   |      xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                       |   964|
+------+------------------------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:11 ; elapsed = 00:05:27 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4302 ; free virtual = 6127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1172 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:59 ; elapsed = 00:05:15 . Memory (MB): peak = 2076.746 ; gain = 479.328 ; free physical = 4344 ; free virtual = 6169
Synthesis Optimization Complete : Time (s): cpu = 00:05:11 ; elapsed = 00:05:28 . Memory (MB): peak = 2076.746 ; gain = 716.477 ; free physical = 4347 ; free virtual = 6173
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2119.746 ; gain = 0.000 ; free physical = 4167 ; free virtual = 6019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2440 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2428 instances
  CFGLUT5 => SRLC32E: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
420 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:55 ; elapsed = 00:06:11 . Memory (MB): peak = 2119.746 ; gain = 767.480 ; free physical = 4232 ; free virtual = 6084
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2119.746 ; gain = 0.000 ; free physical = 4232 ; free virtual = 6084
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1/ila_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_0, cache-ID = c68efeeeff32e37a
INFO: [Coretcl 2-1174] Renamed 866 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2143.758 ; gain = 0.000 ; free physical = 4185 ; free virtual = 6067
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Dev/xc7k420t_1/xc7k420t.runs/ila_0_synth_1/ila_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ila_0_utilization_synth.rpt -pb ila_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 22:15:19 2023...
