Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Oct 10 17:06:13 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Arduino_26_IBUF
   Arduino_32_IBUF
   Arduino_38_IBUF
   Arduino_52_IBUF
   XLXI_81/fifo_instance/Mram_memory1_RAMD_D1_O


