WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
MESSAGE "File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV7670_IF_LIB\OV7670_IF_LIB\ov7670_if_lib\src\tb_top_level.vhd" 
MESSAGE "Compile Entity "tb_top_level"" 
MESSAGE "Compile Architecture "behavior" of Entity "tb_top_level"" 
WARNING ELAB1_0026: "There is no default binding for component "top_level". (Port "clk_50" is not on the entity)." "c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV7670_IF_LIB\OV7670_IF_LIB\ov7670_if_lib\src\tb_top_level.vhd" 65 0
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time :  31.0 [ms]" 
