module Top (
    clk: input  clock,
    rst: input reset,
    a: output logic,
    b: output logic<32>,
) {
    always_ff {
        if_reset {
            a = 0;
            b = 0;
        } else {
            a = ~a;
            b = b + 1;
        }
    }
}
