Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr  3 21:05:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.247        0.000                      0                 1521        0.047        0.000                      0                 1521       54.305        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.247        0.000                      0                 1517        0.047        0.000                      0                 1517       54.305        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.684        0.000                      0                    4        1.036        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.067ns  (logic 60.308ns (58.513%)  route 42.759ns (41.487%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.790   106.253    display/M_alum_out[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124   106.377 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           1.099   107.475    sm/ram_reg[0]
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.153   107.628 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.589   108.217    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -108.217    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.675ns  (logic 60.637ns (58.488%)  route 43.038ns (41.513%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.070   106.532    sm/D_states_q_reg[4]_0[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I2_O)        0.150   106.682 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.583   107.265    sm/D_states_q[4]_i_13_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.332   107.597 r  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.517   108.114    sm/D_states_q[3]_i_3_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I2_O)        0.124   108.238 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.587   108.825    sm/D_states_d__0[3]
    SLICE_X42Y8          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X42Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X42Y8          FDSE (Setup_fdse_C_D)       -0.031   116.169    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.169    
                         arrival time                        -108.826    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.582ns  (logic 60.637ns (58.540%)  route 42.945ns (41.460%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.070   106.532    sm/D_states_q_reg[4]_0[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I2_O)        0.150   106.682 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.457   107.140    sm/D_states_q[4]_i_13_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.332   107.472 f  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.563   108.034    sm/D_states_q[4]_i_5_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124   108.158 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.574   108.732    sm/D_states_d__0[4]
    SLICE_X44Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X44Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X44Y7          FDSE (Setup_fdse_C_D)       -0.067   116.120    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -108.732    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.025ns  (logic 60.279ns (58.509%)  route 42.746ns (41.491%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=27 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.790   106.253    display/M_alum_out[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.124   106.377 r  display/ram_reg_i_44/O
                         net (fo=2, routed)           1.099   107.475    sm/ram_reg[0]
    SLICE_X48Y3          LUT4 (Prop_lut4_I0_O)        0.124   107.599 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   108.175    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.175    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.381ns  (logic 60.599ns (58.617%)  route 42.782ns (41.383%))
  Logic Levels:           325  (CARRY4=287 LUT2=3 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.869   106.332    sm/D_states_q_reg[4]_0[0]
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.116   106.448 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.642   107.090    sm/D_states_q[4]_i_8_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I1_O)        0.328   107.418 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.518   107.936    sm/D_states_q[1]_i_5_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124   108.060 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   108.531    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.047   116.153    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.153    
                         arrival time                        -108.531    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.294ns  (logic 60.599ns (58.666%)  route 42.695ns (41.334%))
  Logic Levels:           325  (CARRY4=287 LUT2=3 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.869   106.332    sm/D_states_q_reg[4]_0[0]
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.116   106.448 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.642   107.090    sm/D_states_q[4]_i_8_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I1_O)        0.328   107.418 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.523   107.941    sm/D_states_q[1]_i_5_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124   108.065 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.445    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446   115.962    sm/clk
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.273   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X43Y7          FDRE (Setup_fdre_C_D)       -0.081   116.119    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -108.445    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.044ns  (logic 60.599ns (58.809%)  route 42.445ns (41.191%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.216   106.678    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.118   106.796 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.429   107.225    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.326   107.551 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.519   108.070    sm/D_states_q[2]_i_6_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.124   108.194 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.194    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.298   116.261    
                         clock uncertainty           -0.035   116.226    
    SLICE_X40Y5          FDRE (Setup_fdre_C_D)        0.031   116.257    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.257    
                         arrival time                        -108.194    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.975ns  (logic 60.599ns (58.848%)  route 42.376ns (41.152%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.216   106.678    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.118   106.796 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.429   107.225    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.326   107.551 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.451   108.002    sm/D_states_q[2]_i_6_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.124   108.126 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.126    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.298   116.261    
                         clock uncertainty           -0.035   116.226    
    SLICE_X40Y5          FDRE (Setup_fdre_C_D)        0.031   116.257    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.257    
                         arrival time                        -108.126    
  -------------------------------------------------------------------
                         slack                                  8.131    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.971ns  (logic 60.599ns (58.851%)  route 42.372ns (41.149%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.216   106.678    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.118   106.796 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.429   107.225    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.326   107.551 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.446   107.997    sm/D_states_q[2]_i_6_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.124   108.121 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.121    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.298   116.261    
                         clock uncertainty           -0.035   116.226    
    SLICE_X40Y5          FDRE (Setup_fdre_C_D)        0.032   116.258    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.258    
                         arrival time                        -108.121    
  -------------------------------------------------------------------
                         slack                                  8.137    

Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.954ns  (logic 60.599ns (58.860%)  route 42.355ns (41.140%))
  Logic Levels:           325  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.566     5.150    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.725     7.332    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     7.456 f  sm/D_game_tick_q_i_29/O
                         net (fo=4, routed)           0.879     8.335    sm/D_game_tick_q_i_29_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  sm/ram_reg_i_152/O
                         net (fo=1, routed)           1.028     9.487    sm/ram_reg_i_152_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.611 r  sm/ram_reg_i_126/O
                         net (fo=64, routed)          0.995    10.605    L_reg/M_sm_ra1[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.729 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.046    11.776    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.928 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.423    12.351    sm/M_alum_a[31]
    SLICE_X49Y23         LUT2 (Prop_lut2_I1_O)        0.326    12.677 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.677    alum/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.209 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.209    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.009    13.332    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.446 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.446    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.560 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.560    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.674 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.674    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.788 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.788    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.902 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.016 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.016    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.287 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.148    15.435    alum/temp_out0[31]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.373    15.808 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.808    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.358 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.358    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.009    16.481    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.595 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.595    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.709 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.709    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.823 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.823    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.937 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.937    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.051 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.051    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.165 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.165    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.137    18.459    alum/temp_out0[30]
    SLICE_X51Y23         LUT3 (Prop_lut3_I0_O)        0.329    18.788 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.788    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.338 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.338    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.452 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.009    19.461    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.575 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.575    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.689 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.689    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.803 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.803    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.917 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.917    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.031 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.031    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.145 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.145    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.302 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.932    21.234    alum/temp_out0[29]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.329    21.563 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.563    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.096 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.009    22.105    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.222 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.222    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.339 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.339    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.456 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.456    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.573 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.573    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.690 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.807 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.807    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.924 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.924    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.081 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.019    24.100    alum/temp_out0[28]
    SLICE_X50Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    24.903 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.020 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.020    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.137 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.254 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.254    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.371 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.371    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.488 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.488    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.605 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.605    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.722 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.722    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.879 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.390    27.269    alum/temp_out0[27]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.601 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.601    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.151 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.009    28.160    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.274    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.388    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.502    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.616 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.616    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.115 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.195    30.310    alum/temp_out0[26]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.639 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.639    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.189 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.009    31.198    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.540 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.540    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.654 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.654    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.768 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.768    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.996 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.996    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.153 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.086    33.239    alum/temp_out0[25]
    SLICE_X43Y24         LUT3 (Prop_lut3_I0_O)        0.329    33.568 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.568    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.118 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    34.127    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.241 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.241    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.355 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.355    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.469 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.469    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.583 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.583    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.697 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.697    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.811 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.811    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.925    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.082 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.969    36.051    alum/temp_out0[24]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    36.380 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.380    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.930 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.930    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.044 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.947    38.832    alum/temp_out0[23]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.329    39.161 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.161    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.711    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.825    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.939 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.053 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.053    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.167 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.167    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.281 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.281    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.395 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.395    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.509 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.509    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.666 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.185    41.851    alum/temp_out0[22]
    SLICE_X37Y25         LUT3 (Prop_lut3_I0_O)        0.329    42.180 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.180    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.730 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.730    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.844 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.844    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.958 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.958    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.072 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.072    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.186 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.186    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.300 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.300    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.414 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.528 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.528    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.685 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.085    44.770    alum/temp_out0[21]
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.329    45.099 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.099    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.632 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.632    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.749 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.749    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.866 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.866    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.983 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.983    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.100 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.100    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.217 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.217    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.334 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.334    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.451 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.451    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.608 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.109    47.717    alum/temp_out0[20]
    SLICE_X31Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.505 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.009    48.514    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.628 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.628    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.742 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.742    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.856 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.856    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.970 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.970    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.084 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.084    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.198 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.198    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.312 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.312    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.469 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.910    50.379    alum/temp_out0[19]
    SLICE_X30Y24         LUT3 (Prop_lut3_I0_O)        0.329    50.708 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.708    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.241 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.009    51.250    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.367 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.367    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.601 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.601    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.718 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.718    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.835 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.835    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.952 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.952    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.069 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.069    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.226 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    53.189    alum/temp_out0[18]
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.332    53.521 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.521    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.071 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.071    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.185 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.009    54.194    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.308 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.308    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.422 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.422    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.536 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.536    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.650 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.650    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.764 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.764    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.878 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.878    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.035 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.850    55.885    alum/temp_out0[17]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    56.214 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.214    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.764 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.764    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.878 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.878    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.992 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.992    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.106 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.106    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.220 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.220    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.334 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.334    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.448 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.448    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.562 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.562    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.719 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.111    58.830    alum/temp_out0[16]
    SLICE_X38Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.630 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.630    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.747 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.747    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.864 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.864    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.981 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.981    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.098 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.098    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.215 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.215    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.332 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.449 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.449    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.606 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.948    61.554    alum/temp_out0[15]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.332    61.886 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.886    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.436 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.436    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.550 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.664 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.664    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.778 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.778    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.892 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.892    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.006 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.006    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.120 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.120    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.234 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.234    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.391 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.325    64.715    alum/temp_out0[14]
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.500 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.842    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.956 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.956    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.070 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.070    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.184 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.184    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.298 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.298    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.455 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.875    67.331    alum/temp_out0[13]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    67.660 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.660    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.193 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.310 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.310    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.427 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.544 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.544    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.661 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.661    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.009    68.787    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.904 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.904    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.021 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.021    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.178 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.953    70.131    alum/temp_out0[12]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332    70.463 r  alum/D_registers_q[7][11]_i_59/O
                         net (fo=1, routed)           0.000    70.463    alum/D_registers_q[7][11]_i_59_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.995 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.009    71.004    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.118 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.118    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.232 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.232    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.346 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.346    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.460 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.460    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.574 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.574    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.688 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.688    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.845 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    73.016    alum/temp_out0[11]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    73.345 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.345    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.878 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.878    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.995 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.995    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.112 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.112    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.229 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.229    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.346 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.346    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.463 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.463    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.580 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.580    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.697 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.706    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.863 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.993    75.856    alum/temp_out0[10]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    76.188 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.188    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.738 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.738    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.852 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.852    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.966 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.966    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.080 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.080    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.194 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.194    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.308 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.308    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.422 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.422    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.536 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.536    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.693 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.896    78.589    alum/temp_out0[9]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.918 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.918    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.468 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.468    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.582 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.582    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.696 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.696    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.810 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.810    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.924 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.924    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.038 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.038    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.152 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.152    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.266 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    80.275    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.432 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.166    81.598    alum/temp_out0[8]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    81.927 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.927    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.477 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.477    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.591 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.591    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.705 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.705    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.819    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.933    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.047    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.161    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.275    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.432 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    84.461    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.790 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.790    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.323 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.323    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.440 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.440    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.557 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.557    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.674 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.674    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.791 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.791    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.908 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.908    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.025 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.142 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.142    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.299 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.752    87.050    alum/temp_out0[6]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.332    87.382 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.382    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.932 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.932    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.046 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.046    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.160 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.160    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.274 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.274    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.388 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.388    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.502 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.502    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.616 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.616    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.730 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.730    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.887 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.071    89.959    alum/temp_out0[5]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    90.288 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.288    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.838 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.838    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.952 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.952    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.066 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.066    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.180 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.294 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.294    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.408 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.408    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.522 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.522    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.636 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.636    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.793 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.965    92.757    alum/temp_out0[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.542 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.542    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.656 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.656    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.770 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.770    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.884 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.884    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.998 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.998    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.112 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.112    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.226 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.226    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.340 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.340    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.497 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.115    95.613    alum/temp_out0[3]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    95.942 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.492 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.492    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.606 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.606    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.720 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.720    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.834 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.834    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.948 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.948    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.062 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.062    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.176 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.176    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.290 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.290    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.447 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.957    98.403    alum/temp_out0[2]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.329    98.732 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.732    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.282 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.282    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.396 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.396    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.510 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.510    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.624 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.624    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.738 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.738    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.852 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.852    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.966 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.966    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.080 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.080    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.237 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.060   101.297    alum/temp_out0[1]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.626 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   101.626    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.159 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.159    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.276 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   102.276    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.393 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   102.393    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.510 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   102.510    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.627 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   102.627    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.744 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.744    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.861 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.861    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.978 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.978    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.135 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.828   103.963    sm/temp_out0[0]
    SLICE_X42Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.295 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   104.711    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I1_O)        0.124   104.835 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   105.339    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124   105.463 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.216   106.678    sm/D_states_q_reg[4]_0[0]
    SLICE_X41Y7          LUT3 (Prop_lut3_I1_O)        0.118   106.796 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.429   107.225    sm/D_states_q[2]_i_19_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.326   107.551 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.429   107.980    sm/D_states_q[2]_i_6_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.124   108.104 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.104    sm/D_states_d__0[2]
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    sm/clk
    SLICE_X40Y5          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.298   116.261    
                         clock uncertainty           -0.035   116.226    
    SLICE_X40Y5          FDRE (Setup_fdre_C_D)        0.029   116.255    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.255    
                         arrival time                        -108.104    
  -------------------------------------------------------------------
                         slack                                  8.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.878    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.878    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.878    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr2/clk
    SLICE_X43Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.878    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 D_pixeldata_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            display/D_rgb_data_1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.512%)  route 0.293ns (67.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  D_pixeldata_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  D_pixeldata_q_reg[1]/Q
                         net (fo=3, routed)           0.293     1.938    display/D[0]
    SLICE_X36Y27         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.819     2.009    display/clk
    SLICE_X36Y27         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.070     1.828    display/D_rgb_data_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.531%)  route 0.321ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X45Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.321     1.970    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.531%)  route 0.321ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X45Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.321     1.970    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.531%)  route 0.321ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X45Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.321     1.970    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.531%)  route 0.321ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.508    sr3/clk
    SLICE_X45Y4          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.321     1.970    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X42Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.562     1.506    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/clk
    SLICE_X31Y8          FDRE                                         r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.703    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X31Y8          FDRE                                         r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/clk
    SLICE_X31Y8          FDRE                                         r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.075     1.581    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X37Y11   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y38   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y16   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y24   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y24   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y24   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y24   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y3    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.684ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.934ns (23.299%)  route 3.075ns (76.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.388     6.994    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.152     7.146 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.990     8.136    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.462 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.696     9.158    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X41Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.684    

Slack (MET) :             106.684ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.934ns (23.299%)  route 3.075ns (76.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.388     6.994    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.152     7.146 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.990     8.136    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.462 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.696     9.158    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X41Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.684    

Slack (MET) :             106.684ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.934ns (23.299%)  route 3.075ns (76.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.388     6.994    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.152     7.146 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.990     8.136    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.462 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.696     9.158    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X41Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.684    

Slack (MET) :             106.684ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.934ns (23.299%)  route 3.075ns (76.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.565     5.149    sm/clk
    SLICE_X43Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.388     6.994    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X41Y5          LUT2 (Prop_lut2_I1_O)        0.152     7.146 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.990     8.136    sm/D_stage_q[3]_i_2_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.462 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.696     9.158    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.447   115.963    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X41Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.043%)  route 0.791ns (80.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X45Y7          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.542     2.190    sm/D_states_q[5]
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.248     2.483    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X41Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.043%)  route 0.791ns (80.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X45Y7          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.542     2.190    sm/D_states_q[5]
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.248     2.483    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X41Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.043%)  route 0.791ns (80.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X45Y7          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.542     2.190    sm/D_states_q[5]
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.248     2.483    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X41Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.043%)  route 0.791ns (80.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.507    sm/clk
    SLICE_X45Y7          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.542     2.190    sm/D_states_q[5]
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.235 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.248     2.483    fifo_reset_cond/AS[0]
    SLICE_X41Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X41Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X41Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  1.036    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.140ns  (logic 11.556ns (31.975%)  route 24.584ns (68.025%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.881     7.484    L_reg/M_sm_timer[5]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.608 f  L_reg/L_2fc4c6bf_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.665     8.272    L_reg/L_2fc4c6bf_remainder0_carry_i_24__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.396 f  L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.891     9.288    L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I2_O)        0.152     9.440 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.122    L_reg/L_2fc4c6bf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.360    10.482 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.303    L_reg/L_2fc4c6bf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.326    11.629 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.629    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.209 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.509    12.718    L_reg/L_2fc4c6bf_remainder0_3[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328    13.046 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.467    14.514    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.326    14.840 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.315    16.155    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.279 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.853    17.132    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.153    17.285 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.870    18.156    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.355    18.511 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.794    19.305    L_reg/i__carry_i_11__3_n_0
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.332    19.637 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.109    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.064 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.854    21.918    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.221 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.654    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    22.778 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.064    L_reg/i__carry_i_14__1_0
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.188 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.317    24.504    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.628 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.768    25.396    L_reg/i__carry_i_14__1_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.520 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.799    26.319    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.152    26.471 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.751    27.222    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.326    27.548 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.098 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.098    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.212 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.212    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.326 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.326    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.548 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.382    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.715    30.396    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.520 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.131    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.255 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.264    32.519    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.643 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.227    33.870    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.150    34.020 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.504    37.524    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.286 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.286    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.135ns  (logic 11.568ns (32.013%)  route 24.567ns (67.987%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.881     7.484    L_reg/M_sm_timer[5]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.608 f  L_reg/L_2fc4c6bf_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.665     8.272    L_reg/L_2fc4c6bf_remainder0_carry_i_24__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.396 f  L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.891     9.288    L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I2_O)        0.152     9.440 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.122    L_reg/L_2fc4c6bf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.360    10.482 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.303    L_reg/L_2fc4c6bf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.326    11.629 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.629    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.209 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.509    12.718    L_reg/L_2fc4c6bf_remainder0_3[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328    13.046 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.467    14.514    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.326    14.840 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.315    16.155    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.279 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.853    17.132    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.153    17.285 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.870    18.156    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.355    18.511 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.794    19.305    L_reg/i__carry_i_11__3_n_0
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.332    19.637 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.109    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.064 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.854    21.918    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.221 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.654    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    22.778 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.064    L_reg/i__carry_i_14__1_0
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.188 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.317    24.504    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.628 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.768    25.396    L_reg/i__carry_i_14__1_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.520 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.799    26.319    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.152    26.471 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.751    27.222    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.326    27.548 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.098 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.098    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.212 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.212    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.326 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.326    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.548 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.382    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.681 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.715    30.396    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.520 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.131    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.255 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.264    32.519    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.643 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.217    33.860    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.152    34.012 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.497    37.509    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.282 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.282    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.940ns  (logic 11.322ns (31.504%)  route 24.618ns (68.496%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.881     7.484    L_reg/M_sm_timer[5]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.608 f  L_reg/L_2fc4c6bf_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.665     8.272    L_reg/L_2fc4c6bf_remainder0_carry_i_24__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.396 f  L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.891     9.288    L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I2_O)        0.152     9.440 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.122    L_reg/L_2fc4c6bf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.360    10.482 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.303    L_reg/L_2fc4c6bf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.326    11.629 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.629    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.209 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.509    12.718    L_reg/L_2fc4c6bf_remainder0_3[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328    13.046 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.467    14.514    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.326    14.840 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.315    16.155    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.279 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.853    17.132    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.153    17.285 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.870    18.156    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.355    18.511 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.794    19.305    L_reg/i__carry_i_11__3_n_0
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.332    19.637 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.109    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.064 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.854    21.918    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.221 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.654    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    22.778 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.064    L_reg/i__carry_i_14__1_0
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.188 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.317    24.504    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.628 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.768    25.396    L_reg/i__carry_i_14__1_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.520 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.799    26.319    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.152    26.471 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.751    27.222    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.326    27.548 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.098 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.098    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.212 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.212    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.326 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.326    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.548 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.382    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.681 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.715    30.396    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.520 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.131    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.255 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.264    32.519    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.643 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.064    33.707    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124    33.831 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.700    37.531    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.087 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.087    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.794ns  (logic 11.970ns (33.442%)  route 23.824ns (66.558%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.550     7.216    L_reg/M_sm_pbc[4]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.340 f  L_reg/L_2fc4c6bf_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.048     8.387    L_reg/L_2fc4c6bf_remainder0_carry_i_25__0_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_2fc4c6bf_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.819     9.330    L_reg/L_2fc4c6bf_remainder0_carry_i_12__0_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.482 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.105    10.588    L_reg/L_2fc4c6bf_remainder0_carry_i_20__0_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.354    10.942 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.774    L_reg/L_2fc4c6bf_remainder0_carry_i_10__0_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.249    14.205    L_reg/L_2fc4c6bf_remainder0_1[5]
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.306    14.511 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.895    15.406    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.530 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.666    16.197    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.150    16.347 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.883    17.230    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.376    17.606 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.457    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.354    18.811 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.866    19.677    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.332    20.009 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.620    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.429    22.925    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.301    23.226 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.513    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.637 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.120    24.756    L_reg/i__carry_i_14__0_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.908 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.815    25.724    L_reg/i__carry_i_25__1_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.326    26.050 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.798    26.848    L_reg/i__carry_i_20__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.972 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.955    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.150    28.077 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.800    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.326    29.126 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.659 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.659    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.776 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.776    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.091 f  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.716    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.307    31.023 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.567    31.590    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.714 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.603    32.318    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.124    32.442 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.279    32.721    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124    32.845 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.152    33.997    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I3_O)        0.154    34.151 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.094    37.244    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.942 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.942    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.783ns  (logic 11.311ns (31.610%)  route 24.472ns (68.390%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.881     7.484    L_reg/M_sm_timer[5]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.608 f  L_reg/L_2fc4c6bf_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.665     8.272    L_reg/L_2fc4c6bf_remainder0_carry_i_24__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.396 f  L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.891     9.288    L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I2_O)        0.152     9.440 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.122    L_reg/L_2fc4c6bf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.360    10.482 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.303    L_reg/L_2fc4c6bf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.326    11.629 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.629    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.209 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.509    12.718    L_reg/L_2fc4c6bf_remainder0_3[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328    13.046 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.467    14.514    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.326    14.840 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.315    16.155    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.279 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.853    17.132    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.153    17.285 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.870    18.156    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.355    18.511 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.794    19.305    L_reg/i__carry_i_11__3_n_0
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.332    19.637 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.109    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.064 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.854    21.918    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.221 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.654    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    22.778 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.064    L_reg/i__carry_i_14__1_0
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.188 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.317    24.504    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.628 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.768    25.396    L_reg/i__carry_i_14__1_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.520 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.799    26.319    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.152    26.471 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.751    27.222    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.326    27.548 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.098 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.098    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.212 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.212    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.326 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.326    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.548 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.382    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.681 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.715    30.396    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.520 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.131    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.255 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.264    32.519    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.643 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.217    33.860    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.124    33.984 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.402    37.386    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.930 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.930    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.755ns  (logic 11.757ns (32.883%)  route 23.998ns (67.117%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.550     7.216    L_reg/M_sm_pbc[4]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.340 f  L_reg/L_2fc4c6bf_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.048     8.387    L_reg/L_2fc4c6bf_remainder0_carry_i_25__0_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_2fc4c6bf_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.819     9.330    L_reg/L_2fc4c6bf_remainder0_carry_i_12__0_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.482 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.105    10.588    L_reg/L_2fc4c6bf_remainder0_carry_i_20__0_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.354    10.942 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.774    L_reg/L_2fc4c6bf_remainder0_carry_i_10__0_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.249    14.205    L_reg/L_2fc4c6bf_remainder0_1[5]
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.306    14.511 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.895    15.406    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.530 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.666    16.197    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.150    16.347 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.883    17.230    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.376    17.606 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.457    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.354    18.811 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.866    19.677    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.332    20.009 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.620    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.429    22.925    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.301    23.226 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.513    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.637 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.120    24.756    L_reg/i__carry_i_14__0_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.908 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.815    25.724    L_reg/i__carry_i_25__1_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.326    26.050 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.798    26.848    L_reg/i__carry_i_20__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.972 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.955    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.150    28.077 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.800    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.326    29.126 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.659 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.659    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.776 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.776    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.091 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.716    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.307    31.023 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.567    31.590    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.714 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.320    32.035    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I1_O)        0.124    32.159 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.986    33.145    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.269 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.117    34.386    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I2_O)        0.124    34.510 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.878    37.388    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.902 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.902    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.639ns  (logic 11.980ns (33.614%)  route 23.660ns (66.386%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.550     7.216    L_reg/M_sm_pbc[4]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.340 f  L_reg/L_2fc4c6bf_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.048     8.387    L_reg/L_2fc4c6bf_remainder0_carry_i_25__0_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_2fc4c6bf_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.819     9.330    L_reg/L_2fc4c6bf_remainder0_carry_i_12__0_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.482 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.105    10.588    L_reg/L_2fc4c6bf_remainder0_carry_i_20__0_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.354    10.942 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.774    L_reg/L_2fc4c6bf_remainder0_carry_i_10__0_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.249    14.205    L_reg/L_2fc4c6bf_remainder0_1[5]
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.306    14.511 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.895    15.406    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.530 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.666    16.197    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.150    16.347 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.883    17.230    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.376    17.606 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.457    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.354    18.811 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.866    19.677    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.332    20.009 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.620    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.429    22.925    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.301    23.226 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.513    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.637 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.120    24.756    L_reg/i__carry_i_14__0_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.908 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.815    25.724    L_reg/i__carry_i_25__1_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.326    26.050 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.798    26.848    L_reg/i__carry_i_20__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.972 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.955    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.150    28.077 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.800    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.326    29.126 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.659 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.659    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.776 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.776    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.091 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.716    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.307    31.023 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.567    31.590    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.714 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.320    32.035    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I1_O)        0.124    32.159 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.986    33.145    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.269 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.115    34.384    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I0_O)        0.152    34.536 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.542    37.078    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.787 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.787    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.515ns  (logic 12.025ns (33.857%)  route 23.491ns (66.143%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.550     7.216    L_reg/M_sm_pbc[4]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.340 f  L_reg/L_2fc4c6bf_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.048     8.387    L_reg/L_2fc4c6bf_remainder0_carry_i_25__0_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_2fc4c6bf_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.819     9.330    L_reg/L_2fc4c6bf_remainder0_carry_i_12__0_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.482 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.105    10.588    L_reg/L_2fc4c6bf_remainder0_carry_i_20__0_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.354    10.942 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.774    L_reg/L_2fc4c6bf_remainder0_carry_i_10__0_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.249    14.205    L_reg/L_2fc4c6bf_remainder0_1[5]
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.306    14.511 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.895    15.406    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.530 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.666    16.197    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.150    16.347 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.883    17.230    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.376    17.606 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.457    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.354    18.811 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.866    19.677    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.332    20.009 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.620    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.429    22.925    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.301    23.226 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.513    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.637 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.120    24.756    L_reg/i__carry_i_14__0_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.908 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.815    25.724    L_reg/i__carry_i_25__1_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.326    26.050 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.798    26.848    L_reg/i__carry_i_20__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.972 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.955    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.150    28.077 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.800    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.326    29.126 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.659 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.659    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.776 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.776    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.091 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.716    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.307    31.023 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.567    31.590    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.714 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.320    32.035    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y9          LUT3 (Prop_lut3_I1_O)        0.124    32.159 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.986    33.145    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.269 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.117    34.386    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.152    34.538 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.371    36.909    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.663 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.663    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.492ns  (logic 11.320ns (31.895%)  route 24.172ns (68.105%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.881     7.484    L_reg/M_sm_timer[5]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.608 f  L_reg/L_2fc4c6bf_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.665     8.272    L_reg/L_2fc4c6bf_remainder0_carry_i_24__1_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.396 f  L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.891     9.288    L_reg/L_2fc4c6bf_remainder0_carry__1_i_7__1_n_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I2_O)        0.152     9.440 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.122    L_reg/L_2fc4c6bf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.360    10.482 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.303    L_reg/L_2fc4c6bf_remainder0_carry_i_10__1_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I1_O)        0.326    11.629 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.629    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.209 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.509    12.718    L_reg/L_2fc4c6bf_remainder0_3[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.328    13.046 r  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.467    14.514    L_reg/i__carry_i_13__4_n_0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.326    14.840 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.315    16.155    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    16.279 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.853    17.132    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.153    17.285 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.870    18.156    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.355    18.511 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.794    19.305    L_reg/i__carry_i_11__3_n_0
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.332    19.637 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.472    20.109    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.064 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.854    21.918    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.303    22.221 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.654    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124    22.778 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    24.064    L_reg/i__carry_i_14__1_0
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.124    24.188 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.317    24.504    L_reg/i__carry_i_25__3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.628 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.768    25.396    L_reg/i__carry_i_14__1_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.124    25.520 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.799    26.319    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.152    26.471 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.751    27.222    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.326    27.548 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.548    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.098 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.098    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.212 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.212    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.326 r  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.326    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.548 f  timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.382    timerseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.299    29.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.715    30.396    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124    30.520 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.611    31.131    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124    31.255 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.264    32.519    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124    32.643 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.833    33.476    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.124    33.600 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.485    37.085    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.639 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.639    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.449ns  (logic 11.753ns (33.155%)  route 23.696ns (66.845%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.550     7.216    L_reg/M_sm_pbc[4]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.340 f  L_reg/L_2fc4c6bf_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.048     8.387    L_reg/L_2fc4c6bf_remainder0_carry_i_25__0_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.511 f  L_reg/L_2fc4c6bf_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.819     9.330    L_reg/L_2fc4c6bf_remainder0_carry_i_12__0_n_0
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.482 f  L_reg/L_2fc4c6bf_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           1.105    10.588    L_reg/L_2fc4c6bf_remainder0_carry_i_20__0_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.354    10.942 r  L_reg/L_2fc4c6bf_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.774    L_reg/L_2fc4c6bf_remainder0_carry_i_10__0_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_2fc4c6bf_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.249    14.205    L_reg/L_2fc4c6bf_remainder0_1[5]
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.306    14.511 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.895    15.406    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.530 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.666    16.197    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I3_O)        0.150    16.347 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.883    17.230    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.376    17.606 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.851    18.457    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.354    18.811 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.866    19.677    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.332    20.009 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.611    20.620    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.429    22.925    L_reg/L_2fc4c6bf_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I1_O)        0.301    23.226 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.513    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.637 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.120    24.756    L_reg/i__carry_i_14__0_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.152    24.908 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.815    25.724    L_reg/i__carry_i_25__1_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.326    26.050 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.798    26.848    L_reg/i__carry_i_20__1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.972 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.955    27.927    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I1_O)        0.150    28.077 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.723    28.800    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y6          LUT5 (Prop_lut5_I0_O)        0.326    29.126 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.126    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.659 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.659    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.776 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.776    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.091 r  bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.716    bseg_driver/decimal_renderer/L_2fc4c6bf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.307    31.023 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.567    31.590    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.714 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.317    32.032    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.124    32.156 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.545    32.701    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124    32.825 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.998    33.823    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.124    33.947 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.139    37.086    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.596 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.596    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.432ns (66.176%)  route 0.732ns (33.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X31Y11         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.732     2.378    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.669 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.407ns (63.791%)  route 0.799ns (36.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.559     1.503    display/clk
    SLICE_X29Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.799     2.442    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.709 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.709    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.407ns (63.219%)  route 0.819ns (36.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.559     1.503    display/clk
    SLICE_X36Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.819     2.463    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.729 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.729    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.409ns (63.520%)  route 0.809ns (36.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.394     2.068    aseg_driver/ctr/S[0]
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.045     2.113 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.528    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.751 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.751    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.419ns (63.587%)  route 0.813ns (36.413%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.389     2.063    aseg_driver/ctr/S[0]
    SLICE_X64Y37         LUT2 (Prop_lut2_I0_O)        0.045     2.108 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.531    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.764 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.764    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.486ns (66.394%)  route 0.752ns (33.606%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.394     2.068    aseg_driver/ctr/S[0]
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.044     2.112 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.470    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.301     3.771 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.771    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.408ns (61.420%)  route 0.884ns (38.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X29Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.884     2.530    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.797 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.797    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.484ns (64.774%)  route 0.807ns (35.226%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.589     1.533    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.389     2.063    aseg_driver/ctr/S[0]
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.045     2.108 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.526    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.298     3.824 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.824    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.409ns (60.473%)  route 0.921ns (39.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.561     1.505    display/clk
    SLICE_X36Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.921     2.567    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.835 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.835    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.433ns (61.885%)  route 0.883ns (38.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.592     1.536    bseg_driver/ctr/clk
    SLICE_X63Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.264     1.941    bseg_driver/ctr/S[0]
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.604    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.852 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.852    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.402ns  (logic 1.643ns (30.415%)  route 3.759ns (69.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.927     4.445    reset_cond/butt_reset_IBUF
    SLICE_X49Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.569 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.832     5.402    reset_cond/M_reset_cond_in
    SLICE_X56Y12         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.449     4.854    reset_cond/clk
    SLICE_X56Y12         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.402ns  (logic 1.643ns (30.415%)  route 3.759ns (69.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.927     4.445    reset_cond/butt_reset_IBUF
    SLICE_X49Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.569 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.832     5.402    reset_cond/M_reset_cond_in
    SLICE_X56Y12         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.449     4.854    reset_cond/clk
    SLICE_X56Y12         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.279ns  (logic 1.643ns (31.119%)  route 3.636ns (68.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.927     4.445    reset_cond/butt_reset_IBUF
    SLICE_X49Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.569 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.710     5.279    reset_cond/M_reset_cond_in
    SLICE_X48Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    reset_cond/clk
    SLICE_X48Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.261ns  (logic 1.643ns (31.229%)  route 3.618ns (68.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.927     4.445    reset_cond/butt_reset_IBUF
    SLICE_X49Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.569 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.691     5.261    reset_cond/M_reset_cond_in
    SLICE_X56Y13         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.448     4.853    reset_cond/clk
    SLICE_X56Y13         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.816ns  (logic 1.474ns (30.601%)  route 3.342ns (69.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.342     4.816    butt_cond/sync/D[0]
    SLICE_X32Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.443     4.848    butt_cond/sync/clk
    SLICE_X32Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.315ns  (logic 1.653ns (38.309%)  route 2.662ns (61.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.662     4.191    forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124     4.315 r  forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.315    forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/clk
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 1.624ns (38.226%)  route 2.625ns (61.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.625     4.125    forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.249 r  forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.249    forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X35Y5          FDRE                                         r  forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/clk
    SLICE_X35Y5          FDRE                                         r  forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 1.640ns (40.161%)  route 2.444ns (59.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.444     3.960    forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.084 r  forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.084    forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.446     4.851    forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/clk
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.949ns  (logic 1.658ns (41.996%)  route 2.290ns (58.004%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.290     3.825    forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.949 r  forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.949    forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/clk
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.941ns  (logic 1.639ns (41.579%)  route 2.302ns (58.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.302     3.817    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124     3.941 r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.941    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X31Y8          FDRE                                         r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.444     4.849    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/clk
    SLICE_X31Y8          FDRE                                         r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1160351600[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.319ns (25.826%)  route 0.916ns (74.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.916     1.190    forLoop_idx_0_1160351600[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.235 r  forLoop_idx_0_1160351600[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.235    forLoop_idx_0_1160351600[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_1160351600[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_1160351600[0].cond_butt_dirs/sync/clk
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_1160351600[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.330ns (24.777%)  route 1.002ns (75.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.002     1.286    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.331 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.331    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X35Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X35Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.327ns (24.382%)  route 1.014ns (75.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.014     1.296    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.341 r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.341    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X31Y8          FDRE                                         r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/clk
    SLICE_X31Y8          FDRE                                         r  forLoop_idx_0_780013121[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.347ns (25.377%)  route 1.019ns (74.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.019     1.321    forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.366 r  forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.366    forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/clk
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.329ns (23.686%)  route 1.059ns (76.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.059     1.342    forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.387 r  forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.387    forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/clk
    SLICE_X28Y8          FDRE                                         r  forLoop_idx_0_780013121[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.313ns (21.582%)  route 1.137ns (78.418%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.137     1.405    forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.450    forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X35Y5          FDRE                                         r  forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/clk
    SLICE_X35Y5          FDRE                                         r  forLoop_idx_0_1160351600[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.341ns (22.845%)  route 1.153ns (77.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.153     1.449    forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.494 r  forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.494    forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.831     2.021    forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/clk
    SLICE_X35Y6          FDRE                                         r  forLoop_idx_0_1160351600[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.242ns (13.716%)  route 1.520ns (86.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.520     1.762    butt_cond/sync/D[0]
    SLICE_X32Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     2.020    butt_cond/sync/clk
    SLICE_X32Y39         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.331ns (17.450%)  route 1.567ns (82.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.304     1.590    reset_cond/butt_reset_IBUF
    SLICE_X49Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.635 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.264     1.899    reset_cond/M_reset_cond_in
    SLICE_X48Y16         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.829     2.019    reset_cond/clk
    SLICE_X48Y16         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.331ns (17.382%)  route 1.575ns (82.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.304     1.590    reset_cond/butt_reset_IBUF
    SLICE_X49Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.635 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.271     1.906    reset_cond/M_reset_cond_in
    SLICE_X56Y13         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     2.022    reset_cond/clk
    SLICE_X56Y13         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





