<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu/can.c:103:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 28 has been inferred" OldID="load-store-loop3.load.3," ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/can.c:103:2" LoopName="anonymous" ParentFunc="write_ddr" Length="28" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu/can.c:126:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 92 has been inferred" OldID="load-store-loop.store.6," ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/can.c:126:3" LoopName="anonymous" ParentFunc="write_ddr" Length="92" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu/clu.c:18:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="load-store-loop.i.store.6," ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/clu.c:18:2" LoopName="anonymous" ParentFunc="write_ddr" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:120:21" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.store.5" BundleName="ps_ddr" VarName="ddr_header" ParentFunc="write_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:150:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="split.load.5" BundleName="can_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:173:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end.load.25" BundleName="can_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:209:13" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.inc.load.10" BundleName="can_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:223:13" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.inc189.load.8" BundleName="can_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:234:17" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end192.store.3" VarName="received_can" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:236:12" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end192.load.6" BundleName="can_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:238:26" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.end192.store.10" BundleName="can_addr" VarName="canbase" ParentFunc="recvFrame_logic"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/can.c:251:16" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.i.i.load.6" BundleName="can_addr" VarName="can_ptr" ParentFunc="clu"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="clu/dlin.c:178:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="clu/dlin.c:178:23" LoopName="VITIS_LOOP_178_1" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/dlin.c:203:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="for.end.store.64" VarName="received_lin" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/dlin.c:89:29" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then23.store.8" BundleName="lin_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/dlin.c:89:29" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then3.store.8" BundleName="lin_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/dlin.c:89:29" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then3.store.13" BundleName="lin_addr" VarName="linbase" ParentFunc="single_lin_process"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/dlin.c:83:24" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="entry.load.7" BundleName="lin_addr,lin_addr,lin_addr,lin_addr,lin_addr,lin_addr" VarName="lin_reg" ParentFunc="read_lin_reg"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu/dlin.c:100:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 28 has been inferred" OldID="load-store-loop3.load.3," ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/dlin.c:100:2" LoopName="anonymous" ParentFunc="write_lin_ddr" Length="28" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu/dlin.c:122:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 28 has been inferred" OldID="load-store-loop.store.6," ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/dlin.c:122:3" LoopName="anonymous" ParentFunc="write_lin_ddr" Length="28" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="clu/clu.c:18:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="load-store-loop.i.store.6," ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/clu.c:18:2" LoopName="anonymous" ParentFunc="write_lin_ddr" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="clu/dlin.c:117:21" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" ID="if.then.store.5" BundleName="ps_ddr" VarName="ddr_header" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu/clu.c:18:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/clu.c:18:2" LoopName="anonymous" ParentFunc="write_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu/can.c:126:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/can.c:126:3" LoopName="anonymous" ParentFunc="write_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu/can.c:103:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/can.c:103:2" LoopName="anonymous" ParentFunc="write_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu/clu.c:18:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep7seq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/clu.c:18:2" LoopName="anonymous" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu/dlin.c:122:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/dlin.c:122:3" LoopName="anonymous" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="clu/dlin.c:100:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="ddr_headerseq" BundleName="ps_ddr" VarName="ddr_header" LoopLoc="clu/dlin.c:100:2" LoopName="anonymous" ParentFunc="write_lin_ddr"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="clu/can.c:103:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 28 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="clu/can.c:103:2" LoopName="anonymous" Length="28" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="clu/can.c:126:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 92 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="clu/can.c:126:3" LoopName="anonymous" Length="92" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="clu/clu.c:18:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="clu/clu.c:18:2" LoopName="anonymous" Length="4" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="clu/dlin.c:100:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 28 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="clu/dlin.c:100:2" LoopName="anonymous" Length="28" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="clu/dlin.c:122:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 28 and bit width 8 in loop 'anonymous' has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="ps_ddr" LoopLoc="clu/dlin.c:122:3" LoopName="anonymous" Length="28" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

