#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May  4 23:15:19 2024
# Process ID: 6176
# Current directory: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15884 C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto1\IndexSelector\IndexSelector.xpr
# Log file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/vivado.log
# Journal file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1056.914 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "index_selector_tb_behav -key {Behavioral:sim_1:Functional:index_selector_tb} -tclbatch {index_selector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source index_selector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'index_selector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1056.914 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.914 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1056.914 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29]
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:32]
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29]
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:32]
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:33]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 50 ns  Iteration: 1  Process: /index_selector_tb/uut/line__46
  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd

HDL Line: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: valor v[1:9]1
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
Note: valor v[1:9]1
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]1
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]1
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]1
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]1
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]1
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]1
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]1
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]62
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v[1:9]511
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.914 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: valor v4[1:9] 1
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
Note: valor v4[1:9] 1
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v4[1:9] 1
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v4[1:9] 1
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v4[1:9] 1
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v4[1:9] 1
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v4[1:9] 1
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v4[1:9] 1
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v4[1:9] 1
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v6[1:9] 62
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[1:9] 511
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: valor v0[30:22] 281
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Error: Test failed: Output index does not match expected value.
Time: 200 ns  Iteration: 0  Process: /index_selector_tb/stim_proc  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
Note: valor v0[30:22] 281
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 281
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 281
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 281
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 281
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 281
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 281
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 281
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: valor v0[30:22] 258
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v2[30:22] 278
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v9[30:22] 280
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: valor v0[30:22] 258
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: valor v0[30:22] 258
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:22] 258
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:22] 268
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:22] 280
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v11[30:22] 281
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1056.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'index_selector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj index_selector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'index_selector'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.sim/sim_1/behav/xsim'
"xelab -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.914 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: valor v0[30:23] 129
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 150 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 250 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 350 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 450 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 550 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 650 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 750 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 850 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v0[30:23] 129
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v1[30:23] 134
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
Note: valor v8[30:23] 140
Time: 950 ns  Iteration: 1  Process: /index_selector_tb/uut/line__47  File: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.914 ; gain = 0.000
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::infer_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.914 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.tmp c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.914 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1056.914 ; gain = 0.000
ipx::current_core c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/hdl/Proyecto1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/hdl/Proyecto1_wrapper.vhd
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/component.xml
set_property top index_selector [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sim_1/new/index_selector_tb.vhd
ipx::package_project -root_dir C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1133.363 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.363 ; gain = 0.000
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:index_selector:1.0'. The one found in IP location 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new' will take precedence over the same IP in location c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector
close_project
close_project
open_project C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:index_selector:1.0'. The one found in IP location 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new' will take precedence over the same IP in location c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1187.980 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/Proyecto1.bd}
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:user:index_selector:1.0 - index_selector_0
Successfully read diagram <Proyecto1> from BD file <C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/Proyecto1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1187.980 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
WARNING: [BD 41-1684] Pin /vio_0/probe_in0 is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets index_selector_0_output_index] [get_bd_nets vio_0_probe_out11]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins index_selector_0/output_index]
endgroup
set_property name leds [get_bd_ports output_index_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins index_selector_0/v0]
delete_bd_objs [get_bd_nets vio_0_probe_out0]
delete_bd_objs [get_bd_nets vio_0_probe_out1]
delete_bd_objs [get_bd_nets vio_0_probe_out2]
delete_bd_objs [get_bd_nets vio_0_probe_out3]
delete_bd_objs [get_bd_nets vio_0_probe_out4]
delete_bd_objs [get_bd_nets vio_0_probe_out5]
delete_bd_objs [get_bd_nets vio_0_probe_out6]
delete_bd_objs [get_bd_nets vio_0_probe_out7]
delete_bd_objs [get_bd_nets vio_0_probe_out8]
delete_bd_objs [get_bd_nets vio_0_probe_out9]
delete_bd_objs [get_bd_nets vio_0_probe_out10]
connect_bd_net [get_bd_pins vio_0/probe_out11] [get_bd_pins index_selector_0/v11]
connect_bd_net [get_bd_pins vio_0/probe_out10] [get_bd_pins index_selector_0/v10]
connect_bd_net [get_bd_pins vio_0/probe_out9] [get_bd_pins index_selector_0/v9]
connect_bd_net [get_bd_pins vio_0/probe_out8] [get_bd_pins index_selector_0/v8]
connect_bd_net [get_bd_pins vio_0/probe_out7] [get_bd_pins index_selector_0/v7]
regenerate_bd_layout
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins index_selector_0/v0]
connect_bd_net [get_bd_pins index_selector_0/v1] [get_bd_pins vio_0/probe_out1]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins index_selector_0/v2]
connect_bd_net [get_bd_pins index_selector_0/v3] [get_bd_pins vio_0/probe_out3]
connect_bd_net [get_bd_pins vio_0/probe_out4] [get_bd_pins index_selector_0/v4]
connect_bd_net [get_bd_pins index_selector_0/v5] [get_bd_pins vio_0/probe_out5]
connect_bd_net [get_bd_pins vio_0/probe_out6] [get_bd_pins index_selector_0/v6]
save_bd_design
Wrote  : <C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto1\Main\Main.srcs\sources_1\bd\Proyecto1\Proyecto1.bd> 
Wrote  : <C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/ui/bd_c1e2650c.ui> 
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto1\Main\Main.srcs\sources_1\bd\Proyecto1\Proyecto1.bd> 
VHDL Output written to : C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/synth/Proyecto1.vhd
VHDL Output written to : C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/sim/Proyecto1.vhd
VHDL Output written to : C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/hdl/Proyecto1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block index_selector_0 .
Exporting to file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/hw_handoff/Proyecto1.hwh
Generated Block Design Tcl file C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/hw_handoff/Proyecto1_bd.tcl
Generated Hardware Definition File C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.srcs/sources_1/bd/Proyecto1/synth/Proyecto1.hwdef
[Sun May  5 16:13:13 2024] Launched Proyecto1_vio_0_0_synth_1, Proyecto1_index_selector_0_2_synth_1, synth_1...
Run output will be captured here:
Proyecto1_vio_0_0_synth_1: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/Proyecto1_vio_0_0_synth_1/runme.log
Proyecto1_index_selector_0_2_synth_1: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/Proyecto1_index_selector_0_2_synth_1/runme.log
synth_1: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/synth_1/runme.log
[Sun May  5 16:13:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1317.820 ; gain = 129.840
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1343.004 ; gain = 8.754
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2658.316 ; gain = 1315.312
set_property PROGRAM.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2709.465 ; gain = 33.617
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
ERROR: [Labtools 27-2312] Device arm_dap_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device xc7z010_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property OUTPUT_VALUE 01000011 [get_hw_probes Proyecto1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto1_i/vio_0_probe_out3} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out10 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out11 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out3 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out4 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out5 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out6 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out7 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out8 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto1_i/vio_0_probe_out9 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE 01000011011101011110110110100111 [get_hw_probes Proyecto1_i/vio_0_probe_out10 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto1_i/vio_0_probe_out10} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE 01000011011101011110110110100111 [get_hw_probes Proyecto1_i/vio_0_probe_out11 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto1_i/vio_0_probe_out11} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
set_property OUTPUT_VALUE 01000011011101011110110111010011 [get_hw_probes Proyecto1_i/vio_0_probe_out8 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto1_i/vio_0_probe_out8} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/Main/Main.runs/impl_1/Proyecto1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
refresh_hw_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2945.906 ; gain = 0.000
set_property OUTPUT_VALUE 01000011011101011110110111010011 [get_hw_probes Proyecto1_i/vio_0_probe_out8 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto1_i/vio_0_probe_out8} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto1_i/vio_0"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC84A
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 17:29:40 2024...
