
*** Running vivado
    with args -log design_1_displaycontrollerE1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_displaycontrollerE1_0_0.tcl



****** Vivado v2024.1.1 (64-bit)
  **** SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
  **** IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
  **** SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
  **** Start of session at: Tue Dec  3 22:02:05 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_displaycontrollerE1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_displaycontrollerE1_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.180 ; gain = 446.961
---------------------------------------------------------------------------------
WARNING: [Synth 8-9400] empty statement in sequential block [C:/xproj/project_12.2/project_12.2.srcs/sources_1/new/decoder.v:36]
INFO: [Synth 8-6157] synthesizing module 'design_1_displaycontrollerE1_0_0' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/design_1/ip/design_1_displaycontrollerE1_0_0/synth/design_1_displaycontrollerE1_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_wrapper' [C:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/hdl/displaycontrollerE1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/synth/displaycontrollerE1.v:13]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_bin2bcd_0_0' [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_bin2bcd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_bin2bcd_0_0' (0#1) [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_bin2bcd_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_clock_divider_0_0' [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_clock_divider_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_clock_divider_0_0' (0#1) [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_clock_divider_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_counter_0_0' [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_counter_0_0' (0#1) [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_counter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_decoder_0_0' [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_decoder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_decoder_0_0' (0#1) [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_decoder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_display_decoder_0_0' [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_display_decoder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_display_decoder_0_0' (0#1) [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_display_decoder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_mux_0_0' [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_mux_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_mux_0_0' (0#1) [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/.Xil/Vivado-19796-sgk/realtime/displaycontrollerE1_mux_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_xlconstant_0_0' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlconstant_0_0/synth/displaycontrollerE1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_xlconstant_0_0' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlconstant_0_0/synth/displaycontrollerE1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_xlslice_0_0' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_0/synth/displaycontrollerE1_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_xlslice_0_0' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_0/synth/displaycontrollerE1_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_xlslice_0_1' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_1/synth/displaycontrollerE1_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice__parameterized0' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_xlslice_0_1' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_1/synth/displaycontrollerE1_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_xlslice_0_2' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_2/synth/displaycontrollerE1_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice__parameterized1' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice__parameterized1' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_xlslice_0_2' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_2/synth/displaycontrollerE1_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'displaycontrollerE1_xlslice_0_3' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_3/synth/displaycontrollerE1_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice__parameterized2' [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice__parameterized2' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_xlslice_0_3' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_xlslice_0_3/synth/displaycontrollerE1_xlslice_0_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/synth/displaycontrollerE1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'displaycontrollerE1_wrapper' (0#1) [C:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/hdl/displaycontrollerE1_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_displaycontrollerE1_0_0' (0#1) [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/design_1/ip/design_1_displaycontrollerE1_0_0/synth/design_1_displaycontrollerE1_0_0.v:53]
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1602.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_bin2bcd_0_0/displaycontrollerE1_bin2bcd_0_0/displaycontrollerE1_bin2bcd_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/bin2bcd_0'
Finished Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_bin2bcd_0_0/displaycontrollerE1_bin2bcd_0_0/displaycontrollerE1_bin2bcd_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/bin2bcd_0'
Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_mux_0_0/displaycontrollerE1_mux_0_0/displaycontrollerE1_mux_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/mux_0'
Finished Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_mux_0_0/displaycontrollerE1_mux_0_0/displaycontrollerE1_mux_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/mux_0'
Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_display_decoder_0_0/displaycontrollerE1_display_decoder_0_0/displaycontrollerE1_display_decoder_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/display_decoder_0'
Finished Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_display_decoder_0_0/displaycontrollerE1_display_decoder_0_0/displaycontrollerE1_display_decoder_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/display_decoder_0'
Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_counter_0_0/displaycontrollerE1_counter_0_0/displaycontrollerE1_counter_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/counter_0'
Finished Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_counter_0_0/displaycontrollerE1_counter_0_0/displaycontrollerE1_counter_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/counter_0'
Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_decoder_0_0/displaycontrollerE1_decoder_0_0/displaycontrollerE1_decoder_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/decoder_0'
Finished Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_decoder_0_0/displaycontrollerE1_decoder_0_0/displaycontrollerE1_decoder_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/decoder_0'
Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_clock_divider_0_0/displaycontrollerE1_clock_divider_0_0/displaycontrollerE1_clock_divider_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/clock_divider_0'
Finished Parsing XDC File [c:/xproj/project_12.2/project_12.2.gen/sources_1/bd/displaycontrollerE1/ip/displaycontrollerE1_clock_divider_0_0/displaycontrollerE1_clock_divider_0_0/displaycontrollerE1_clock_divider_0_0_in_context.xdc] for cell 'inst/displaycontrollerE1_i/clock_divider_0'
Parsing XDC File [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1602.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1602.824 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/bin2bcd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/mux_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/display_decoder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/decoder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/clock_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/displaycontrollerE1_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[11] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module displaycontrollerE1_xlslice_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module displaycontrollerE1_xlslice_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module displaycontrollerE1_xlslice_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module displaycontrollerE1_xlslice_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |displaycontrollerE1_bin2bcd_0_0         |         1|
|2     |displaycontrollerE1_clock_divider_0_0   |         1|
|3     |displaycontrollerE1_counter_0_0         |         1|
|4     |displaycontrollerE1_decoder_0_0         |         1|
|5     |displaycontrollerE1_display_decoder_0_0 |         1|
|6     |displaycontrollerE1_mux_0_0             |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |displaycontrollerE1_bin2bcd_0         |     1|
|2     |displaycontrollerE1_clock_divider_0   |     1|
|3     |displaycontrollerE1_counter_0         |     1|
|4     |displaycontrollerE1_decoder_0         |     1|
|5     |displaycontrollerE1_display_decoder_0 |     1|
|6     |displaycontrollerE1_mux_0             |     1|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1602.824 ; gain = 555.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1602.824 ; gain = 555.605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1602.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1602.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2d69715e
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1602.824 ; gain = 957.172
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/xproj/project_12.2/project_12.2.runs/design_1_displaycontrollerE1_0_0_synth_1/design_1_displaycontrollerE1_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_displaycontrollerE1_0_0_utilization_synth.rpt -pb design_1_displaycontrollerE1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 22:02:41 2024...
