// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VFIFO_tb.h for the primary calling header

#include "VFIFO_tb__pch.h"
#include "VFIFO_tb__Syms.h"
#include "VFIFO_tb___024root.h"

VL_INLINE_OPT VlCoroutine VFIFO_tb___024root___eval_initial__TOP__Vtiming__1(VFIFO_tb___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFIFO_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFIFO_tb___024root___eval_initial__TOP__Vtiming__1\n"); );
    // Body
    vlSelf->FIFO_tb__DOT__clk = 0U;
    vlSelf->FIFO_tb__DOT__rst_n = 0U;
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       42);
    vlSelf->FIFO_tb__DOT__rst_n = 1U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 1U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 2U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 3U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 4U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 5U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 6U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 7U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 8U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 9U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xaU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xbU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xcU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xdU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xeU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xfU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x10U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x11U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x12U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x13U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x14U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x15U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x16U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x17U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x18U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x19U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1aU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1bU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1cU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1dU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1eU;
    co_await vlSelf->__VdlySched.delay(0x32ULL, nullptr, 
                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                       56);
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 1U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 2U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 3U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 4U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 5U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 6U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 7U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 8U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 9U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xaU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xbU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xcU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xdU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xeU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0xfU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x10U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x11U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x12U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x13U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x14U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x15U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x16U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x17U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x18U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x19U;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1aU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1bU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1cU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 1U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1dU;
    co_await vlSelf->__VtrigSched_hcb06e201__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge FIFO_tb.clk)", 
                                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                                       47);
    vlSelf->FIFO_tb__DOT__r_en = 0U;
    if (((IData)(vlSelf->FIFO_tb__DOT__r_en) & ((IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__r_ptr) 
                                                != (IData)(vlSelf->FIFO_tb__DOT__s_fifo__DOT__w_ptr)))) {
        co_await vlSelf->__VdlySched.delay(1ULL, nullptr, 
                                           "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                           50);
        vlSelf->FIFO_tb__DOT__wdata = vlSelf->FIFO_tb__DOT__wdata_q.pop_front();
        if (VL_UNLIKELY(((IData)(vlSelf->FIFO_tb__DOT__data_out) 
                         != (IData)(vlSelf->FIFO_tb__DOT__wdata)))) {
            VL_WRITEF_NX("[%0t] %%Error: FIFO_tb.v:52: Assertion failed in %NFIFO_tb.unnamedblk2: Time = %0t: Comparison Failed: expected wr_data = %x, rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         vlSymsp->name(),64,VL_TIME_UNITED_Q(1),
                         -12,8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
            VL_STOP_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 52, "");
        } else {
            VL_WRITEF_NX("Time = %0t: Comparison Passed: wr_data = %x and rd_data = %x\n",0,
                         64,VL_TIME_UNITED_Q(1),-12,
                         8,(IData)(vlSelf->FIFO_tb__DOT__wdata),
                         8,vlSelf->FIFO_tb__DOT__data_out);
        }
    }
    vlSelf->FIFO_tb__DOT__unnamedblk2__DOT__i = 0x1eU;
    co_await vlSelf->__VdlySched.delay(0x32ULL, nullptr, 
                                       "/home/gpluo2/verilogtesting/FIFO_tb.v", 
                                       56);
    VL_FINISH_MT("/home/gpluo2/verilogtesting/FIFO_tb.v", 59, "");
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VFIFO_tb___024root___dump_triggers__act(VFIFO_tb___024root* vlSelf);
#endif  // VL_DEBUG

void VFIFO_tb___024root___eval_triggers__act(VFIFO_tb___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    VFIFO_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VFIFO_tb___024root___eval_triggers__act\n"); );
    // Body
    vlSelf->__VactTriggered.set(0U, ((IData)(vlSelf->FIFO_tb__DOT__clk) 
                                     & (~ (IData)(vlSelf->__Vtrigprevexpr___TOP__FIFO_tb__DOT__clk__0))));
    vlSelf->__VactTriggered.set(1U, vlSelf->__VdlySched.awaitingCurrentTime());
    vlSelf->__Vtrigprevexpr___TOP__FIFO_tb__DOT__clk__0 
        = vlSelf->FIFO_tb__DOT__clk;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        VFIFO_tb___024root___dump_triggers__act(vlSelf);
    }
#endif
}
