$date
	Sat Sep 05 22:14:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! Spres [1:0] $end
$var wire 1 " Y3 $end
$var wire 1 # Y2 $end
$var wire 1 $ Y1 $end
$var wire 2 % Sfut [1:0] $end
$var wire 1 & Q $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$var reg 1 ) clk $end
$var reg 1 * reset $end
$scope module al $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 & Q $end
$var wire 1 + S0fut $end
$var wire 1 , S0pres $end
$var wire 1 - S1fut $end
$var wire 1 . S1pres $end
$var wire 2 / Sfut [1:0] $end
$var wire 2 0 Spres [1:0] $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$upscope $end
$scope module el $end
$var wire 1 ' A $end
$var wire 1 1 S00 $end
$var wire 1 2 S0fut $end
$var wire 1 3 S11 $end
$var wire 1 4 S22 $end
$var wire 1 5 S2fut $end
$var wire 3 6 Sfut [2:0] $end
$var wire 3 7 Spres [2:0] $end
$var wire 1 $ Y1 $end
$var wire 1 # Y2 $end
$var wire 1 " Y3 $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 1 8 S2 $end
$var wire 1 9 S1 $end
$var wire 1 : S0 $end
$scope module U3 $end
$var wire 1 1 D $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var reg 1 : Q $end
$upscope $end
$scope module U4 $end
$var wire 1 3 D $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var reg 1 9 Q $end
$upscope $end
$scope module U5 $end
$var wire 1 4 D $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var reg 1 8 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x:
x9
x8
bz 7
bz 6
x5
z4
z3
x2
z1
bz 0
b0 /
z.
0-
z,
0+
0*
0)
0(
0'
0&
bz %
x$
x#
x"
b0 !
$end
#1
02
0#
0"
15
0$
0:
09
08
1*
#2
0*
#5
x2
x"
x#
x5
z8
z9
z$
z:
1)
#10
0)
#12
x-
x&
bx !
bx /
x+
1(
1'
#15
1)
#20
0)
#25
1)
#30
0)
#32
0&
bx0 !
bx0 /
0+
0'
#35
1)
#40
0)
#45
1)
#50
0)
#55
1)
#60
0)
#65
1)
#70
0)
#75
1)
#80
0)
#85
1)
#90
0)
#95
1)
#100
0)
#105
1)
#110
0)
#115
1)
#120
0)
#125
1)
#130
0)
#135
1)
#140
0)
#145
1)
#150
0)
#155
1)
#160
0)
#165
1)
#170
0)
#175
1)
#180
0)
#185
1)
#190
0)
#195
1)
#200
0)
