#ifndef REG_BASE_ADDR_H_
#define REG_BASE_ADDR_H_


#define I2C1_BASE_ADDR (0x40005400)
#define I2C2_BASE_ADDR (0x40005800)

#define UART1_BASE_ADDR (0x40013800)
#define UART2_BASE_ADDR (0x40004400)
#define UART3_BASE_ADDR (0x40004800)

#define DMAC1_BASE_ADDR (0x40011000)

#define LSADC_BASE_ADDR (0x40012400)

#define CACHE_BASE_ADDR (0x40017400)

#define CALC_BASE_ADDR (0x40002400)

#define LSQSPI_BASE_ADDR (0x40020000)

#define LSQSPI_MEM_MAP_BASE_ADDR (0x18000000)

#define LSPDM_BASE_ADDR (0x40006800)

#define LSIWDG_BASE_ADDR (0x40021C00)

#define LSRTC_BASE_ADDR (0x40021800)

#endif
