INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational_circuits/16x1 mux using 8x1 mux/16x1 mux using 8x1 mux.srcs/sources_1/new/mux_16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational_circuits/16x1 mux using 8x1 mux/16x1 mux using 8x1 mux.srcs/sources_1/imports/Combinational_circuits/16x1 mux using 2x1 Mux/16x1 mux using 2x1 Mux.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational_circuits/16x1 mux using 8x1 mux/16x1 mux using 8x1 mux.srcs/sources_1/imports/Combinational_circuits/8x1 Mux/8x1 Mux.srcs/sources_1/new/mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational_circuits/16x1 mux using 8x1 mux/16x1 mux using 8x1 mux.srcs/sim_1/imports/new/mux_16x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_16x1_tb
