#! /home/free/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-372-g9a0ce046c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/free/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555e64d40 .scope module, "femtoPLL" "femtoPLL" 2 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /OUTPUT 1 "clk";
P_0x555555df40a0 .param/l "freq" 0 2 9, +C4<00000000000000000000000000101000>;
v0x555555e7bcc0_0 .net "clk", 0 0, L_0x555555e92ba0;  1 drivers
o0x7fa08d183168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e7bd80_0 .net "pclk", 0 0, o0x7fa08d183168;  0 drivers
S_0x555555e57970 .scope generate, "genblk1" "genblk1" 2 23, 2 23 0, S_0x555555e64d40;
 .timescale -9 -12;
S_0x555555e373b0 .scope module, "pll" "SB_PLL40_CORE" 2 14, 3 13 0, S_0x555555e64d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 1 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /INPUT 1 "SDI";
    .port_info 10 /INPUT 1 "SCLK";
    .port_info 11 /INPUT 1 "SHIFTREG_O";
P_0x555555e46310 .param/l "DIVF" 0 3 30, C4<0000000>;
P_0x555555e46350 .param/l "DIVQ" 0 3 31, C4<000>;
P_0x555555e46390 .param/l "DIVR" 0 3 29, C4<0000>;
P_0x555555e463d0 .param/str "FEEDBACK_PATH" 0 3 27, "SIMPLE";
P_0x555555e46410 .param/l "FILTER_RANGE" 0 3 32, C4<000>;
P_0x555555e46450 .param/str "PLLOUT_SELECT" 0 3 28, "GENCLK";
L_0x555555e92ba0 .functor BUFZ 1, o0x7fa08d183168, C4<0>, C4<0>, C4<0>;
L_0x555555e92cd0 .functor BUFZ 1, o0x7fa08d183168, C4<0>, C4<0>, C4<0>;
L_0x7fa08d13a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e04420_0 .net "BYPASS", 0 0, L_0x7fa08d13a060;  1 drivers
o0x7fa08d183048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e04a80_0 .net "DYNAMICDELAY", 0 0, o0x7fa08d183048;  0 drivers
o0x7fa08d183078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555d9a910_0 .net "EXTFEEDBACK", 0 0, o0x7fa08d183078;  0 drivers
o0x7fa08d1830a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555da4420_0 .net "LATCHINPUTVALUE", 0 0, o0x7fa08d1830a8;  0 drivers
L_0x7fa08d13a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555dea4f0_0 .net "LOCK", 0 0, L_0x7fa08d13a018;  1 drivers
v0x555555e39030_0 .net "PLLOUTCORE", 0 0, L_0x555555e92ba0;  alias, 1 drivers
v0x555555e39130_0 .net "PLLOUTGLOBAL", 0 0, L_0x555555e92cd0;  1 drivers
v0x555555e7b780_0 .net "REFERENCECLK", 0 0, o0x7fa08d183168;  alias, 0 drivers
L_0x7fa08d13a0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e7b840_0 .net "RESETB", 0 0, L_0x7fa08d13a0a8;  1 drivers
o0x7fa08d1831c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e7b900_0 .net "SCLK", 0 0, o0x7fa08d1831c8;  0 drivers
o0x7fa08d1831f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e7b9c0_0 .net "SDI", 0 0, o0x7fa08d1831f8;  0 drivers
o0x7fa08d183228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e7ba80_0 .net "SHIFTREG_O", 0 0, o0x7fa08d183228;  0 drivers
S_0x555555e66670 .scope module, "testbench" "testbench" 4 3;
 .timescale -9 -12;
v0x555555e929a0_0 .var "RESET", 0 0;
v0x555555e92a90_0 .net "intr", 0 0, L_0x555555eaa000;  1 drivers
S_0x555555e7be40 .scope module, "uut" "soc" 4 7, 5 3 0, S_0x555555e66670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /OUTPUT 1 "timer_interrupt";
L_0x555555ea6d00 .functor NOT 1, L_0x555555e92e20, C4<0>, C4<0>, C4<0>;
L_0x555555ea8ef0 .functor AND 1, L_0x555555e93320, L_0x555555ea8db0, C4<1>, C4<1>;
L_0x555555ea92e0 .functor NOT 1, L_0x555555e92e20, C4<0>, C4<0>, C4<0>;
L_0x555555ea96f0 .functor AND 1, v0x555555e7d490_0, L_0x555555ea95b0, C4<1>, C4<1>;
v0x555555e90f00_0 .net "DataAdr", 31 0, L_0x555555e935a0;  1 drivers
v0x555555e90fe0_0 .net "MemWrite", 0 0, L_0x555555e93320;  1 drivers
v0x555555e910a0_0 .net "RESET", 0 0, v0x555555e929a0_0;  1 drivers
v0x555555e91170_0 .net "ReadData_APB", 31 0, v0x555555e7e080_0;  1 drivers
RS_0x7fa08d185cb8 .resolv tri, L_0x555555e92ec0, L_0x555555eaa3e0;
v0x555555e91240_0 .net8 "ReadData_Core", 31 0, RS_0x7fa08d185cb8;  2 drivers
v0x555555e91330_0 .net "ReadData_RAM", 31 0, v0x555555e8e4c0_0;  1 drivers
v0x555555e91400_0 .net "ResultSrc", 1 0, L_0x555555e93760;  1 drivers
v0x555555e914d0_0 .net "Stall_Core", 0 0, v0x555555e7dc00_0;  1 drivers
v0x555555e91570_0 .net "WriteData", 31 0, L_0x555555e934d0;  1 drivers
v0x555555e91610_0 .net *"_ivl_13", 15 0, L_0x555555ea8d10;  1 drivers
L_0x7fa08d13a9a8 .functor BUFT 1, C4<0100000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e916b0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa08d13a9a8;  1 drivers
v0x555555e91790_0 .net *"_ivl_16", 0 0, L_0x555555ea8db0;  1 drivers
L_0x7fa08d13aa80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e91850_0 .net/2u *"_ivl_22", 1 0, L_0x7fa08d13aa80;  1 drivers
v0x555555e91930_0 .net *"_ivl_27", 7 0, L_0x555555ea9490;  1 drivers
L_0x7fa08d13aac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555e91a10_0 .net/2u *"_ivl_28", 7 0, L_0x7fa08d13aac8;  1 drivers
v0x555555e91af0_0 .net *"_ivl_30", 0 0, L_0x555555ea95b0;  1 drivers
v0x555555e91bb0_0 .net *"_ivl_37", 15 0, L_0x555555eaa150;  1 drivers
L_0x7fa08d13abe8 .functor BUFT 1, C4<0100000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e91da0_0 .net/2u *"_ivl_38", 15 0, L_0x7fa08d13abe8;  1 drivers
v0x555555e91e80_0 .net *"_ivl_40", 0 0, L_0x555555eaa220;  1 drivers
v0x555555e91f40_0 .net "clk", 0 0, L_0x555555e92db0;  1 drivers
v0x555555e91fe0_0 .net "clk_int", 0 0, v0x555555e8ece0_0;  1 drivers
v0x555555e92080_0 .net "funct3", 2 0, L_0x555555e93890;  1 drivers
v0x555555e92140_0 .net "p_addr", 31 0, v0x555555e7d120_0;  1 drivers
v0x555555e92200_0 .net "p_enable", 0 0, v0x555555e7d220_0;  1 drivers
v0x555555e922f0_0 .net "p_rdata", 31 0, v0x555555e8fb00_0;  1 drivers
L_0x7fa08d13ab10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e923e0_0 .net "p_ready", 0 0, L_0x7fa08d13ab10;  1 drivers
v0x555555e924d0_0 .net "p_sel", 0 0, v0x555555e7d490_0;  1 drivers
v0x555555e92570_0 .net "p_wdata", 31 0, v0x555555e7d5a0_0;  1 drivers
v0x555555e92660_0 .net "p_write", 0 0, v0x555555e7d680_0;  1 drivers
v0x555555e92750_0 .net "rst_n", 0 0, L_0x555555e92e20;  1 drivers
v0x555555e92840_0 .net "sel_timer", 0 0, L_0x555555ea96f0;  1 drivers
v0x555555e928e0_0 .net "timer_interrupt", 0 0, L_0x555555eaa000;  alias, 1 drivers
L_0x555555ea8d10 .part L_0x555555e935a0, 16, 16;
L_0x555555ea8db0 .cmp/ne 16, L_0x555555ea8d10, L_0x7fa08d13a9a8;
L_0x555555ea9350 .cmp/eq 2, L_0x555555e93760, L_0x7fa08d13aa80;
L_0x555555ea9490 .part v0x555555e7d120_0, 8, 8;
L_0x555555ea95b0 .cmp/eq 8, L_0x555555ea9490, L_0x7fa08d13aac8;
L_0x555555eaa070 .part v0x555555e7d120_0, 0, 4;
L_0x555555eaa150 .part L_0x555555e935a0, 16, 16;
L_0x555555eaa220 .cmp/eq 16, L_0x555555eaa150, L_0x7fa08d13abe8;
L_0x555555eaa3e0 .functor MUXZ 32, v0x555555e8e4c0_0, v0x555555e7e080_0, L_0x555555eaa220, C4<>;
S_0x555555e7c040 .scope module, "CW" "Clockworks" 5 35, 6 11 0, S_0x555555e7be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_0x555555e7c240 .param/l "SLOW" 0 6 19, +C4<00000000000000000000000000000000>;
v0x555555e7c620_0 .net "CLK", 0 0, v0x555555e8ece0_0;  alias, 1 drivers
v0x555555e7c700_0 .net "RESET", 0 0, v0x555555e929a0_0;  alias, 1 drivers
v0x555555e7c7c0_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e7c860_0 .net "resetn", 0 0, L_0x555555e92e20;  alias, 1 drivers
S_0x555555e7c2e0 .scope generate, "genblk1" "genblk1" 6 30, 6 30 0, S_0x555555e7c040;
 .timescale -9 -12;
L_0x555555e92db0 .functor BUFZ 1, v0x555555e8ece0_0, C4<0>, C4<0>, C4<0>;
v0x555555e7c520_0 .var "reset_cnt", 15 0;
E_0x555555db86f0 .event posedge, v0x555555e7c700_0, v0x555555e7c7c0_0;
L_0x555555e92e20 .reduce/and v0x555555e7c520_0;
S_0x555555e7c9a0 .scope module, "bridge" "apb_master" 5 79, 7 3 0, S_0x555555e7be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rv_addr";
    .port_info 3 /INPUT 32 "rv_wdata";
    .port_info 4 /INPUT 1 "rv_mem_write";
    .port_info 5 /INPUT 1 "rv_mem_read";
    .port_info 6 /OUTPUT 32 "rv_rdata";
    .port_info 7 /OUTPUT 1 "cpu_stall";
    .port_info 8 /OUTPUT 1 "PSEL";
    .port_info 9 /OUTPUT 1 "PENABLE";
    .port_info 10 /OUTPUT 1 "PWRITE";
    .port_info 11 /OUTPUT 32 "PADDR";
    .port_info 12 /OUTPUT 32 "PWDATA";
    .port_info 13 /INPUT 32 "PRDATA";
    .port_info 14 /INPUT 1 "PREADY";
P_0x555555e7cba0 .param/l "ACCESS" 1 7 31, C4<10>;
P_0x555555e7cbe0 .param/l "APB_ADDR_MASK" 0 7 5, C4<11111111111111110000000000000000>;
P_0x555555e7cc20 .param/l "APB_BASE_ADDR" 0 7 4, C4<01000000000000000000000000000000>;
P_0x555555e7cc60 .param/l "IDLE" 1 7 29, C4<00>;
P_0x555555e7cca0 .param/l "SETUP" 1 7 30, C4<01>;
L_0x7fa08d13a9f0 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x555555ea8f60 .functor AND 32, L_0x555555e935a0, L_0x7fa08d13a9f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555555ea9160 .functor OR 1, L_0x555555e93320, L_0x555555ea9350, C4<0>, C4<0>;
L_0x555555ea91d0 .functor AND 1, L_0x555555ea9020, L_0x555555ea9160, C4<1>, C4<1>;
v0x555555e7d120_0 .var "PADDR", 31 0;
v0x555555e7d220_0 .var "PENABLE", 0 0;
v0x555555e7d2e0_0 .net "PRDATA", 31 0, v0x555555e8fb00_0;  alias, 1 drivers
v0x555555e7d3d0_0 .net "PREADY", 0 0, L_0x7fa08d13ab10;  alias, 1 drivers
v0x555555e7d490_0 .var "PSEL", 0 0;
v0x555555e7d5a0_0 .var "PWDATA", 31 0;
v0x555555e7d680_0 .var "PWRITE", 0 0;
v0x555555e7d740_0 .net/2u *"_ivl_0", 31 0, L_0x7fa08d13a9f0;  1 drivers
v0x555555e7d820_0 .net *"_ivl_2", 31 0, L_0x555555ea8f60;  1 drivers
L_0x7fa08d13aa38 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e7d900_0 .net/2u *"_ivl_4", 31 0, L_0x7fa08d13aa38;  1 drivers
v0x555555e7d9e0_0 .net *"_ivl_6", 0 0, L_0x555555ea9020;  1 drivers
v0x555555e7daa0_0 .net *"_ivl_9", 0 0, L_0x555555ea9160;  1 drivers
v0x555555e7db60_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e7dc00_0 .var "cpu_stall", 0 0;
v0x555555e7dca0_0 .net "is_peripheral", 0 0, L_0x555555ea91d0;  1 drivers
v0x555555e7dd60_0 .net "rst", 0 0, L_0x555555ea92e0;  1 drivers
v0x555555e7de20_0 .net "rv_addr", 31 0, L_0x555555e935a0;  alias, 1 drivers
v0x555555e7df00_0 .net "rv_mem_read", 0 0, L_0x555555ea9350;  1 drivers
v0x555555e7dfc0_0 .net "rv_mem_write", 0 0, L_0x555555e93320;  alias, 1 drivers
v0x555555e7e080_0 .var "rv_rdata", 31 0;
v0x555555e7e160_0 .net "rv_wdata", 31 0, L_0x555555e934d0;  alias, 1 drivers
v0x555555e7e240_0 .var "state", 1 0;
E_0x555555d801a0 .event posedge, v0x555555e7dd60_0, v0x555555e7c7c0_0;
L_0x555555ea9020 .cmp/eq 32, L_0x555555ea8f60, L_0x7fa08d13aa38;
S_0x555555e7e500 .scope module, "core" "RiscV" 5 45, 8 3 0, S_0x555555e7be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ext_MemWrite";
    .port_info 3 /INPUT 32 "Ext_WriteData";
    .port_info 4 /INPUT 32 "Ext_DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "DataAdr";
    .port_info 8 /INPUT 1 "Stall";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /OUTPUT 2 "ResultSrcOut";
    .port_info 11 /OUTPUT 3 "funct3";
o0x7fa08d185ad8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x555555e92ec0 .functor BUFZ 32, o0x7fa08d185ad8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa08d13a5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555555e92fd0 .functor AND 1, L_0x7fa08d13a5b8, L_0x555555ea6d00, C4<1>, C4<1>;
L_0x555555e93410 .functor AND 1, L_0x7fa08d13a5b8, L_0x555555ea6d00, C4<1>, C4<1>;
L_0x555555e93760 .functor BUFZ 2, L_0x555555ea4060, C4<00>, C4<00>, C4<00>;
v0x555555e89360_0 .net "DataAdr", 31 0, L_0x555555e935a0;  alias, 1 drivers
L_0x7fa08d13a648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e89440_0 .net "Ext_DataAdr", 31 0, L_0x7fa08d13a648;  1 drivers
v0x555555e89500_0 .net "Ext_MemWrite", 0 0, L_0x7fa08d13a5b8;  1 drivers
L_0x7fa08d13a600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e895a0_0 .net "Ext_WriteData", 31 0, L_0x7fa08d13a600;  1 drivers
v0x555555e89680_0 .net "MemWrite", 0 0, L_0x555555e93320;  alias, 1 drivers
v0x555555e89770_0 .net "RD1", 31 0, L_0x555555ea51b0;  1 drivers
v0x555555e89810_0 .net "RD2", 31 0, L_0x555555ea5940;  1 drivers
v0x555555e89960_0 .net8 "ReadData", 31 0, RS_0x7fa08d185cb8;  alias, 2 drivers
v0x555555e89a40_0 .net "ResultSrcOut", 1 0, L_0x555555e93760;  alias, 1 drivers
v0x555555e89bb0_0 .net "Stall", 0 0, v0x555555e7dc00_0;  alias, 1 drivers
v0x555555e89c50_0 .net "WEM", 0 0, L_0x555555ea4970;  1 drivers
v0x555555e89cf0_0 .net "WriteData", 31 0, L_0x555555e934d0;  alias, 1 drivers
v0x555555e89db0_0 .net *"_ivl_10", 1 0, L_0x555555e93190;  1 drivers
v0x555555e89e70_0 .net *"_ivl_15", 0 0, L_0x555555e93410;  1 drivers
v0x555555e89f30_0 .net *"_ivl_3", 0 0, L_0x555555e92fd0;  1 drivers
L_0x7fa08d13a180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e89ff0_0 .net/2u *"_ivl_4", 1 0, L_0x7fa08d13a180;  1 drivers
v0x555555e8a0d0_0 .net *"_ivl_6", 1 0, L_0x555555e93040;  1 drivers
L_0x7fa08d13a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e8a2c0_0 .net *"_ivl_9", 0 0, L_0x7fa08d13a1c8;  1 drivers
v0x555555e8a3a0_0 .net "alucontrol", 3 0, L_0x555555ea4a80;  1 drivers
v0x555555e8a460_0 .net "aluresult", 31 0, v0x555555e83d70_0;  1 drivers
v0x555555e8a520_0 .net "alusrc", 1 0, L_0x555555ea4100;  1 drivers
v0x555555e8a5e0_0 .net "branch", 0 0, L_0x555555ea4640;  1 drivers
v0x555555e8a680_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e8a720_0 .net "funct3", 2 0, L_0x555555e93890;  alias, 1 drivers
v0x555555e8a800_0 .net "immext", 31 0, v0x555555e80170_0;  1 drivers
v0x555555e8a8c0_0 .net "instr", 31 0, L_0x555555ea3ab0;  1 drivers
v0x555555e8a980_0 .net "jump", 0 0, L_0x555555ea44d0;  1 drivers
v0x555555e8aa20_0 .net "linksrc", 0 0, L_0x555555ea4430;  1 drivers
v0x555555e8ab50_0 .net "pc", 31 0, v0x555555e879f0_0;  1 drivers
v0x555555e8ac10_0 .net "pcplus4", 31 0, L_0x555555ea3a10;  1 drivers
v0x555555e8acd0_0 .net "pcsrc", 0 0, L_0x555555ea6ba0;  1 drivers
v0x555555e8ad70_0 .net "pctarget", 31 0, L_0x555555ea6a90;  1 drivers
v0x555555e8ae30_0 .net "readdata", 31 0, o0x7fa08d185ad8;  0 drivers
v0x555555e8b100_0 .net "result", 31 0, v0x555555e89040_0;  1 drivers
v0x555555e8b1a0_0 .net "resultsrc", 1 0, L_0x555555ea4060;  1 drivers
v0x555555e8b260_0 .net "rst", 0 0, L_0x555555ea6d00;  1 drivers
L_0x555555e93040 .concat [ 1 1 0 0], L_0x555555ea4970, L_0x7fa08d13a1c8;
L_0x555555e93190 .functor MUXZ 2, L_0x555555e93040, L_0x7fa08d13a180, L_0x555555e92fd0, C4<>;
L_0x555555e93320 .part L_0x555555e93190, 0, 1;
L_0x555555e934d0 .functor MUXZ 32, L_0x555555ea5940, L_0x7fa08d13a600, L_0x555555e93410, C4<>;
L_0x555555e935a0 .functor MUXZ 32, v0x555555e83d70_0, L_0x7fa08d13a648, L_0x555555ea6d00, C4<>;
L_0x555555e93890 .part L_0x555555ea3ab0, 12, 3;
L_0x555555ea6c60 .part L_0x555555ea3ab0, 12, 3;
S_0x555555e7e850 .scope module, "D1" "Decode" 8 38, 9 3 0, S_0x555555e7e500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "result";
    .port_info 4 /OUTPUT 32 "RD1";
    .port_info 5 /OUTPUT 32 "RD2";
    .port_info 6 /OUTPUT 32 "immext";
    .port_info 7 /OUTPUT 2 "resultsrc";
    .port_info 8 /OUTPUT 2 "alusrc";
    .port_info 9 /OUTPUT 4 "alucontrol";
    .port_info 10 /OUTPUT 1 "linksrc";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "branch";
    .port_info 13 /OUTPUT 1 "WEM";
v0x555555e82020_0 .net "RD1", 31 0, L_0x555555ea51b0;  alias, 1 drivers
v0x555555e82100_0 .net "RD2", 31 0, L_0x555555ea5940;  alias, 1 drivers
v0x555555e821d0_0 .net "WEM", 0 0, L_0x555555ea4970;  alias, 1 drivers
v0x555555e822d0_0 .net "WER", 0 0, L_0x555555ea4770;  1 drivers
v0x555555e82370_0 .net "alucontrol", 3 0, L_0x555555ea4a80;  alias, 1 drivers
v0x555555e82460_0 .net "alusrc", 1 0, L_0x555555ea4100;  alias, 1 drivers
v0x555555e82500_0 .net "branch", 0 0, L_0x555555ea4640;  alias, 1 drivers
v0x555555e825d0_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e82670_0 .net "immext", 31 0, v0x555555e80170_0;  alias, 1 drivers
v0x555555e82740_0 .net "immsrc", 2 0, L_0x555555ea42d0;  1 drivers
v0x555555e827e0_0 .net "instr", 31 0, L_0x555555ea3ab0;  alias, 1 drivers
v0x555555e82880_0 .net "jump", 0 0, L_0x555555ea44d0;  alias, 1 drivers
v0x555555e82920_0 .net "linksrc", 0 0, L_0x555555ea4430;  alias, 1 drivers
v0x555555e829f0_0 .net "result", 31 0, v0x555555e89040_0;  alias, 1 drivers
v0x555555e82ac0_0 .net "resultsrc", 1 0, L_0x555555ea4060;  alias, 1 drivers
v0x555555e82b90_0 .net "rst", 0 0, L_0x555555ea6d00;  alias, 1 drivers
L_0x555555ea4af0 .part L_0x555555ea3ab0, 0, 7;
L_0x555555ea4b90 .part L_0x555555ea3ab0, 12, 3;
L_0x555555ea4c60 .part L_0x555555ea3ab0, 30, 1;
L_0x555555ea5ae0 .part L_0x555555ea3ab0, 15, 5;
L_0x555555ea5bb0 .part L_0x555555ea3ab0, 20, 5;
L_0x555555ea5c50 .part L_0x555555ea3ab0, 7, 5;
L_0x555555ea5d30 .part L_0x555555ea3ab0, 7, 25;
S_0x555555e7ec00 .scope module, "CU" "control_unit" 9 21, 10 3 0, S_0x555555e7e850;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct75";
    .port_info 3 /OUTPUT 2 "resultsrc";
    .port_info 4 /OUTPUT 2 "alusrc";
    .port_info 5 /OUTPUT 4 "alucontrol";
    .port_info 6 /OUTPUT 3 "immsrc";
    .port_info 7 /OUTPUT 1 "linksrc";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "WER";
    .port_info 11 /OUTPUT 1 "WEM";
L_0x555555ea4a80 .functor BUFZ 4, v0x555555e7f290_0, C4<0000>, C4<0000>, C4<0000>;
v0x555555e7f000_0 .net "WEM", 0 0, L_0x555555ea4970;  alias, 1 drivers
v0x555555e7f0e0_0 .net "WER", 0 0, L_0x555555ea4770;  alias, 1 drivers
v0x555555e7f1a0_0 .net *"_ivl_11", 13 0, v0x555555e7f720_0;  1 drivers
v0x555555e7f290_0 .var "alu_ctrl_reg", 3 0;
v0x555555e7f370_0 .net "alu_op", 1 0, L_0x555555ea4230;  1 drivers
v0x555555e7f4a0_0 .net "alucontrol", 3 0, L_0x555555ea4a80;  alias, 1 drivers
v0x555555e7f580_0 .net "alusrc", 1 0, L_0x555555ea4100;  alias, 1 drivers
v0x555555e7f660_0 .net "branch", 0 0, L_0x555555ea4640;  alias, 1 drivers
v0x555555e7f720_0 .var "controls", 13 0;
v0x555555e7f800_0 .net "funct3", 2 0, L_0x555555ea4b90;  1 drivers
v0x555555e7f8e0_0 .net "funct75", 0 0, L_0x555555ea4c60;  1 drivers
v0x555555e7f9a0_0 .net "immsrc", 2 0, L_0x555555ea42d0;  alias, 1 drivers
v0x555555e7fa80_0 .net "jump", 0 0, L_0x555555ea44d0;  alias, 1 drivers
v0x555555e7fb40_0 .net "linksrc", 0 0, L_0x555555ea4430;  alias, 1 drivers
v0x555555e7fc00_0 .net "opcode", 6 0, L_0x555555ea4af0;  1 drivers
v0x555555e7fce0_0 .net "resultsrc", 1 0, L_0x555555ea4060;  alias, 1 drivers
E_0x555555e6f350 .event anyedge, v0x555555e7f370_0, v0x555555e7f800_0, v0x555555e7fc00_0, v0x555555e7f8e0_0;
E_0x555555e6f6f0 .event anyedge, v0x555555e7fc00_0;
L_0x555555ea4060 .part v0x555555e7f720_0, 12, 2;
L_0x555555ea4100 .part v0x555555e7f720_0, 10, 2;
L_0x555555ea4230 .part v0x555555e7f720_0, 8, 2;
L_0x555555ea42d0 .part v0x555555e7f720_0, 5, 3;
L_0x555555ea4430 .part v0x555555e7f720_0, 4, 1;
L_0x555555ea44d0 .part v0x555555e7f720_0, 3, 1;
L_0x555555ea4640 .part v0x555555e7f720_0, 2, 1;
L_0x555555ea4770 .part v0x555555e7f720_0, 1, 1;
L_0x555555ea4970 .part v0x555555e7f720_0, 0, 1;
S_0x555555e7ff40 .scope module, "EX" "extend" 9 48, 11 3 0, S_0x555555e7e850;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x555555e80170_0 .var "immext", 31 0;
v0x555555e80270_0 .net "immsrc", 2 0, L_0x555555ea42d0;  alias, 1 drivers
v0x555555e80330_0 .net "instr", 31 7, L_0x555555ea5d30;  1 drivers
E_0x555555e800f0 .event anyedge, v0x555555e7f9a0_0, v0x555555e80330_0;
S_0x555555e80480 .scope module, "RF" "reg_file" 9 36, 12 3 0, S_0x555555e7e850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x555555e80740_0 .net "A1", 4 0, L_0x555555ea5ae0;  1 drivers
v0x555555e80820_0 .net "A2", 4 0, L_0x555555ea5bb0;  1 drivers
v0x555555e80900_0 .net "A3", 4 0, L_0x555555ea5c50;  1 drivers
v0x555555e809f0_0 .net "RD1", 31 0, L_0x555555ea51b0;  alias, 1 drivers
v0x555555e80ad0_0 .net "RD2", 31 0, L_0x555555ea5940;  alias, 1 drivers
v0x555555e80c00_0 .net "WD3", 31 0, v0x555555e89040_0;  alias, 1 drivers
v0x555555e80ce0_0 .net "WE3", 0 0, L_0x555555ea4770;  alias, 1 drivers
v0x555555e80d80_0 .net *"_ivl_0", 31 0, L_0x555555ea4e40;  1 drivers
v0x555555e80e40_0 .net *"_ivl_10", 6 0, L_0x555555ea50e0;  1 drivers
L_0x7fa08d13a330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e80fb0_0 .net *"_ivl_13", 1 0, L_0x7fa08d13a330;  1 drivers
L_0x7fa08d13a378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e81090_0 .net/2u *"_ivl_14", 31 0, L_0x7fa08d13a378;  1 drivers
v0x555555e81170_0 .net *"_ivl_18", 31 0, L_0x555555ea5340;  1 drivers
L_0x7fa08d13a3c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e81250_0 .net *"_ivl_21", 26 0, L_0x7fa08d13a3c0;  1 drivers
L_0x7fa08d13a408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e81330_0 .net/2u *"_ivl_22", 31 0, L_0x7fa08d13a408;  1 drivers
v0x555555e81410_0 .net *"_ivl_24", 0 0, L_0x555555ea5470;  1 drivers
v0x555555e814d0_0 .net *"_ivl_26", 31 0, L_0x555555ea55b0;  1 drivers
v0x555555e815b0_0 .net *"_ivl_28", 6 0, L_0x555555ea56a0;  1 drivers
L_0x7fa08d13a2a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e81690_0 .net *"_ivl_3", 26 0, L_0x7fa08d13a2a0;  1 drivers
L_0x7fa08d13a450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e81770_0 .net *"_ivl_31", 1 0, L_0x7fa08d13a450;  1 drivers
L_0x7fa08d13a498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e81850_0 .net/2u *"_ivl_32", 31 0, L_0x7fa08d13a498;  1 drivers
L_0x7fa08d13a2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e81930_0 .net/2u *"_ivl_4", 31 0, L_0x7fa08d13a2e8;  1 drivers
v0x555555e81a10_0 .net *"_ivl_6", 0 0, L_0x555555ea4f70;  1 drivers
v0x555555e81ad0_0 .net *"_ivl_8", 31 0, L_0x555555ea5040;  1 drivers
v0x555555e81bb0_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e81c50_0 .var/i "i", 31 0;
v0x555555e81d30 .array "reg_file", 0 31, 31 0;
v0x555555e81df0_0 .net "rst", 0 0, L_0x555555ea6d00;  alias, 1 drivers
E_0x555555e806e0 .event posedge, v0x555555e81df0_0, v0x555555e7c7c0_0;
L_0x555555ea4e40 .concat [ 5 27 0 0], L_0x555555ea5ae0, L_0x7fa08d13a2a0;
L_0x555555ea4f70 .cmp/ne 32, L_0x555555ea4e40, L_0x7fa08d13a2e8;
L_0x555555ea5040 .array/port v0x555555e81d30, L_0x555555ea50e0;
L_0x555555ea50e0 .concat [ 5 2 0 0], L_0x555555ea5ae0, L_0x7fa08d13a330;
L_0x555555ea51b0 .functor MUXZ 32, L_0x7fa08d13a378, L_0x555555ea5040, L_0x555555ea4f70, C4<>;
L_0x555555ea5340 .concat [ 5 27 0 0], L_0x555555ea5bb0, L_0x7fa08d13a3c0;
L_0x555555ea5470 .cmp/ne 32, L_0x555555ea5340, L_0x7fa08d13a408;
L_0x555555ea55b0 .array/port v0x555555e81d30, L_0x555555ea56a0;
L_0x555555ea56a0 .concat [ 5 2 0 0], L_0x555555ea5bb0, L_0x7fa08d13a450;
L_0x555555ea5940 .functor MUXZ 32, L_0x7fa08d13a498, L_0x555555ea55b0, L_0x555555ea5470, C4<>;
S_0x555555e82da0 .scope module, "E1" "Execute" 8 55, 13 3 0, S_0x555555e7e500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "RD1";
    .port_info 2 /INPUT 32 "RD2";
    .port_info 3 /INPUT 32 "immext";
    .port_info 4 /INPUT 2 "alusrc";
    .port_info 5 /INPUT 4 "alucontrol";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "linksrc";
    .port_info 10 /OUTPUT 32 "pctarget";
    .port_info 11 /OUTPUT 32 "aluresult";
    .port_info 12 /OUTPUT 1 "pcsrc";
L_0x555555ea6b30 .functor AND 1, L_0x555555ea4640, L_0x555555ea6700, C4<1>, C4<1>;
L_0x555555ea6ba0 .functor OR 1, L_0x555555ea44d0, L_0x555555ea6b30, C4<0>, C4<0>;
v0x555555e85710_0 .net "RD1", 31 0, L_0x555555ea51b0;  alias, 1 drivers
v0x555555e85880_0 .net "RD2", 31 0, L_0x555555ea5940;  alias, 1 drivers
v0x555555e85940_0 .net *"_ivl_6", 0 0, L_0x555555ea6b30;  1 drivers
v0x555555e85a00_0 .net "alucontrol", 3 0, L_0x555555ea4a80;  alias, 1 drivers
v0x555555e85ac0_0 .net "aluresult", 31 0, v0x555555e83d70_0;  alias, 1 drivers
v0x555555e85b80_0 .net "alusrc", 1 0, L_0x555555ea4100;  alias, 1 drivers
v0x555555e85c70_0 .net "branch", 0 0, L_0x555555ea4640;  alias, 1 drivers
v0x555555e85d60_0 .net "flag", 0 0, L_0x555555ea6700;  1 drivers
v0x555555e85e00_0 .net "funct3", 2 0, L_0x555555ea6c60;  1 drivers
v0x555555e85f30_0 .net "immext", 31 0, v0x555555e80170_0;  alias, 1 drivers
v0x555555e85fd0_0 .net "jump", 0 0, L_0x555555ea44d0;  alias, 1 drivers
v0x555555e86070_0 .net "linksrc", 0 0, L_0x555555ea4430;  alias, 1 drivers
v0x555555e86110_0 .net "pc", 31 0, v0x555555e879f0_0;  alias, 1 drivers
v0x555555e86220_0 .net "pcA", 31 0, L_0x555555ea6890;  1 drivers
v0x555555e862e0_0 .net "pcsrc", 0 0, L_0x555555ea6ba0;  alias, 1 drivers
v0x555555e86380_0 .net "pctarget", 31 0, L_0x555555ea6a90;  alias, 1 drivers
v0x555555e86460_0 .net "srca", 31 0, L_0x555555ea5dd0;  1 drivers
v0x555555e86680_0 .net "srcb", 31 0, L_0x555555ea5f60;  1 drivers
L_0x555555ea5e70 .part L_0x555555ea4100, 1, 1;
L_0x555555ea6000 .part L_0x555555ea4100, 0, 1;
L_0x555555ea6a90 .arith/sum 32, L_0x555555ea6890, v0x555555e80170_0;
S_0x555555e83150 .scope module, "ALU" "alu" 13 35, 14 3 0, S_0x555555e82da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /OUTPUT 1 "flag";
L_0x555555ea6530 .functor XOR 1, L_0x555555ea6370, L_0x555555ea6460, C4<0>, C4<0>;
L_0x555555ea6640 .functor NOT 1, L_0x555555ea61e0, C4<0>, C4<0>, C4<0>;
L_0x7fa08d13a4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e834c0_0 .net/2u *"_ivl_0", 31 0, L_0x7fa08d13a4e0;  1 drivers
v0x555555e835c0_0 .net *"_ivl_11", 0 0, L_0x555555ea6370;  1 drivers
v0x555555e836a0_0 .net *"_ivl_13", 0 0, L_0x555555ea6460;  1 drivers
v0x555555e83790_0 .net *"_ivl_14", 0 0, L_0x555555ea6530;  1 drivers
v0x555555e83870_0 .net *"_ivl_16", 0 0, L_0x555555ea6640;  1 drivers
v0x555555e839a0_0 .net *"_ivl_2", 0 0, L_0x555555ea60f0;  1 drivers
L_0x7fa08d13a528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e83a60_0 .net/2u *"_ivl_4", 0 0, L_0x7fa08d13a528;  1 drivers
L_0x7fa08d13a570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e83b40_0 .net/2u *"_ivl_6", 0 0, L_0x7fa08d13a570;  1 drivers
v0x555555e83c20_0 .net "alu_ctrl", 3 0, L_0x555555ea4a80;  alias, 1 drivers
v0x555555e83d70_0 .var "alu_out", 31 0;
v0x555555e83e50_0 .net "flag", 0 0, L_0x555555ea6700;  alias, 1 drivers
v0x555555e83f10_0 .net "flag_reg", 0 0, L_0x555555ea61e0;  1 drivers
v0x555555e83fd0_0 .net "funct3", 2 0, L_0x555555ea6c60;  alias, 1 drivers
v0x555555e840b0_0 .net "srca", 31 0, L_0x555555ea5dd0;  alias, 1 drivers
v0x555555e84190_0 .net "srcb", 31 0, L_0x555555ea5f60;  alias, 1 drivers
E_0x555555e83440 .event anyedge, v0x555555e7f4a0_0, v0x555555e840b0_0, v0x555555e84190_0;
L_0x555555ea60f0 .cmp/eq 32, v0x555555e83d70_0, L_0x7fa08d13a4e0;
L_0x555555ea61e0 .functor MUXZ 1, L_0x7fa08d13a570, L_0x7fa08d13a528, L_0x555555ea60f0, C4<>;
L_0x555555ea6370 .part L_0x555555ea6c60, 2, 1;
L_0x555555ea6460 .part L_0x555555ea6c60, 0, 1;
L_0x555555ea6700 .functor MUXZ 1, L_0x555555ea61e0, L_0x555555ea6640, L_0x555555ea6530, C4<>;
S_0x555555e84370 .scope module, "PCTarget" "mux2" 13 44, 15 3 0, S_0x555555e82da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v0x555555e84600_0 .net "A", 31 0, v0x555555e879f0_0;  alias, 1 drivers
v0x555555e846e0_0 .net "B", 31 0, L_0x555555ea51b0;  alias, 1 drivers
v0x555555e847f0_0 .net "Y", 31 0, L_0x555555ea6890;  alias, 1 drivers
v0x555555e848b0_0 .net "sel", 0 0, L_0x555555ea4430;  alias, 1 drivers
L_0x555555ea6890 .functor MUXZ 32, v0x555555e879f0_0, L_0x555555ea51b0, L_0x555555ea4430, C4<>;
S_0x555555e84a20 .scope module, "SRCA" "mux2" 13 21, 15 3 0, S_0x555555e82da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v0x555555e84c90_0 .net "A", 31 0, L_0x555555ea51b0;  alias, 1 drivers
v0x555555e84d50_0 .net "B", 31 0, v0x555555e879f0_0;  alias, 1 drivers
v0x555555e84e40_0 .net "Y", 31 0, L_0x555555ea5dd0;  alias, 1 drivers
v0x555555e84f40_0 .net "sel", 0 0, L_0x555555ea5e70;  1 drivers
L_0x555555ea5dd0 .functor MUXZ 32, L_0x555555ea51b0, v0x555555e879f0_0, L_0x555555ea5e70, C4<>;
S_0x555555e85070 .scope module, "SRCB" "mux2" 13 28, 15 3 0, S_0x555555e82da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v0x555555e852e0_0 .net "A", 31 0, L_0x555555ea5940;  alias, 1 drivers
v0x555555e85410_0 .net "B", 31 0, v0x555555e80170_0;  alias, 1 drivers
v0x555555e85520_0 .net "Y", 31 0, L_0x555555ea5f60;  alias, 1 drivers
v0x555555e855c0_0 .net "sel", 0 0, L_0x555555ea6000;  1 drivers
L_0x555555ea5f60 .functor MUXZ 32, L_0x555555ea5940, v0x555555e80170_0, L_0x555555ea6000, C4<>;
S_0x555555e869a0 .scope module, "F1" "Fetch" 8 27, 16 3 0, S_0x555555e7e500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "pctarget";
    .port_info 5 /OUTPUT 32 "pcplus4";
    .port_info 6 /OUTPUT 32 "instr";
    .port_info 7 /OUTPUT 32 "pc";
v0x555555e880e0_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e881a0_0 .net "instr", 31 0, L_0x555555ea3ab0;  alias, 1 drivers
v0x555555e88260_0 .net "pc", 31 0, v0x555555e879f0_0;  alias, 1 drivers
v0x555555e88300_0 .net "pcplus4", 31 0, L_0x555555ea3a10;  alias, 1 drivers
v0x555555e883f0_0 .net "pcsrc", 0 0, L_0x555555ea6ba0;  alias, 1 drivers
v0x555555e88530_0 .net "pctarget", 31 0, L_0x555555ea6a90;  alias, 1 drivers
v0x555555e88620_0 .net "rst", 0 0, L_0x555555ea6d00;  alias, 1 drivers
v0x555555e886c0_0 .net "stall", 0 0, v0x555555e7dc00_0;  alias, 1 drivers
S_0x555555e86ce0 .scope module, "IM" "instr_mem" 16 24, 17 3 0, S_0x555555e869a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "instr";
L_0x555555ea3ab0 .functor BUFZ 32, L_0x555555ea3d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555555e86f30_0 .net "A", 31 0, v0x555555e879f0_0;  alias, 1 drivers
v0x555555e87010_0 .net *"_ivl_0", 31 0, L_0x555555ea3d70;  1 drivers
v0x555555e870f0_0 .net *"_ivl_3", 8 0, L_0x555555ea3e10;  1 drivers
v0x555555e871b0_0 .net *"_ivl_4", 10 0, L_0x555555ea3fc0;  1 drivers
L_0x7fa08d13a258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e87290_0 .net *"_ivl_7", 1 0, L_0x7fa08d13a258;  1 drivers
v0x555555e873c0_0 .net "instr", 31 0, L_0x555555ea3ab0;  alias, 1 drivers
v0x555555e87480 .array "instr_mem", 767 0, 31 0;
L_0x555555ea3d70 .array/port v0x555555e87480, L_0x555555ea3fc0;
L_0x555555ea3e10 .part v0x555555e879f0_0, 2, 9;
L_0x555555ea3fc0 .concat [ 9 2 0 0], L_0x555555ea3e10, L_0x7fa08d13a258;
S_0x555555e87580 .scope module, "PC" "pc" 16 14, 18 3 0, S_0x555555e869a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 32 "pctarget";
    .port_info 5 /OUTPUT 32 "pcplus4";
    .port_info 6 /OUTPUT 32 "pc";
L_0x7fa08d13a210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555555e87850_0 .net/2u *"_ivl_0", 31 0, L_0x7fa08d13a210;  1 drivers
v0x555555e87930_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e879f0_0 .var "pc", 31 0;
v0x555555e87b20_0 .net "pcnext", 31 0, L_0x555555ea3bb0;  1 drivers
v0x555555e87be0_0 .net "pcplus4", 31 0, L_0x555555ea3a10;  alias, 1 drivers
v0x555555e87cc0_0 .net "pcsrc", 0 0, L_0x555555ea6ba0;  alias, 1 drivers
v0x555555e87d60_0 .net "pctarget", 31 0, L_0x555555ea6a90;  alias, 1 drivers
v0x555555e87e30_0 .net "rst", 0 0, L_0x555555ea6d00;  alias, 1 drivers
v0x555555e87ed0_0 .net "stall", 0 0, v0x555555e7dc00_0;  alias, 1 drivers
L_0x555555ea3a10 .arith/sum 32, v0x555555e879f0_0, L_0x7fa08d13a210;
L_0x555555ea3bb0 .functor MUXZ 32, L_0x555555ea3a10, L_0x555555ea6a90, L_0x555555ea6ba0, C4<>;
S_0x555555e88900 .scope module, "M1" "mux4" 8 71, 19 3 0, S_0x555555e7e500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "Y";
v0x555555e88bf0_0 .net "A", 31 0, v0x555555e83d70_0;  alias, 1 drivers
v0x555555e88d20_0 .net "B", 31 0, o0x7fa08d185ad8;  alias, 0 drivers
v0x555555e88e00_0 .net "C", 31 0, L_0x555555ea3a10;  alias, 1 drivers
v0x555555e88ef0_0 .net "D", 31 0, v0x555555e80170_0;  alias, 1 drivers
v0x555555e89040_0 .var "Y", 31 0;
v0x555555e89150_0 .net "sel", 1 0, L_0x555555ea4060;  alias, 1 drivers
E_0x555555e88b60/0 .event anyedge, v0x555555e7fce0_0, v0x555555e83d70_0, v0x555555e88d20_0, v0x555555e87be0_0;
E_0x555555e88b60/1 .event anyedge, v0x555555e80170_0;
E_0x555555e88b60 .event/or E_0x555555e88b60/0, E_0x555555e88b60/1;
S_0x555555e8b510 .scope module, "dmem" "data_mem" 5 64, 20 3 0, S_0x555555e7be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "WD";
    .port_info 5 /OUTPUT 32 "RD";
P_0x555555e8b6a0 .param/l "DEPTH" 1 20 13, +C4<0000000000000000000000000000000100000000000000000000000000000000>;
P_0x555555e8b6e0 .param/l "LB" 1 20 11, +C4<00000000000000000000000000000000>;
P_0x555555e8b720 .param/l "LBU" 1 20 11, +C4<00000000000000000000000000000100>;
P_0x555555e8b760 .param/l "LH" 1 20 11, +C4<00000000000000000000000000000001>;
P_0x555555e8b7a0 .param/l "LHU" 1 20 11, +C4<00000000000000000000000000000101>;
P_0x555555e8b7e0 .param/l "LW" 1 20 11, +C4<00000000000000000000000000000010>;
P_0x555555e8b820 .param/l "SB" 1 20 12, +C4<00000000000000000000000000000000>;
P_0x555555e8b860 .param/l "SH" 1 20 12, +C4<00000000000000000000000000000001>;
P_0x555555e8b8a0 .param/l "SW" 1 20 12, +C4<00000000000000000000000000000010>;
L_0x555555ea7290 .functor BUFZ 32, L_0x555555ea6e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555555e8bfa0_0 .net "A", 31 0, L_0x555555e935a0;  alias, 1 drivers
v0x555555e8c060_0 .net "RD", 31 0, v0x555555e8e4c0_0;  alias, 1 drivers
v0x555555e8c140_0 .net "WD", 31 0, L_0x555555e934d0;  alias, 1 drivers
v0x555555e8c1e0_0 .net "WE", 0 0, L_0x555555ea8ef0;  1 drivers
v0x555555e8c2a0_0 .net *"_ivl_0", 31 0, L_0x555555ea6e80;  1 drivers
v0x555555e8c3d0_0 .net *"_ivl_10", 31 0, L_0x555555ea7100;  1 drivers
v0x555555e8c4b0_0 .net *"_ivl_15", 1 0, L_0x555555ea7350;  1 drivers
v0x555555e8c590_0 .net *"_ivl_16", 31 0, L_0x555555ea73f0;  1 drivers
L_0x7fa08d13a720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e8c670_0 .net *"_ivl_19", 29 0, L_0x7fa08d13a720;  1 drivers
L_0x7fa08d13a768 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x555555e8c750_0 .net/2u *"_ivl_20", 31 0, L_0x7fa08d13a768;  1 drivers
v0x555555e8c830_0 .net *"_ivl_23", 31 0, L_0x555555ea7570;  1 drivers
v0x555555e8c910_0 .net *"_ivl_27", 0 0, L_0x555555ea7840;  1 drivers
L_0x7fa08d13a7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e8c9f0_0 .net/2u *"_ivl_28", 15 0, L_0x7fa08d13a7b0;  1 drivers
v0x555555e8cad0_0 .net *"_ivl_3", 29 0, L_0x555555ea6f20;  1 drivers
v0x555555e8cbb0_0 .net *"_ivl_31", 0 0, L_0x555555ea78e0;  1 drivers
v0x555555e8cc90_0 .net *"_ivl_32", 31 0, L_0x555555ea7af0;  1 drivers
L_0x7fa08d13a7f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e8cd70_0 .net *"_ivl_35", 30 0, L_0x7fa08d13a7f8;  1 drivers
L_0x7fa08d13a840 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x555555e8ce50_0 .net/2u *"_ivl_36", 31 0, L_0x7fa08d13a840;  1 drivers
v0x555555e8cf30_0 .net *"_ivl_39", 31 0, L_0x555555ea7be0;  1 drivers
v0x555555e8d010_0 .net *"_ivl_4", 31 0, L_0x555555ea6fc0;  1 drivers
v0x555555e8d0f0_0 .net *"_ivl_41", 15 0, L_0x555555ea7d90;  1 drivers
v0x555555e8d1d0_0 .net *"_ivl_47", 1 0, L_0x555555ea80e0;  1 drivers
v0x555555e8d2b0_0 .net *"_ivl_48", 4 0, L_0x555555ea8180;  1 drivers
L_0x7fa08d13a888 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555e8d390_0 .net *"_ivl_51", 2 0, L_0x7fa08d13a888;  1 drivers
v0x555555e8d470_0 .net *"_ivl_54", 1 0, L_0x555555ea8350;  1 drivers
L_0x7fa08d13a8d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555e8d550_0 .net *"_ivl_56", 2 0, L_0x7fa08d13a8d0;  1 drivers
v0x555555e8d630_0 .net *"_ivl_59", 0 0, L_0x555555ea8620;  1 drivers
v0x555555e8d710_0 .net *"_ivl_60", 4 0, L_0x555555ea86c0;  1 drivers
L_0x7fa08d13a918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555555e8d7f0_0 .net *"_ivl_63", 3 0, L_0x7fa08d13a918;  1 drivers
v0x555555e8d8d0_0 .net *"_ivl_66", 0 0, L_0x555555ea8580;  1 drivers
L_0x7fa08d13a960 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555555e8d9b0_0 .net *"_ivl_68", 3 0, L_0x7fa08d13a960;  1 drivers
L_0x7fa08d13a690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e8da90_0 .net *"_ivl_7", 1 0, L_0x7fa08d13a690;  1 drivers
L_0x7fa08d13a6d8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e8db70_0 .net/2u *"_ivl_8", 31 0, L_0x7fa08d13a6d8;  1 drivers
v0x555555e8de60_0 .net "byte_shift", 4 0, L_0x555555ea8440;  1 drivers
v0x555555e8df40_0 .net "clk", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e8dfe0_0 .net "funct3", 2 0, L_0x555555e93890;  alias, 1 drivers
v0x555555e8e0a0_0 .var/i "i", 31 0;
v0x555555e8e160_0 .var/i "j", 31 0;
v0x555555e8e240 .array "mem_blk", 511 0, 31 0;
v0x555555e8e300_0 .net "rdata_byte", 7 0, L_0x555555ea76b0;  1 drivers
v0x555555e8e3e0_0 .net "rdata_hw", 15 0, L_0x555555ea7e80;  1 drivers
v0x555555e8e4c0_0 .var "rdata_reg", 31 0;
v0x555555e8e5a0_0 .net "rdata_w", 31 0, L_0x555555ea7290;  1 drivers
v0x555555e8e680_0 .var "wdata_reg", 31 0;
v0x555555e8e760_0 .net "word_shift", 4 0, L_0x555555ea8b10;  1 drivers
v0x555555e8e840_0 .var "wstrb", 3 0;
E_0x555555e8bdb0 .event posedge, v0x555555e7c7c0_0;
E_0x555555e8be30 .event anyedge, v0x555555e8a720_0, v0x555555e7e160_0, v0x555555e8de60_0, v0x555555e8e760_0;
E_0x555555e8bea0 .event anyedge, v0x555555e8a720_0, v0x555555e7de20_0;
E_0x555555e8bf00/0 .event anyedge, v0x555555e8a720_0, v0x555555e8e300_0, v0x555555e8e3e0_0, v0x555555e7de20_0;
E_0x555555e8bf00/1 .event anyedge, v0x555555e8e5a0_0;
E_0x555555e8bf00 .event/or E_0x555555e8bf00/0, E_0x555555e8bf00/1;
L_0x555555ea6e80 .array/port v0x555555e8e240, L_0x555555ea7100;
L_0x555555ea6f20 .part L_0x555555e935a0, 2, 30;
L_0x555555ea6fc0 .concat [ 30 2 0 0], L_0x555555ea6f20, L_0x7fa08d13a690;
L_0x555555ea7100 .arith/mod 32, L_0x555555ea6fc0, L_0x7fa08d13a6d8;
L_0x555555ea7350 .part L_0x555555e935a0, 0, 2;
L_0x555555ea73f0 .concat [ 2 30 0 0], L_0x555555ea7350, L_0x7fa08d13a720;
L_0x555555ea7570 .arith/mult 32, L_0x555555ea73f0, L_0x7fa08d13a768;
L_0x555555ea76b0 .part/v L_0x555555ea7290, L_0x555555ea7570, 8;
L_0x555555ea7840 .part L_0x555555e935a0, 0, 1;
L_0x555555ea78e0 .part L_0x555555e935a0, 1, 1;
L_0x555555ea7af0 .concat [ 1 31 0 0], L_0x555555ea78e0, L_0x7fa08d13a7f8;
L_0x555555ea7be0 .arith/mult 32, L_0x555555ea7af0, L_0x7fa08d13a840;
L_0x555555ea7d90 .part/v L_0x555555ea7290, L_0x555555ea7be0, 16;
L_0x555555ea7e80 .functor MUXZ 16, L_0x555555ea7d90, L_0x7fa08d13a7b0, L_0x555555ea7840, C4<>;
L_0x555555ea80e0 .part L_0x555555e935a0, 0, 2;
L_0x555555ea8180 .concat [ 2 3 0 0], L_0x555555ea80e0, L_0x7fa08d13a888;
L_0x555555ea8350 .part L_0x555555ea8180, 0, 2;
L_0x555555ea8440 .concat [ 3 2 0 0], L_0x7fa08d13a8d0, L_0x555555ea8350;
L_0x555555ea8620 .part L_0x555555e935a0, 1, 1;
L_0x555555ea86c0 .concat [ 1 4 0 0], L_0x555555ea8620, L_0x7fa08d13a918;
L_0x555555ea8580 .part L_0x555555ea86c0, 0, 1;
L_0x555555ea8b10 .concat [ 4 1 0 0], L_0x7fa08d13a960, L_0x555555ea8580;
S_0x555555e8ea20 .scope module, "hfosc" "SB_HFOSC" 5 26, 3 2 0, S_0x555555e7be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKHFEN";
    .port_info 1 /INPUT 1 "CLKHFPU";
    .port_info 2 /OUTPUT 1 "CLKHF";
P_0x555555e8ec00 .param/str "CLKHF_DIV" 0 3 7, "0b10";
v0x555555e8ece0_0 .var "CLKHF", 0 0;
L_0x7fa08d13a0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e8eda0_0 .net "CLKHFEN", 0 0, L_0x7fa08d13a0f0;  1 drivers
L_0x7fa08d13a138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e8ee40_0 .net "CLKHFPU", 0 0, L_0x7fa08d13a138;  1 drivers
S_0x555555e8ef60 .scope module, "timer0" "system_timer" 5 99, 21 3 0, S_0x555555e7be40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "PCLK";
    .port_info 1 /INPUT 1 "PRESETn";
    .port_info 2 /INPUT 1 "PSEL";
    .port_info 3 /INPUT 1 "PENABLE";
    .port_info 4 /INPUT 1 "PWRITE";
    .port_info 5 /INPUT 4 "PADDR";
    .port_info 6 /INPUT 32 "PWDATA";
    .port_info 7 /OUTPUT 32 "PRDATA";
    .port_info 8 /OUTPUT 1 "PREADY";
    .port_info 9 /OUTPUT 1 "INTR";
P_0x555555e8f140 .param/l "CTRL" 1 21 24, C4<0000>;
P_0x555555e8f180 .param/l "DATA_WIDTH" 0 21 4, +C4<00000000000000000000000000100000>;
P_0x555555e8f1c0 .param/l "LOAD" 1 21 25, C4<0100>;
P_0x555555e8f200 .param/l "PRESC_WIDTH" 0 21 5, +C4<00000000000000000000000000001000>;
P_0x555555e8f240 .param/l "STATUS" 1 21 27, C4<1100>;
P_0x555555e8f280 .param/l "VALUE" 1 21 26, C4<1000>;
L_0x555555ea9ef0 .functor OR 1, L_0x555555ea9b80, L_0x555555ea9db0, C4<0>, C4<0>;
L_0x555555eaa000 .functor OR 1, v0x555555e90980_0, v0x555555e908c0_0, C4<0>, C4<0>;
v0x555555e8f7a0_0 .net "INTR", 0 0, L_0x555555eaa000;  alias, 1 drivers
v0x555555e8f880_0 .net "PADDR", 3 0, L_0x555555eaa070;  1 drivers
v0x555555e8f960_0 .net "PCLK", 0 0, L_0x555555e92db0;  alias, 1 drivers
v0x555555e8fa30_0 .net "PENABLE", 0 0, v0x555555e7d220_0;  alias, 1 drivers
v0x555555e8fb00_0 .var "PRDATA", 31 0;
v0x555555e8fbf0_0 .net "PREADY", 0 0, L_0x7fa08d13ab10;  alias, 1 drivers
v0x555555e8fcc0_0 .net "PRESETn", 0 0, L_0x555555e92e20;  alias, 1 drivers
v0x555555e8fd90_0 .net "PSEL", 0 0, L_0x555555ea96f0;  alias, 1 drivers
v0x555555e8fe30_0 .net "PWDATA", 31 0, v0x555555e7d5a0_0;  alias, 1 drivers
v0x555555e8ff00_0 .net "PWRITE", 0 0, v0x555555e7d680_0;  alias, 1 drivers
v0x555555e8ffd0_0 .net *"_ivl_11", 0 0, L_0x555555ea9b80;  1 drivers
v0x555555e90070_0 .net *"_ivl_12", 31 0, L_0x555555ea9c20;  1 drivers
L_0x7fa08d13ab58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e90110_0 .net *"_ivl_15", 23 0, L_0x7fa08d13ab58;  1 drivers
L_0x7fa08d13aba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e901d0_0 .net/2u *"_ivl_16", 31 0, L_0x7fa08d13aba0;  1 drivers
v0x555555e902b0_0 .net *"_ivl_18", 0 0, L_0x555555ea9db0;  1 drivers
v0x555555e90370_0 .var "presc_cnt", 7 0;
v0x555555e90450_0 .net "presc_div", 7 0, L_0x555555ea9ab0;  1 drivers
v0x555555e90640_0 .net "presc_en", 0 0, L_0x555555ea9a10;  1 drivers
v0x555555e90700_0 .var "reg_ctrl", 31 0;
v0x555555e907e0_0 .var "reg_load", 31 0;
v0x555555e908c0_0 .var "reg_overrun", 0 0;
v0x555555e90980_0 .var "reg_timeout", 0 0;
v0x555555e90a40_0 .var "reg_value", 31 0;
v0x555555e90b20_0 .net "tick", 0 0, L_0x555555ea9ef0;  1 drivers
v0x555555e90be0_0 .net "timer_en", 0 0, L_0x555555ea9880;  1 drivers
v0x555555e90ca0_0 .net "timer_mode", 0 0, L_0x555555ea9920;  1 drivers
E_0x555555e83330/0 .event negedge, v0x555555e7c860_0;
E_0x555555e83330/1 .event posedge, v0x555555e7c7c0_0;
E_0x555555e83330 .event/or E_0x555555e83330/0, E_0x555555e83330/1;
E_0x555555e8f700/0 .event anyedge, v0x555555e8fd90_0, v0x555555e7d220_0, v0x555555e7d680_0, v0x555555e8f880_0;
E_0x555555e8f700/1 .event anyedge, v0x555555e90700_0, v0x555555e907e0_0, v0x555555e90a40_0, v0x555555e90370_0;
E_0x555555e8f700/2 .event anyedge, v0x555555e908c0_0, v0x555555e90be0_0, v0x555555e90980_0;
E_0x555555e8f700 .event/or E_0x555555e8f700/0, E_0x555555e8f700/1, E_0x555555e8f700/2;
L_0x555555ea9880 .part v0x555555e90700_0, 0, 1;
L_0x555555ea9920 .part v0x555555e90700_0, 1, 1;
L_0x555555ea9a10 .part v0x555555e90700_0, 2, 1;
L_0x555555ea9ab0 .part v0x555555e90700_0, 8, 8;
L_0x555555ea9b80 .reduce/nor L_0x555555ea9a10;
L_0x555555ea9c20 .concat [ 8 24 0 0], v0x555555e90370_0, L_0x7fa08d13ab58;
L_0x555555ea9db0 .cmp/eq 32, L_0x555555ea9c20, L_0x7fa08d13aba0;
    .scope S_0x555555e8ea20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e8ece0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x555555e8ea20;
T_1 ;
    %delay 41666, 0;
    %load/vec4 v0x555555e8ece0_0;
    %inv;
    %store/vec4 v0x555555e8ece0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555555e7c2e0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e7c520_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x555555e7c2e0;
T_3 ;
    %wait E_0x555555db86f0;
    %load/vec4 v0x555555e7c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555555e7c520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555555e7c520_0;
    %load/vec4 v0x555555e7c860_0;
    %nor/r;
    %pad/u 16;
    %add;
    %assign/vec4 v0x555555e7c520_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555555e87580;
T_4 ;
    %wait E_0x555555e806e0;
    %load/vec4 v0x555555e87e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e879f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555555e87ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555555e87b20_0;
    %assign/vec4 v0x555555e879f0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555555e86ce0;
T_5 ;
    %vpi_call 17 11 "$readmemh", "firmware.hex", v0x555555e87480 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x555555e7ec00;
T_6 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x555555e7ec00;
T_7 ;
    %wait E_0x555555e6f6f0;
    %load/vec4 v0x555555e7fc00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 5138, 16, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1554, 16, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 3186, 16, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 13361, 12304, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 754, 240, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 16242, 3856, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 12612, 12288, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 12058, 3840, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 11402, 3072, 14;
    %store/vec4 v0x555555e7f720_0, 0, 14;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555555e7ec00;
T_8 ;
    %wait E_0x555555e6f350;
    %load/vec4 v0x555555e7f370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x555555e7f800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x555555e7f800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.13 ;
    %load/vec4 v0x555555e7fc00_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555555e7f8e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.28;
T_8.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.28;
T_8.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.28;
T_8.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.22;
T_8.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.18 ;
    %load/vec4 v0x555555e7f8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.29, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_8.30, 8;
T_8.29 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_8.30, 8;
 ; End of false expr.
    %blend;
T_8.30;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555555e7f290_0, 0, 4;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555555e80480;
T_9 ;
    %wait E_0x555555e806e0;
    %load/vec4 v0x555555e81df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e81c50_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x555555e81c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555555e81c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e81d30, 0, 4;
T_9.4 ; for-loop step statement
    %load/vec4 v0x555555e81c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e81c50_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555555e80ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.7, 9;
    %load/vec4 v0x555555e80900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x555555e80c00_0;
    %load/vec4 v0x555555e80900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e81d30, 0, 4;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555555e7ff40;
T_10 ;
    %wait E_0x555555e800f0;
    %load/vec4 v0x555555e80270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e80170_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x555555e80330_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x555555e80330_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e80170_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x555555e80330_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x555555e80330_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e80330_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e80170_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x555555e80330_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x555555e80330_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e80330_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e80330_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555555e80170_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x555555e80330_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x555555e80170_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x555555e80330_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x555555e80330_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e80330_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e80330_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x555555e80170_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555555e83150;
T_11 ;
    %wait E_0x555555e83440;
    %load/vec4 v0x555555e83c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.0 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %add;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.1 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %xor;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %or;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0x555555e840b0_0;
    %load/vec4 v0x555555e84190_0;
    %and;
    %store/vec4 v0x555555e83d70_0, 0, 32;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555555e88900;
T_12 ;
    %wait E_0x555555e88b60;
    %load/vec4 v0x555555e89150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %load/vec4 v0x555555e88bf0_0;
    %store/vec4 v0x555555e89040_0, 0, 32;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v0x555555e88bf0_0;
    %store/vec4 v0x555555e89040_0, 0, 32;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0x555555e88d20_0;
    %store/vec4 v0x555555e89040_0, 0, 32;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x555555e88e00_0;
    %store/vec4 v0x555555e89040_0, 0, 32;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0x555555e88ef0_0;
    %store/vec4 v0x555555e89040_0, 0, 32;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555555e8b510;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e8e4c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e8e840_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e8e680_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x555555e8b510;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e8e0a0_0, 0, 32;
T_14.0 ; Top of for-loop 
    %load/vec4 v0x555555e8e0a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555555e8e0a0_0;
    %store/vec4a v0x555555e8e240, 4, 0;
T_14.2 ; for-loop step statement
    %load/vec4 v0x555555e8e0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e8e0a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ; for-loop exit label
    %end;
    .thread T_14;
    .scope S_0x555555e8b510;
T_15 ;
    %wait E_0x555555e8bf00;
    %load/vec4 v0x555555e8dfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e8e4c0_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v0x555555e8e300_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x555555e8e300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e8e4c0_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v0x555555e8e3e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x555555e8e3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e8e4c0_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x555555e8bfa0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_15.7, 8;
    %load/vec4 v0x555555e8e5a0_0;
    %jmp/1 T_15.8, 8;
T_15.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.8, 8;
 ; End of false expr.
    %blend;
T_15.8;
    %store/vec4 v0x555555e8e4c0_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x555555e8e300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e8e4c0_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555555e8e3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e8e4c0_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555555e8b510;
T_16 ;
    %wait E_0x555555e8bea0;
    %load/vec4 v0x555555e8dfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e8e840_0, 0, 4;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x555555e8bfa0_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x555555e8e840_0, 0, 4;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x555555e8bfa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_16.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_16.6, 8;
T_16.5 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x555555e8bfa0_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_16.6, 8;
 ; End of false expr.
    %blend;
T_16.6;
    %store/vec4 v0x555555e8e840_0, 0, 4;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x555555e8bfa0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_16.7, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_16.8, 8;
T_16.7 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_16.8, 8;
 ; End of false expr.
    %blend;
T_16.8;
    %store/vec4 v0x555555e8e840_0, 0, 4;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555555e8b510;
T_17 ;
    %wait E_0x555555e8be30;
    %load/vec4 v0x555555e8dfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e8e680_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x555555e8c140_0;
    %ix/getv 4, v0x555555e8de60_0;
    %shiftl 4;
    %store/vec4 v0x555555e8e680_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x555555e8c140_0;
    %ix/getv 4, v0x555555e8e760_0;
    %shiftl 4;
    %store/vec4 v0x555555e8e680_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x555555e8c140_0;
    %store/vec4 v0x555555e8e680_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555555e8b510;
T_18 ;
    %wait E_0x555555e8bdb0;
    %load/vec4 v0x555555e8c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e8e160_0, 0, 32;
T_18.2 ; Top of for-loop 
    %load/vec4 v0x555555e8e160_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %load/vec4 v0x555555e8e840_0;
    %load/vec4 v0x555555e8e160_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %load/vec4 v0x555555e8e680_0;
    %load/vec4 v0x555555e8e160_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x555555e8bfa0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %mod;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x555555e8e160_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x555555e8e240, 4, 5;
T_18.5 ;
T_18.4 ; for-loop step statement
    %load/vec4 v0x555555e8e160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e8e160_0, 0, 32;
    %jmp T_18.2;
T_18.3 ; for-loop exit label
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555555e7c9a0;
T_19 ;
    %wait E_0x555555d801a0;
    %load/vec4 v0x555555e7dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e7e240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7d220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7dc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e7e080_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555555e7e240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7d220_0, 0;
    %load/vec4 v0x555555e7dca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e7d490_0, 0;
    %load/vec4 v0x555555e7dfc0_0;
    %assign/vec4 v0x555555e7d680_0, 0;
    %load/vec4 v0x555555e7de20_0;
    %assign/vec4 v0x555555e7d120_0, 0;
    %load/vec4 v0x555555e7e160_0;
    %assign/vec4 v0x555555e7d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e7dc00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555e7e240_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7dc00_0, 0;
T_19.7 ;
    %jmp T_19.5;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e7d220_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555e7e240_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x555555e7d3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x555555e7d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x555555e7d2e0_0;
    %assign/vec4 v0x555555e7e080_0, 0;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7d220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e7dc00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e7e240_0, 0;
T_19.8 ;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555555e8ef60;
T_20 ;
    %wait E_0x555555e8f700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e8fb00_0, 0, 32;
    %load/vec4 v0x555555e8fd90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.3, 10;
    %load/vec4 v0x555555e8fa30_0;
    %and;
T_20.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x555555e8ff00_0;
    %nor/r;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x555555e8f880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.4 ;
    %load/vec4 v0x555555e90700_0;
    %store/vec4 v0x555555e8fb00_0, 0, 32;
    %jmp T_20.8;
T_20.5 ;
    %load/vec4 v0x555555e907e0_0;
    %store/vec4 v0x555555e8fb00_0, 0, 32;
    %jmp T_20.8;
T_20.6 ;
    %load/vec4 v0x555555e90a40_0;
    %store/vec4 v0x555555e8fb00_0, 0, 32;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x555555e90370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e908c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e90be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e90980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e8fb00_0, 0, 32;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555555e8ef60;
T_21 ;
    %wait E_0x555555e83330;
    %load/vec4 v0x555555e8fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e90700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e907e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e90a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e90980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e908c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e90370_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555555e90be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x555555e90640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x555555e90370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.6, 4;
    %load/vec4 v0x555555e90450_0;
    %assign/vec4 v0x555555e90370_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x555555e90370_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x555555e90370_0, 0;
T_21.7 ;
T_21.4 ;
    %load/vec4 v0x555555e90b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x555555e90a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0x555555e90980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e908c0_0, 0;
T_21.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e90980_0, 0;
    %load/vec4 v0x555555e90ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %load/vec4 v0x555555e907e0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e90a40_0, 0;
    %jmp T_21.15;
T_21.14 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e90700_0, 4, 5;
T_21.15 ;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x555555e90a40_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e90a40_0, 0;
T_21.11 ;
T_21.8 ;
T_21.2 ;
    %load/vec4 v0x555555e8fd90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.19, 10;
    %load/vec4 v0x555555e8fa30_0;
    %and;
T_21.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.18, 9;
    %load/vec4 v0x555555e8ff00_0;
    %and;
T_21.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %load/vec4 v0x555555e8f880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %jmp T_21.23;
T_21.20 ;
    %load/vec4 v0x555555e8fe30_0;
    %assign/vec4 v0x555555e90700_0, 0;
    %jmp T_21.23;
T_21.21 ;
    %load/vec4 v0x555555e8fe30_0;
    %assign/vec4 v0x555555e907e0_0, 0;
    %load/vec4 v0x555555e8fe30_0;
    %assign/vec4 v0x555555e90a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e90370_0, 0;
    %jmp T_21.23;
T_21.22 ;
    %load/vec4 v0x555555e8fe30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e90980_0, 0;
T_21.24 ;
    %load/vec4 v0x555555e8fe30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e908c0_0, 0;
T_21.26 ;
    %jmp T_21.23;
T_21.23 ;
    %pop/vec4 1;
T_21.16 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555555e66670;
T_22 ;
    %vpi_call 4 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555555e66670 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e929a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e929a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e929a0_0, 0, 1;
    %delay 3567587328, 232;
    %vpi_call 4 24 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "./femtopll.v";
    "sim_mods.v";
    "tb.v";
    "soc.v";
    "Clockworks.v";
    "apb_master.v";
    "RiscV.v";
    "Decode.v";
    "control_unit.v";
    "extend.v";
    "reg_file.v";
    "Execute.v";
    "alu.v";
    "mux2.v";
    "Fetch.v";
    "instr_mem.v";
    "pc.v";
    "mux4.v";
    "data_mem.v";
    "system_timer.v";
