{
    "config_make": "config.mk", 
    "cmd_args": "BUILD/vadd.xclbin", 
    "revision": [
        {
            "date": "May2017", 
            "version": "1.0", 
            "description": "Initial Xilinx Release"
        }
    ], 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "host_exe": "host", 
    "overview": [
        "This example has two RTL Kernels. Both Kernel_0 and Kernel_1 perform vector addition. The Kernel_1 reads the output from Kernel_0 as one of two inputs."
    ], 
    "targets": [
        "hw", 
        "hw_emu"
    ], 
    "host_srcs": "src/host.cpp", 
    "key_concepts": [
        "Multiple RTL Kernels"
    ], 
    "sdx_gui": false, 
    "includes": [
        {
            "name": "xcl2", 
            "location": "GIT_REPO_DIR/common/includes/xcl2/"
        }
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "example": "Multiple RTL Kernels (RTL)", 
    "containers": [
        {
            "accelerators": [
                {
                    "kernel_type": "RTL", 
                    "name": "vadd0"
                }, 
                {
                    "kernel_type": "RTL", 
                    "name": "vadd1"
                }
            ], 
            "name": "vadd"
        }
    ], 
    "output_files": "tmp_kernel_pack* packaged_kernel*"
}