QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
Start time: 00:08:36 on Nov 07,2022
vcom -2008 -work internal/ModelSimContainer/work internal/testpy/tb.vhd proj/src/mux2t1_N.vhd proj/src/control_unit.vhd proj/src/alu.vhd proj/src/decoder5t32.vhd proj/src/MIPS_types.vhd proj/src/fullAdder.vhd proj/src/dffg.vhd proj/src/barrel_shifter.vhd proj/src/xorg2.vhd proj/src/org2.vhd proj/src/MIPS_pc.vhd proj/src/MIPS_pc_dffg.vhd proj/src/mux32t1.vhd proj/src/extender.vhd proj/src/alu_addersubtractor.vhd proj/src/invg.vhd proj/src/dffg_N.vhd proj/src/beq_bne.vhd proj/src/onesComp.vhd proj/src/andg2.vhd proj/src/regfile.vhd proj/src/addersubtractor.vhd proj/src/mux2t1.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity control_unit
-- Compiling architecture dataflow of control_unit
-- Compiling entity alu
-- Compiling architecture mixed of alu
-- Compiling entity decoder5t32
-- Compiling architecture behavior of decoder5t32
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity fullAdder
-- Compiling architecture structural of fullAdder
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity barrel_shifter
-- Compiling architecture structural of barrel_shifter
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity MIPS_pc
-- Compiling architecture structural of MIPS_pc
-- Compiling entity MIPS_pc_dffg
-- Compiling architecture mixed of MIPS_pc_dffg
-- Compiling package mypack
-- Loading package mypack
-- Compiling entity mux32t1
-- Compiling architecture behavior of mux32t1
-- Compiling entity extender
-- Compiling architecture behavior of extender
-- Compiling entity alu_addersubtractor
-- Compiling architecture structural of alu_addersubtractor
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity dffg_N
-- Compiling architecture structural of dffg_N
-- Compiling entity beq_bne
-- Compiling architecture structural of beq_bne
-- Compiling entity onesComp
-- Compiling architecture structural of onesComp
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling package mymatrix
-- Loading package mymatrix
-- Compiling entity regfile
-- Compiling architecture structural of regfile
-- Compiling entity addersubtractor
-- Compiling architecture structural of addersubtractor
-- Compiling entity mux2t1
-- Compiling architecture structural of mux2t1
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Loading package MIPS_types
-- Compiling entity MIPS_processor
-- Compiling architecture structure of MIPS_processor
** Error: proj/src/TopLevel/MIPS_Processor.vhd(275): (vcom-1136) Unknown identifier "i_wC".
** Error: proj/src/TopLevel/MIPS_Processor.vhd(279): (vcom-1136) Unknown identifier "o_d1".
** Error: proj/src/TopLevel/MIPS_Processor.vhd(279): near "=>": (vcom-1576) expecting ',' or ')'.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(282): Statement cannot be labeled.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(291): (vcom-1136) Unknown identifier "mainALU".
** Error: proj/src/TopLevel/MIPS_Processor.vhd(291): near ":": (vcom-1576) expecting == or '+' or '-' or '&'.
** Note: proj/src/TopLevel/MIPS_Processor.vhd(355): VHDL Compiler exiting
End time: 00:08:36 on Nov 07,2022, Elapsed time: 0:00:00
Errors: 6, Warnings: 0
