INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/johncrespo/FPGA/RISC_V_SC/src/BLOCK_MEM/block_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/johncrespo/FPGA/RISC_V_SC/sim/BLOCK_MEM_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_block_mem
