{
  "nb_cluster": 2,
  "vp_class": "pulp/soc",
  "peripherals_base": "0x1A100000",
  "soc_events_ids": {},
  "fc_events": {},
  "vp_comps": [
    "axi_ico",
    "soc_ico",
    "apb_ico",
    "l2",
    "l2_priv0",
    "l2_priv1",
    "l2_shared",
    "l2_shared_0",
    "l2_shared_1",
    "l2_shared_2",
    "l2_shared_3",
    "rom",
    "plt_loader",
    "apb_soc_ctrl",
    "stdout",
    "gpio",
    "spi_master",
    "uart",
    "cluster",
    "cluster_1",
    "adv_dbg_unit"
  ],
  "vp_ports": [
    "cluster_clock",
    "jtag0"
  ],
  "vp_bindings": [
    [
      "self->cluster_clock",
      "cluster->clock"
    ],
    [
      "self->cluster_clock",
      "cluster_1->clock"
    ],
    [
      "self->jtag0",
      "adv_dbg_unit->jtag"
    ],
    [
      "axi_ico->cluster",
      "cluster->input"
    ],
    [
      "axi_ico->cluster_1",
      "cluster_1->input"
    ],
    [
      "axi_ico->soc",
      "soc_ico->axi_slave"
    ],
    [
      "soc_ico->apb",
      "apb_ico->input"
    ],
    [
      "soc_ico->axi_master",
      "axi_ico->input"
    ],
    [
      "soc_ico->l2_shared_0",
      "l2_shared_0->input"
    ],
    [
      "soc_ico->l2_shared_1",
      "l2_shared_1->input"
    ],
    [
      "soc_ico->l2_shared_2",
      "l2_shared_2->input"
    ],
    [
      "soc_ico->l2_shared_3",
      "l2_shared_3->input"
    ],
    [
      "soc_ico->l2_priv0",
      "l2_priv0->input"
    ],
    [
      "soc_ico->l2_priv1",
      "l2_priv1->input"
    ],
    [
      "apb_ico->stdout",
      "stdout->input"
    ],
    [
      "apb_ico->apb_soc_ctrl",
      "apb_soc_ctrl->input"
    ],
    [
      "apb_ico->rom",
      "rom->input"
    ],
    [
      "plt_loader->out",
      "soc_ico->debug"
    ],
    [
      "cluster->soc",
      "axi_ico->input"
    ],
    [
      "cluster_1->soc",
      "axi_ico->input"
    ],
    [
      "adv_dbg_unit->io",
      "soc_ico->debug"
    ]
  ],
  "axi_ico": {
    "includes": [
      "ips/interco/router.json"
    ],
    "latency": 9,
    "mappings": {
      "soc": {
        "base": "0x1A000000",
        "size": "0x06000000"
      },
      "cluster": {
        "base": "0x10000000",
        "size": "0x400000"
      },
      "cluster_1": {
        "base": "0x10400000",
        "size": "0x400000"
      }
    },
    "vp_ports": [
      "cluster",
      "cluster_1",
      "soc",
      "input"
    ]
  },
  "soc_ico": {
    "nb_l2_shared_banks": 4,
    "gv_class": "pulp.Soc_Ico_v2.Soc_Ico",
    "vp_class": null,
    "vp_comps": [
      "ll_ico",
      "hb_ico"
    ],
    "vp_ports": [
      "debug",
      "axi_slave",
      "apb",
      "axi_master",
      "l2_shared_0",
      "l2_shared_1",
      "l2_shared_2",
      "l2_shared_3",
      "l2_priv0",
      "l2_priv1"
    ],
    "vp_bindings": [
      [
        "self->debug",
        "ll_ico->input"
      ],
      [
        "self->axi_slave",
        "ll_ico->input"
      ],
      [
        "ll_ico->apb",
        "self->apb"
      ],
      [
        "ll_ico->rom",
        "self->apb"
      ],
      [
        "ll_ico->l2_priv0",
        "self->l2_priv0"
      ],
      [
        "ll_ico->l2_priv0_alias",
        "self->l2_priv0"
      ],
      [
        "ll_ico->l2_priv1",
        "self->l2_priv1"
      ],
      [
        "ll_ico->l2_shared",
        "hb_ico->input"
      ],
      [
        "ll_ico->axi_master",
        "self->axi_master"
      ],
      [
        "hb_ico->out_0",
        "self->l2_shared_0"
      ],
      [
        "hb_ico->out_1",
        "self->l2_shared_1"
      ],
      [
        "hb_ico->out_2",
        "self->l2_shared_2"
      ],
      [
        "hb_ico->out_3",
        "self->l2_shared_3"
      ]
    ],
    "ll_ico": {
      "includes": [
        "ips/interco/router.json"
      ],
      "mappings": {
        "apb": {
          "base": "0x1A100000",
          "size": "0x00100000"
        },
        "rom": {
          "base": "0x1A000000",
          "size": "0x00000800"
        },
        "axi_master": {
          "base": "0x10000000",
          "size": "0x800000"
        },
        "l2_priv0": {
          "base": "0x1C000000",
          "size": "0x00008000",
          "remove_offset": "0x1C000000"
        },
        "l2_priv0_alias": {
          "base": "0x00000000",
          "size": "0x00008000"
        },
        "l2_priv1": {
          "base": "0x1C008000",
          "size": "0x00008000",
          "remove_offset": "0x1C008000"
        },
        "l2_shared": {
          "base": "0x1C010000",
          "size": "0x00070000"
        }
      },
      "vp_ports": [
        "apb",
        "rom",
        "l2_priv0",
        "l2_priv0_alias",
        "l2_priv1",
        "l2_shared",
        "axi_master",
        "input"
      ]
    },
    "hb_ico": {
      "includes": [
        "ips/interco/interleaver.json"
      ],
      "nb_slaves": 4,
      "interleaving_bits": 2,
      "remove_offset": "0x1C010000",
      "vp_ports": [
        "out_0",
        "out_1",
        "out_2",
        "out_3",
        "input"
      ]
    }
  },
  "apb_ico": {
    "includes": [
      "ips/interco/router.json"
    ],
    "mappings": {
      "stdout": {
        "base": "0x1A106000",
        "size": "0x00001000",
        "remove_offset": "0x1A106000"
      },
      "apb_soc_ctrl": {
        "base": "0x1A104000",
        "size": "0x00001000",
        "remove_offset": "0x1A104000"
      },
      "gpio": {
        "base": "0x1A101000",
        "size": "0x00001000",
        "remove_offset": "0x1A101000"
      },
      "rom": {
        "base": "0x1A000000",
        "size": "0x00000800",
        "remove_offset": "0x1A000000"
      }
    },
    "vp_ports": [
      "stdout",
      "apb_soc_ctrl",
      "rom",
      "input"
    ]
  },
  "l2": {
    "is_partitioned": true,
    "nb_shared_banks": 4,
    "map_base": "0x1C000000",
    "map_size": "0x00080000"
  },
  "l2_priv0": {
    "size": 32768,
    "map_base": "0x1C000000",
    "map_size": "0x00008000",
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_priv1": {
    "size": 32768,
    "map_base": "0x1C008000",
    "map_size": "0x00008000",
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared": {
    "nb_banks": 4,
    "size": 458752,
    "map_base": "0x1C010000",
    "map_size": "0x00070000"
  },
  "l2_shared_0": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared_1": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared_2": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared_3": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "rom": {
    "includes": [
      "ips/rom_v2.json"
    ],
    "size": 2048,
    "map_base": "0x1A000000",
    "map_size": "0x00000800",
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "plt_loader": {
    "includes": [
      "tools/plt_loader/plt_loader.json"
    ],
    "vp_ports": [
      "out"
    ]
  },
  "apb_soc_ctrl": {
    "includes": [
      "chips/multino/apb_soc.json"
    ],
    "vp_ports": [
      "input"
    ]
  },
  "stdout": {
    "includes": [
      "ips/stdout_v3.json"
    ],
    "vp_ports": [
      "input"
    ]
  },
  "gpio": {
    "includes": [
      "ips/gpio_v2.json"
    ]
  },
  "spi_master": {
    "includes": [
      "ips/spi_master_v1.json"
    ]
  },
  "uart": {
    "version": 1
  },
  "cluster": {
    "includes": [
      "chips/multino/cluster_0.json"
    ],
    "vp_ports": [
      "soc",
      "clock",
      "input"
    ]
  },
  "cluster_1": {
    "includes": [
      "chips/multino/cluster_1.json"
    ],
    "vp_ports": [
      "soc",
      "clock",
      "input"
    ]
  },
  "adv_dbg_unit": {
    "includes": [
      "ips/adv_dbg_unit/adv_dbg_unit.json"
    ],
    "vp_ports": [
      "io",
      "jtag"
    ]
  }
}
