{'q': {'CDeps': [[[], [], ['load']],
                 [[], [], ['load'], ['ena']],
                 [[],
                  [],
                  ['load'],
                  ['ena'],
                  [],
                  ['amount'],
                  ['amount'],
                  ['amount']],
                 [[], [], ['load'], ['ena']],
                 [[],
                  [],
                  ['load'],
                  ['ena'],
                  [],
                  ['amount'],
                  ['amount'],
                  ['amount'],
                  ['amount']],
                 [[], [], ['load'], ['ena']],
                 [[], [], ['load'], ['ena'], [], ['amount'], ['amount']],
                 [[], [], ['load'], ['ena']],
                 [[], [], ['load'], ['ena'], [], ['amount']]],
       'CLines': [[None, None, '20:C'],
                  [None, None, '20:C', '21:C'],
                  [None, None, '20:C', '21:C', None, '22:C', '23:C', '24:C'],
                  [None, None, '20:C', '21:C'],
                  [None,
                   None,
                   '20:C',
                   '21:C',
                   None,
                   '22:C',
                   '23:C',
                   '24:C',
                   '25:C'],
                  [None, None, '20:C', '21:C'],
                  [None, None, '20:C', '21:C', None, '22:C', '23:C'],
                  [None, None, '20:C', '21:C'],
                  [None, None, '20:C', '21:C', None, '22:C']],
       'Clocked': True,
       'DDeps': [['data'],
                 ['q', 'amount'],
                 ['q'],
                 ['q', 'amount'],
                 ['q'],
                 ['q', 'amount'],
                 ['q'],
                 ['q', 'amount'],
                 ['q']],
       'DLines': ['20:D',
                  '26:D',
                  '24:D',
                  '26:D',
                  '25:D',
                  '26:D',
                  '23:D',
                  '26:D',
                  '22:D'],
       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a13a3610>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a1660d10>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a12583d0>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a1660d10>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a1258290>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a1660d10>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a2bbf450>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a1660d10>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f29a13bdd10>]}}
