#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d59c90 .scope module, "behavioralDecoder" "behavioralDecoder" 2 10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /OUTPUT 1 "out2"
    .port_info 3 /OUTPUT 1 "out3"
    .port_info 4 /INPUT 1 "address0"
    .port_info 5 /INPUT 1 "address1"
    .port_info 6 /INPUT 1 "enable"
v0x1d50ee0_0 .net *"_s11", 3 0, L_0x1d7ee60;  1 drivers
v0x1d7ca30_0 .net *"_s5", 3 0, L_0x1d7ec20;  1 drivers
L_0x7f5662489018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1d7cb10_0 .net *"_s8", 2 0, L_0x7f5662489018;  1 drivers
v0x1d7cc00_0 .net *"_s9", 1 0, L_0x1d7ed50;  1 drivers
o0x7f56624d20d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d7cce0_0 .net "address0", 0 0, o0x7f56624d20d8;  0 drivers
o0x7f56624d2108 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d7cdf0_0 .net "address1", 0 0, o0x7f56624d2108;  0 drivers
o0x7f56624d2138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d7ceb0_0 .net "enable", 0 0, o0x7f56624d2138;  0 drivers
v0x1d7cf70_0 .net "out0", 0 0, L_0x1d7ea90;  1 drivers
v0x1d7d030_0 .net "out1", 0 0, L_0x1d7e9f0;  1 drivers
v0x1d7d180_0 .net "out2", 0 0, L_0x1d7e8d0;  1 drivers
v0x1d7d240_0 .net "out3", 0 0, L_0x1d7e7d0;  1 drivers
L_0x1d7e7d0 .part L_0x1d7ee60, 3, 1;
L_0x1d7e8d0 .part L_0x1d7ee60, 2, 1;
L_0x1d7e9f0 .part L_0x1d7ee60, 1, 1;
L_0x1d7ea90 .part L_0x1d7ee60, 0, 1;
L_0x1d7ec20 .concat [ 1 3 0 0], o0x7f56624d2138, L_0x7f5662489018;
L_0x1d7ed50 .concat [ 1 1 0 0], o0x7f56624d20d8, o0x7f56624d2108;
L_0x1d7ee60 .shift/l 4, L_0x1d7ec20, L_0x1d7ed50;
S_0x1d59ec0 .scope module, "testDecoder" "testDecoder" 3 5;
 .timescale -9 -12;
v0x1d7e230_0 .var "addr0", 0 0;
v0x1d7e2f0_0 .var "addr1", 0 0;
v0x1d7e3c0_0 .var "enable", 0 0;
v0x1d7e4c0_0 .net "out0", 0 0, L_0x1d7f7b0;  1 drivers
v0x1d7e590_0 .net "out1", 0 0, L_0x1d7f9c0;  1 drivers
v0x1d7e630_0 .net "out2", 0 0, L_0x1d7fbc0;  1 drivers
v0x1d7e700_0 .net "out3", 0 0, L_0x1d7fdb0;  1 drivers
S_0x1d7d420 .scope module, "decoder" "structuralDecoder" 3 11, 2 21 0, S_0x1d59ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out0"
    .port_info 1 /OUTPUT 1 "out1"
    .port_info 2 /OUTPUT 1 "out2"
    .port_info 3 /OUTPUT 1 "out3"
    .port_info 4 /INPUT 1 "address0"
    .port_info 5 /INPUT 1 "address1"
    .port_info 6 /INPUT 1 "enable"
L_0x1d7efa0/d .functor NOT 1, v0x1d7e2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d7efa0 .delay 1 (50000,50000,50000) L_0x1d7efa0/d;
L_0x1d7f0b0/d .functor NOT 1, v0x1d7e230_0, C4<0>, C4<0>, C4<0>;
L_0x1d7f0b0 .delay 1 (50000,50000,50000) L_0x1d7f0b0/d;
L_0x1d7f210/d .functor NOR 1, v0x1d7e230_0, v0x1d7e2f0_0, C4<0>, C4<0>;
L_0x1d7f210 .delay 1 (50000,50000,50000) L_0x1d7f210/d;
L_0x1d7f370/d .functor AND 1, v0x1d7e230_0, L_0x1d7efa0, C4<1>, C4<1>;
L_0x1d7f370 .delay 1 (50000,50000,50000) L_0x1d7f370/d;
L_0x1d7f4c0/d .functor AND 1, L_0x1d7f0b0, v0x1d7e2f0_0, C4<1>, C4<1>;
L_0x1d7f4c0 .delay 1 (50000,50000,50000) L_0x1d7f4c0/d;
L_0x1d7f6b0/d .functor AND 1, v0x1d7e230_0, v0x1d7e2f0_0, C4<1>, C4<1>;
L_0x1d7f6b0 .delay 1 (50000,50000,50000) L_0x1d7f6b0/d;
L_0x1d7f7b0/d .functor AND 1, v0x1d7e3c0_0, L_0x1d7f210, C4<1>, C4<1>;
L_0x1d7f7b0 .delay 1 (50000,50000,50000) L_0x1d7f7b0/d;
L_0x1d7f9c0/d .functor NOR 1, v0x1d7e3c0_0, L_0x1d7f370, C4<0>, C4<0>;
L_0x1d7f9c0 .delay 1 (50000,50000,50000) L_0x1d7f9c0/d;
L_0x1d7fbc0/d .functor AND 1, v0x1d7e3c0_0, L_0x1d7f4c0, C4<1>, C4<1>;
L_0x1d7fbc0 .delay 1 (50000,50000,50000) L_0x1d7fbc0/d;
L_0x1d7fdb0/d .functor AND 1, v0x1d7e3c0_0, L_0x1d7f6b0, C4<1>, C4<1>;
L_0x1d7fdb0 .delay 1 (50000,50000,50000) L_0x1d7fdb0/d;
v0x1d7d670_0 .net "address0", 0 0, v0x1d7e230_0;  1 drivers
v0x1d7d750_0 .net "address0andAddress1", 0 0, L_0x1d7f6b0;  1 drivers
v0x1d7d810_0 .net "address0andnAddress1", 0 0, L_0x1d7f370;  1 drivers
v0x1d7d8b0_0 .net "address0norAddress1", 0 0, L_0x1d7f210;  1 drivers
v0x1d7d970_0 .net "address1", 0 0, v0x1d7e2f0_0;  1 drivers
v0x1d7da80_0 .net "enable", 0 0, v0x1d7e3c0_0;  1 drivers
v0x1d7db40_0 .net "nAddress0", 0 0, L_0x1d7f0b0;  1 drivers
v0x1d7dc00_0 .net "nAddress0andAddress1", 0 0, L_0x1d7f4c0;  1 drivers
v0x1d7dcc0_0 .net "nAddress1", 0 0, L_0x1d7efa0;  1 drivers
v0x1d7de10_0 .net "out0", 0 0, L_0x1d7f7b0;  alias, 1 drivers
v0x1d7ded0_0 .net "out1", 0 0, L_0x1d7f9c0;  alias, 1 drivers
v0x1d7df90_0 .net "out2", 0 0, L_0x1d7fbc0;  alias, 1 drivers
v0x1d7e050_0 .net "out3", 0 0, L_0x1d7fdb0;  alias, 1 drivers
    .scope S_0x1d59ec0;
T_0 ;
    %vpi_call 3 14 "$display", "En A0 A1| O0 O1 O2 O3 | Expected Output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 16 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 18 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 20 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 22 "$display", "%b  %b  %b |  %b  %b  %b  %b | All false", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 24 "$display", "%b  %b  %b |  %b  %b  %b  %b | O0 Only", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 26 "$display", "%b  %b  %b |  %b  %b  %b  %b | O1 Only", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 28 "$display", "%b  %b  %b |  %b  %b  %b  %b | O2 Only", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d7e2f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 30 "$display", "%b  %b  %b |  %b  %b  %b  %b | O3 Only", v0x1d7e3c0_0, v0x1d7e230_0, v0x1d7e2f0_0, v0x1d7e4c0_0, v0x1d7e590_0, v0x1d7e630_0, v0x1d7e700_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./decoder.v";
    "decoder.t.v";
