# fpga-ip-example
Example of how to use Vivado IP in an FPGA design.

Following on from [simple-fpga-cvs](https://github.com/mattbrown015/simple-fpga-cvs) attempt a more complex design using the IP provided by Vivado.

As with [simple-fpga-cvs](https://github.com/mattbrown015/simple-fpga-cvs) this project provides a record of what I've been doing as I attempt to learn a bit more about FPGA design.

## Steps Completed
