# Copyright 2011-2021 IBM Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
- Name: "ADD_V0"
  Mnemonic: "ADD"
  Description: "Add (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['266', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "ADDx_V0"
  Mnemonic: "ADD."
  Description: "Add (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['266', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ADDC_V0"
  Mnemonic: "ADDC"
  Description: "Add Carrying (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['10', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "ADDCx_V0"
  Mnemonic: "ADDC."
  Description: "Add Carrying (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['10', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ADDCO_V0"
  Mnemonic: "ADDCO"
  Description: "Add Carrying (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['10', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "ADDCOx_V0"
  Mnemonic: "ADDCO."
  Description: "Add Carrying (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['10', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ADDE_V0"
  Mnemonic: "ADDE"
  Description: "Add Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['138', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "ADDEx_V0"
  Mnemonic: "ADDE."
  Description: "Add Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['138', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "ADDEO_V0"
  Mnemonic: "ADDEO"
  Description: "Add Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['138', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "ADDEOx_V0"
  Mnemonic: "ADDEO."
  Description: "Add Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['138', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "ADDG6S_V0"
  Mnemonic: "ADDG6S"
  Description: "Add and Generate Sixes"
  Opcode: "1F"
  Format: "XO_FORM_v02"
  Operands:
    OE: ['0',  'OE', '?']
    XO: ['74', 'XO', '?']
- Name: "ADDI_V0"
  Mnemonic: "ADDI"
  Description: "Add Immediate"
  Opcode: "E"
  Format: "D_FORM_v03"
  Operands:
    RA: ['GPR_n0', 'RA', 'I']
- Name: "ADDI_V1"
  Mnemonic: "ADDI"
  Description: "Add Immediate"
  Opcode: "E"
  Format: "D_FORM_v03"
  Operands:
    RA: ['0', 'RA', '?']
- Name: "ADDIC_V0"
  Mnemonic: "ADDIC"
  Description: "Add Immediate Carrying"
  Opcode: "C"
  Format: "D_FORM_v03"
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "ADDICx_V0"
  Mnemonic: "ADDIC."
  Description: "Add Immediate Carrying and Record"
  Opcode: "D"
  Format: "D_FORM_v03"
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ADDIS_V0"
  Mnemonic: "ADDIS"
  Description: "Add Immediate Shifted"
  Opcode: "F"
  Format: "D_FORM_v03"
- Name: "ADDIS_V1"
  Mnemonic: "ADDIS"
  Description: "Add Immediate Shifted"
  Opcode: "F"
  Format: "D_FORM_v03"
  Operands:
    RA: ['0', 'RA', '?']
- Name: "ADDME_V0"
  Mnemonic: "ADDME"
  Description: "Add to Minus One Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['234', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "ADDMEx_V0"
  Mnemonic: "ADDME."
  Description: "Add to Minus One Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['234', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "ADDMEO_V0"
  Mnemonic: "ADDMEO"
  Description: "Add to Minus One Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['234', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "ADDMEOx_V0"
  Mnemonic: "ADDMEO."
  Description: "Add to Minus One Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['234', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "ADDO_V0"
  Mnemonic: "ADDO"
  Description: "Add (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['266', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "ADDOx_V0"
  Mnemonic: "ADDO."
  Description: "Add (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['266', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ADDZE_V0"
  Mnemonic: "ADDZE"
  Description: "Add to Zero Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['202', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "ADDZEx_V0"
  Mnemonic: "ADDZE."
  Description: "Add to Zero Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['202', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "ADDZEO_V0"
  Mnemonic: "ADDZEO"
  Description: "Add to Zero Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['202', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "ADDZEOx_V0"
  Mnemonic: "ADDZEO."
  Description: "Add to Zero Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['202', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "AND_V0"
  Mnemonic: "AND"
  Description: "AND (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['28', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "ANDx_V0"
  Mnemonic: "AND."
  Description: "AND (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['28', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ANDC_V0"
  Mnemonic: "ANDC"
  Description: "AND with Complement (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['60', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "ANDCx_V0"
  Mnemonic: "ANDC."
  Description: "AND with Complement (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['60', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ANDIx_V0"
  Mnemonic: "ANDI."
  Description: "AND Immediate"
  Opcode: "1C"
  Format: "D_FORM_v07"
  Operands:
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ANDISx_V0"
  Mnemonic: "ANDIS."
  Description: "AND Immediate Shifted"
  Opcode: "1D"
  Format: "D_FORM_v07"
  Operands:
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "B_V0"
  Mnemonic: "B"
  Description: "Branch relative"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    AA: ['0', 'AA', 'I']
    LK: ['0', 'LK', 'I']
  MemoryOperands:
    MEM1 : [['LI'], [0], 0, 'B']
- Name: "BA_V0"
  Mnemonic: "BA"
  Description: "Branch absolute"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    LI: ['DImm24swordshift2Abs', 'LI', 'I']
    AA: ['1', 'AA', 'I']
    LK: ['0', 'LK', 'I']
  MemoryOperands:
    MEM1 : [['LI'], [0], 0, 'B']
- Name: "BC_V0"
  Mnemonic: "BC"
  Description: "Branch Conditional relative"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ['0', 'AA', 'I']
    LK: ['0', 'LK', 'I']
  MemoryOperands:
    MEM1 : [['BD'], [0], 0, 'B']
  InstructionChecks:
    C0: ['check_implicit_ctr', 'BO']
  ImplicitOperands:
    CTR: ['CTR', 'IO']
- Name: "BCA_V0"
  Mnemonic: "BCA"
  Description: "Branch Conditional absolute"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ['1', 'AA', 'I']
    LK: ['0', 'LK', 'I']
  MemoryOperands:
    MEM1 : [['BD'], [0], 0, 'B']
- Name: "BCCTR_V0"
  Mnemonic: "BCCTR"
  Description: "Branch Conditional to Count Register"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    XO_10: ['528', 'XO_10', '?']
    BO: ['BO_BCCTR_Values', 'BO', 'I']
    BH: ['BH_BCCTR_Values', 'BH', 'I']
    LK: ['0', 'LK', 'I']
  ImplicitOperands:
    CTR: ['CTR', 'IO']
  # TODO: model correctly branches with implicit operands
  # MemoryOperands:
  #   MEM1 : [['CTR'], [0], 0, 'B']
- Name: "BCCTRL_V0"
  Mnemonic: "BCCTRL"
  Description: "Branch Conditional to Count Register and link"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    XO_10: ['528', 'XO_10', '?']
    BO: ['BO_BCCTR_Values', 'BO', 'I']
    BH: ['BH_BCCTR_Values', 'BH', 'I']
    LK: ['1', 'LK', 'I']
  ImplicitOperands:
    LR: ['LR', 'O']
    CTR: ['CTR', 'I']
  # TODO: model correctly branches with implicit operands
  # MemoryOperands:
  #   MEM1 : [['CTR'], [0], 0, 'B']
- Name: "BCL_V0"
  Mnemonic: "BCL"
  Description: "Branch Conditional relative and link"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ['0', 'AA', 'I']
    LK: ['1', 'LK', 'I']
  ImplicitOperands:
    LR: ['LR', 'O']
  MemoryOperands:
    MEM1 : [['BD'], [0], 0, 'B']
- Name: "BCLA_V0"
  Mnemonic: "BCLA"
  Description: "Branch Conditional absolute and link"
  Opcode: "10"
  Format: "B_FORM_v00"
  Operands:
    AA: ['1', 'AA', 'I']
    LK: ['1', 'LK', 'I']
  ImplicitOperands:
    LR: ['LR', 'O']
  MemoryOperands:
    MEM1 : [['BD'], [0], 0, 'B']
- Name: "BCLR_V0"
  Mnemonic: "BCLR"
  Description: "Branch Conditional to Link Register"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    XO_10: ['16', 'XO_10', '?']
    LK: ['0', 'LK', 'I']
  ImplicitOperands:
    LR: ['LR', 'I']
  # TODO: model correctly branches with implicit operands
  # MemoryOperands:
  #   MEM1 : [['LR'], [0], 0, 'B']
- Name: "BCLRL_V0"
  Mnemonic: "BCLRL"
  Description: "Branch Conditional to Link Register relative and link"
  Opcode: "13"
  Format: "XL_FORM_v02"
  Operands:
    XO_10: ['16', 'XO_10', '?']
    LK: ['1', 'LK', 'I']
  ImplicitOperands:
    LR: ['LR', 'IO']
  # TODO: model correctly branches with implicit operands
  # MemoryOperands:
  #  MEM1 : [['LR'], [0], 0, 'B']
- Name: "BL_V0"
  Mnemonic: "BL"
  Description: "Branch relative and link"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    AA: ['0', 'AA', 'I']
    LK: ['1', 'LK', 'I']
  ImplicitOperands:
    LR: ['LR', 'O']
  MemoryOperands:
    MEM1 : [['LI'], [0], 0, 'B']
- Name: "BLA_V0"
  Mnemonic: "BLA"
  Description: "Branch absolute and link"
  Opcode: "12"
  Format: "I_FORM_v00"
  Operands:
    AA: ['1', 'AA', 'I']
    LK: ['1', 'LK', 'I']
  ImplicitOperands:
    LR: ['LR', 'O']
  MemoryOperands:
    MEM1 : [['LI'], [0], 0, 'B']
- Name: "BPERMD_V0"
  Mnemonic: "BPERMD"
  Description: "Bit Permute Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['252', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "CBCDTD_V0"
  Mnemonic: "CBCDTD"
  Description: "Convert Binary Coded Decimal to Declets"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ['314', 'XO', '?']
- Name: "CDTBCD_V0"
  Mnemonic: "CDTBCD"
  Description: "Convert Declets To Binary Coded Decimal"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ['282', 'XO', '?']
- Name: "CMP_V0"
  Mnemonic: "CMP"
  Description: "Compare"
  Opcode: "1F"
  Format: "X_FORM_v54"
  Operands:
    XO_10: ['0', 'XO_10', '?']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "CMPB_V0"
  Mnemonic: "CMPB"
  Description: "Compare Bytes"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['508', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "CMPI_V0"
  Mnemonic: "CMPI"
  Description: "Compare Immediate"
  Opcode: "B"
  Format: "D_FORM_v08"
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "CMPL_V0"
  Mnemonic: "CMPL"
  Description: "Compare Logical"
  Opcode: "1F"
  Format: "X_FORM_v54"
  Operands:
    XO_10: ['32', 'XO_10', '?']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "CMPLI_V0"
  Mnemonic: "CMPLI"
  Description: "Compare Logical Immediate"
  Opcode: "A"
  Format: "D_FORM_v09"
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "CNTLZD_V0"
  Mnemonic: "CNTLZD"
  Description: "Count Leading Zeros Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['58', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "CNTLZDx_V0"
  Mnemonic: "CNTLZD."
  Description: "Count Leading Zeros Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['58', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "CNTLZW_V0"
  Mnemonic: "CNTLZW"
  Description: "Count Leading Zeros Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['26', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "CNTLZWx_V0"
  Mnemonic: "CNTLZW."
  Description: "Count Leading Zeros Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['26', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "CRAND_V0"
  Mnemonic: "CRAND"
  Description: "Condition Register AND"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['257', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "CRANDC_V0"
  Mnemonic: "CRANDC"
  Description: "Condition Register AND with Complement"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['129', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "CREQV_V0"
  Mnemonic: "CREQV"
  Description: "Condition Register Equivalent"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['289', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "CRNAND_V0"
  Mnemonic: "CRNAND"
  Description: "Condition Register NAND"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['225', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "CRNOR_V0"
  Mnemonic: "CRNOR"
  Description: "Condition Register NOR"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['33', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "CROR_V0"
  Mnemonic: "CROR"
  Description: "Condition Register OR"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['449', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "CRORC_V0"
  Mnemonic: "CRORC"
  Description: "Condition Register OR with Complement"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['417', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "CRXOR_V0"
  Mnemonic: "CRXOR"
  Description: "Condition Register XOR"
  Opcode: "13"
  Format: "XL_FORM_v00"
  Operands:
    XO_10: ['193', 'XO_10', '?']
  ImplicitOperands:
   CR0: ['CR0', 'O']
   CR1: ['CR1', 'O']
   CR2: ['CR2', 'O']
   CR3: ['CR3', 'O']
   CR4: ['CR4', 'O']
   CR5: ['CR5', 'O']
   CR6: ['CR6', 'O']
   CR7: ['CR7', 'O']
  InstructionChecks:
    C0: ['check_cr']
- Name: "DADD_V0"
  Mnemonic: "DADD"
  Description: "DFP Add (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['2', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DADDx_V0"
  Mnemonic: "DADD."
  Description: "DFP Add (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['2', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
    XER: ['XER', 'O']
- Name: "DADDQ_V0"
  Mnemonic: "DADDQ"
  Description: "DFP Add Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['2', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DADDQx_V0"
  Mnemonic: "DADDQ."
  Description: "DFP Add Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['2', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DCBF_V0"
  Mnemonic: "DCBF"
  Description: "Data Cache Block Flush"
  Opcode: "1F"
  Format: "X_FORM_v14"
  Operands:
    XO_10: ['86', 'XO_10', '?']
    L_2: ['UImm1', 'L_2', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [128], 128, 'O']
- Name: "DCBST_V0"
  Mnemonic: "DCBST"
  Description: "Data Cache Block Store"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ['54', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [128], 128, 'O']
- Name: "DCBT_V0"
  Mnemonic: "DCBT"
  Description: "Data Cache Block Touch"
  Opcode: "1F"
  Format: "X_FORM_v36"
  Operands:
    XO_10: ['278', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [128], 128, 'I']
- Name: "DCBT_V1"
  Mnemonic: "DCBT"
  Description: "Data Cache Block Touch (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v36"
  Operands:
    XO_10: ['278', 'XO_10', '?']
    RA: [ 'GPR0', 'RA', '?' ]
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [128], 128, 'I']
- Name: "DCBTST_V0"
  Mnemonic: "DCBTST"
  Description: "Data Cache Block Touch for Store"
  Opcode: "1F"
  Format: "X_FORM_v18"
  Operands:
    XO_10: ['246', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [128], 128, 'I']
- Name: "DCBZ_V0"
  Mnemonic: "DCBZ"
  Description: "Data Cache Block set to Zero"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ['1014', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [128], 128, 'O']
- Name: "DCBZ_V1"
  Mnemonic: "DCBZ"
  Description: "Data Cache Block set to Zero (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ['1014', 'XO', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [128], 128, 'O']
- Name: "DCFFIX_V0"
  Mnemonic: "DCFFIX"
  Description: "DFP Convert From Fixed (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['802', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DCFFIXx_V0"
  Mnemonic: "DCFFIX."
  Description: "DFP Convert From Fixed (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['802', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DCFFIXQ_V0"
  Mnemonic: "DCFFIXQ"
  Description: "DFP Convert From Fixed Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    XO_10: ['802', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DCFFIXQx_V0"
  Mnemonic: "DCFFIXQ."
  Description: "DFP Convert From Fixed Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    XO_10: ['802', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DCMPO_V0"
  Mnemonic: "DCMPO"
  Description: "DFP Compare Ordered"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO_10: ['130', 'XO_10', '?']
- Name: "DCMPOQ_V0"
  Mnemonic: "DCMPOQ"
  Description: "DFP Compare Ordered Quad"
  Opcode: "3F"
  Format: "X_FORM_v58"
  Operands:
    XO_10: ['130', 'XO_10', '?']
- Name: "DCMPU_V0"
  Mnemonic: "DCMPU"
  Description: "DFP Compare Unordered"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO_10: ['642', 'XO_10', '?']
- Name: "DCMPUQ_V0"
  Mnemonic: "DCMPUQ"
  Description: "DFP Compare Unordered Quad"
  Opcode: "3F"
  Format: "X_FORM_v58"
  Operands:
    XO_10: ['642', 'XO_10', '?']
- Name: "DCTDP_V0"
  Mnemonic: "DCTDP"
  Description: "DFP Convert To DFP Long (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['258', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DCTDPx_V0"
  Mnemonic: "DCTDP."
  Description: "DFP Convert To DFP Long (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['258', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DCTFIX_V0"
  Mnemonic: "DCTFIX"
  Description: "DFP Convert To Fixed (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['290', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DCTFIXx_V0"
  Mnemonic: "DCTFIX."
  Description: "DFP Convert To Fixed (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['290', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DCTFIXQ_V0"
  Mnemonic: "DCTFIXQ"
  Description: "DFP Convert To Fixed Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    XO_10: ['290', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DCTFIXQx_V0"
  Mnemonic: "DCTFIXQ."
  Description: "DFP Convert To Fixed Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    XO_10: ['290', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DCTQPQ_V0"
  Mnemonic: "DCTQPQ"
  Description: "DFP Convert To DFP Extended (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    XO: ['258', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DCTQPQx_V0"
  Mnemonic: "DCTQPQ."
  Description: "DFP Convert To DFP Extended (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v44"
  Operands:
    XO: ['258', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DDEDPD_V0"
  Mnemonic: "DDEDPD"
  Description: "DFP Decode DPD To BCD (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v40"
  Operands:
    XO_10: ['322', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DDEDPDx_V0"
  Mnemonic: "DDEDPD."
  Description: "DFP Decode DPD To BCD (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v40"
  Operands:
    XO_10: ['322', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DDEDPDQ_V0"
  Mnemonic: "DDEDPDQ"
  Description: "DFP Decode DPD To BCD Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v46"
  Operands:
    XO_10: ['322', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DDEDPDQx_V0"
  Mnemonic: "DDEDPDQ."
  Description: "DFP Decode DPD To BCD Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v46"
  Operands:
    XO_10: ['322', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DDIV_V0"
  Mnemonic: "DDIV"
  Description: "DFP Divide (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['546', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DDIVx_V0"
  Mnemonic: "DDIV."
  Description: "DFP Divide (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['546', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DDIVQ_V0"
  Mnemonic: "DDIVQ"
  Description: "DFP Divide Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['546', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DDIVQx_V0"
  Mnemonic: "DDIVQ."
  Description: "DFP Divide Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['546', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DENBCD_V0"
  Mnemonic: "DENBCD"
  Description: "DFP Encode BCD To DPD (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v41"
  Operands:
    XO_10: ['834', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DENBCDx_V0"
  Mnemonic: "DENBCD."
  Description: "DFP Encode BCD To DPD (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v41"
  Operands:
    XO_10: ['834', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DENBCDQ_V0"
  Mnemonic: "DENBCDQ"
  Description: "DFP Encode BCD To DPD Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v47"
  Operands:
    XO_10: ['834', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DENBCDQx_V0"
  Mnemonic: "DENBCDQ."
  Description: "DFP Encode BCD To DPD Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v47"
  Operands:
    XO_10: ['834', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DIEX_V0"
  Mnemonic: "DIEX"
  Description: "DFP Insert Biased Exponent (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['866', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIEXx_V0"
  Mnemonic: "DIEX."
  Description: "DFP Insert Biased Exponent (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['866', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DIEXQ_V0"
  Mnemonic: "DIEXQ"
  Description: "DFP Insert Biased Exponent Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['866', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIEXQx_V0"
  Mnemonic: "DIEXQ."
  Description: "DFP Insert Biased Exponent Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['866', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DIVD_V0"
  Mnemonic: "DIVD"
  Description: "Divide Doubleword (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['489', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIVDx_V0"
  Mnemonic: "DIVD."
  Description: "Divide Doubleword (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['489', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "DIVDE_V0"
  Mnemonic: "DIVDE"
  Description: "Divide Doubleword Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO: ['425', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIVDEx_V0"
  Mnemonic: "DIVDE."
  Description: "Divide Doubleword Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO: ['425', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DIVDEO_V0"
  Mnemonic: "DIVDEO"
  Description: "Divide Doubleword Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO: ['425', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVDEOx_V0"
  Mnemonic: "DIVDEO."
  Description: "Divide Doubleword Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO: ['425', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "DIVDEU_V0"
  Mnemonic: "DIVDEU"
  Description: "Divide Doubleword Extended Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO: ['393', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIVDEUx_V0"
  Mnemonic: "DIVDEU."
  Description: "Divide Doubleword Extended Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO: ['393', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DIVDEUO_V0"
  Mnemonic: "DIVDEUO"
  Description: "Divide Doubleword Extended Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO: ['393', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVDEUOx_V0"
  Mnemonic: "DIVDEUO."
  Description: "Divide Doubleword Extended Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO: ['393', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "DIVDO_V0"
  Mnemonic: "DIVDO"
  Description: "Divide Doubleword (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['489', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVDOx_V0"
  Mnemonic: "DIVDO."
  Description: "Divide Doubleword (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['489', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "DIVDU_V0"
  Mnemonic: "DIVDU"
  Description: "Divide Doubleword Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['457', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIVDUx_V0"
  Mnemonic: "DIVDU."
  Description: "Divide Doubleword Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['457', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DIVDUO_V0"
  Mnemonic: "DIVDUO"
  Description: "Divide Doubleword Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['457', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVDUOx_V0"
  Mnemonic: "DIVDUO."
  Description: "Divide Doubleword Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['457', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "DIVW_V0"
  Mnemonic: "DIVW"
  Description: "Divide Word (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['491', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIVWx_V0"
  Mnemonic: "DIVW."
  Description: "Divide Word (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['491', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DIVWE_V0"
  Mnemonic: "DIVWE"
  Description: "Divide Word Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO: ['427', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIVWEx_V0"
  Mnemonic: "DIVWE."
  Description: "Divide Word Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO: ['427', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DIVWEO_V0"
  Mnemonic: "DIVWEO"
  Description: "Divide Word Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO: ['427', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVWEOx_V0"
  Mnemonic: "DIVWEO."
  Description: "Divide Word Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO: ['427', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "DIVWEU_V0"
  Mnemonic: "DIVWEU"
  Description: "Divide Word Extended Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['395', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
    OE: ['0', 'OE', 'I']
- Name: "DIVWEUx_V0"
  Mnemonic: "DIVWEU."
  Description: "Divide Word Extended Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['395', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
    OE: ['0', 'OE', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DIVWEUO_V0"
  Mnemonic: "DIVWEUO"
  Description: "Divide Word Extended Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['395', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
    OE: ['1', 'OE', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVWEUOx_V0"
  Mnemonic: "DIVWEUO."
  Description: "Divide Word Extended Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['395', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
    OE: ['1', 'OE', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "DIVWO_V0"
  Mnemonic: "DIVWO"
  Description: "Divide Word (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['491', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVWOx_V0"
  Mnemonic: "DIVWO."
  Description: "Divide Word (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['491', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "DIVWU_V0"
  Mnemonic: "DIVWU"
  Description: "Divide Word Unsigned (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['459', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DIVWUx_V0"
  Mnemonic: "DIVWU."
  Description: "Divide Word Unsigned (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['459', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DIVWUO_V0"
  Mnemonic: "DIVWUO"
  Description: "Divide Word Unsigned (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['459', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "DIVWUOx_V0"
  Mnemonic: "DIVWUO."
  Description: "Divide Word Unsigned (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['459', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "DLMZB_V0"
  Mnemonic: "DLMZB"
  Description: "Determine Leftmost Zero Byte (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO: ['78', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "DLMZBx_V0"
  Mnemonic: "DLMZB."
  Description: "Determine Leftmost Zero Byte (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO: ['78', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "DMUL_V0"
  Mnemonic: "DMUL"
  Description: "DFP Multiply (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['34', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DMULx_V0"
  Mnemonic: "DMUL."
  Description: "DFP Multiply (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['34', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DMULQ_V0"
  Mnemonic: "DMULQ"
  Description: "DFP Multiply Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['34', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DMULQx_V0"
  Mnemonic: "DMULQ."
  Description: "DFP Multiply Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['34', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DOZE_V0"
  Mnemonic: "DOZE"
  Description: "Doze"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ['402', 'XO', '?']
- Name: "DQUA_V0"
  Mnemonic: "DQUA"
  Description: "DFP Quantize (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    XO_8: ['3', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DQUAx_V0"
  Mnemonic: "DQUA."
  Description: "DFP Quantize (Rc=1)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    XO_8: ['3', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DQUAI_V0"
  Mnemonic: "DQUAI"
  Description: "DFP Quantize Immediate (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v00"
  Operands:
    XO_8: ['67', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DQUAIx_V0"
  Mnemonic: "DQUAI."
  Description: "DFP Quantize Immediate (Rc=1)"
  Opcode: "3B"
  Format: "Z23_FORM_v00"
  Operands:
    XO_8: ['67', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DQUAIQ_V0"
  Mnemonic: "DQUAIQ"
  Description: "DFP Quantize Immediate Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v04"
  Operands:
    XO_8: ['67', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DQUAIQx_V0"
  Mnemonic: "DQUAIQ."
  Description: "DFP Quantize Immediate Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z23_FORM_v04"
  Operands:
    XO_8: ['67', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DQUAQ_V0"
  Mnemonic: "DQUAQ"
  Description: "DFP Quantize Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    XO_8: ['3', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DQUAQx_V0"
  Mnemonic: "DQUAQ."
  Description: "DFP Quantize Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    XO_8: ['3', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRDPQ_V0"
  Mnemonic: "DRDPQ"
  Description: "DFP Round To DFP Long (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    XO_10: ['770', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRDPQx_V0"
  Mnemonic: "DRDPQ."
  Description: "DFP Round To DFP Long (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    XO_10: ['770', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRINTN_V0"
  Mnemonic: "DRINTN"
  Description: "DFP Round To FP Integer Without Inexact (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    XO_8: ['227', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRINTNx_V0"
  Mnemonic: "DRINTN."
  Description: "DFP Round To FP Integer Without Inexact (Rc=1)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    XO_8: ['227', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRINTNQ_V0"
  Mnemonic: "DRINTNQ"
  Description: "DFP Round To FP Integer Without Inexact Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    XO_8: ['227', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRINTNQx_V0"
  Mnemonic: "DRINTNQ."
  Description: "DFP Round To FP Integer Without Inexact Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    XO_8: ['227', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRINTX_V0"
  Mnemonic: "DRINTX"
  Description: "DFP Round To FP Integer With Inexact (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    XO_8: ['99', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRINTXx_V0"
  Mnemonic: "DRINTX."
  Description: "DFP Round To FP Integer With Inexact (Rc=1)"
  Opcode: "3B"
  Format: "Z23_FORM_v03"
  Operands:
    XO_8: ['99', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRINTXQ_V0"
  Mnemonic: "DRINTXQ"
  Description: "DFP Round To FP Integer With Inexact Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    XO_8: ['99', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRINTXQx_V0"
  Mnemonic: "DRINTXQ."
  Description: "DFP Round To FP Integer With Inexact Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z23_FORM_v06"
  Operands:
    XO_8: ['99', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRRND_V0"
  Mnemonic: "DRRND"
  Description: "DFP Reround (Rc=0)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    XO_8: ['35', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRRNDx_V0"
  Mnemonic: "DRRND."
  Description: "DFP Reround (Rc=1)"
  Opcode: "3B"
  Format: "Z23_FORM_v01"
  Operands:
    XO_8: ['35', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRRNDQ_V0"
  Mnemonic: "DRRNDQ"
  Description: "DFP Reround Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    XO_8: ['35', 'XO_8', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRRNDQx_V0"
  Mnemonic: "DRRNDQ."
  Description: "DFP Reround Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z23_FORM_v05"
  Operands:
    XO_8: ['35', 'XO_8', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DRSP_V0"
  Mnemonic: "DRSP"
  Description: "DFP Round To DFP Short (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['770', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DRSPx_V0"
  Mnemonic: "DRSP."
  Description: "DFP Round To DFP Short (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['770', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DSCLI_V0"
  Mnemonic: "DSCLI"
  Description: "DFP Shift Significand Left Immediate (Rc=0)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    XO_9: ['66', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DSCLIx_V0"
  Mnemonic: "DSCLI."
  Description: "DFP Shift Significand Left Immediate (Rc=1)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    XO_9: ['66', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DSCLIQ_V0"
  Mnemonic: "DSCLIQ"
  Description: "DFP Shift Significand Left Immediate Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    XO_9: ['66', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DSCLIQx_V0"
  Mnemonic: "DSCLIQ."
  Description: "DFP Shift Significand Left Immediate Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    XO_9: ['66', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DSCRI_V0"
  Mnemonic: "DSCRI"
  Description: "DFP Shift Significand Right Immediate (Rc=0)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    XO_9: ['98', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DSCRIx_V0"
  Mnemonic: "DSCRI."
  Description: "DFP Shift Significand Right Immediate (Rc=1)"
  Opcode: "3B"
  Format: "Z22_FORM_v01"
  Operands:
    XO_9: ['98', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DSCRIQ_V0"
  Mnemonic: "DSCRIQ"
  Description: "DFP Shift Significand Right Immediate Quad (Rc=0)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    XO_9: ['98', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DSCRIQx_V0"
  Mnemonic: "DSCRIQ."
  Description: "DFP Shift Significand Right Immediate Quad (Rc=1)"
  Opcode: "3F"
  Format: "Z22_FORM_v02"
  Operands:
    XO_9: ['98', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DSN_V0"
  Mnemonic: "DSN"
  Description: "Decorated Storage Notify"
  Opcode: "1F"
  Format: "X_FORM_v17"
  Operands:
    XO: ['483', 'XO', '?']
- Name: "DSUB_V0"
  Mnemonic: "DSUB"
  Description: "DFP Subtract (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['514', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DSUBx_V0"
  Mnemonic: "DSUB."
  Description: "DFP Subtract (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['514', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DSUBQ_V0"
  Mnemonic: "DSUBQ"
  Description: "DFP Subtract Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['514', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DSUBQx_V0"
  Mnemonic: "DSUBQ."
  Description: "DFP Subtract Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v43"
  Operands:
    XO_10: ['514', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DTSTDC_V0"
  Mnemonic: "DTSTDC"
  Description: "DFP Test Data Class"
  Opcode: "3B"
  Format: "Z22_FORM_v03"
  Operands:
    XO_9: ['194', 'XO_9', '?']
- Name: "DTSTDCQ_V0"
  Mnemonic: "DTSTDCQ"
  Description: "DFP Test Data Class Quad"
  Opcode: "3F"
  Format: "Z22_FORM_v00"
  Operands:
    XO_9: ['194', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DTSTDG_V0"
  Mnemonic: "DTSTDG"
  Description: "DFP Test Data Group"
  Opcode: "3B"
  Format: "Z22_FORM_v04"
  Operands:
    XO_9: ['226', 'XO_9', '?']
- Name: "DTSTDGQ_V0"
  Mnemonic: "DTSTDGQ"
  Description: "DFP Test Data Group Quad"
  Opcode: "3F"
  Format: "Z22_FORM_v00"
  Operands:
    XO_9: ['226', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DTSTEX_V0"
  Mnemonic: "DTSTEX"
  Description: "DFP Test Exponent"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO_10: ['162', 'XO_10', '?']
- Name: "DTSTEXQ_V0"
  Mnemonic: "DTSTEXQ"
  Description: "DFP Test Exponent Quad"
  Opcode: "3F"
  Format: "X_FORM_v58"
  Operands:
    XO_10: ['162', 'XO_10', '?']
- Name: "DTSTSF_V0"
  Mnemonic: "DTSTSF"
  Description: "DFP Test Significance"
  Opcode: "3B"
  Format: "X_FORM_v55"
  Operands:
    XO_10: ['674', 'XO_10', '?']
- Name: "DTSTSFQ_V0"
  Mnemonic: "DTSTSFQ"
  Description: "DFP Test Significance Quad"
  Opcode: "3F"
  Format: "X_FORM_v57"
  Operands:
    XO_10: ['674', 'XO_10', '?']
- Name: "DXEX_V0"
  Mnemonic: "DXEX"
  Description: "DFP Extract Biased Exponent (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['354', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DXEXx_V0"
  Mnemonic: "DXEX."
  Description: "DFP Extract Biased Exponent (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['354', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "DXEXQ_V0"
  Mnemonic: "DXEXQ"
  Description: "DFP Extract Biased Exponent Quad (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    XO_10: ['354', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "DXEXQx_V0"
  Mnemonic: "DXEXQ."
  Description: "DFP Extract Biased Exponent Quad (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v45"
  Operands:
    XO_10: ['354', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "ECIWX_V0"
  Mnemonic: "ECIWX"
  Description: "External Control In Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['310', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "ECOWX_V0"
  Mnemonic: "ECOWX"
  Description: "External Control Out Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['438', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "EIEIO_V0"
  Mnemonic: "EIEIO"
  Description: "Enforce In-order Execution of I/O"
  Opcode: "1F"
  Format: "X_FORM_v15"
  Operands:
    XO: ['854', 'XO', '?']
- Name: "EQV_V0"
  Mnemonic: "EQV"
  Description: "Equivalent (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['284', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "EQVx_V0"
  Mnemonic: "EQV."
  Description: "Equivalent (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['284', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "EXTSB_V0"
  Mnemonic: "EXTSB"
  Description: "Extend Sign Byte (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['954', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "EXTSBx_V0"
  Mnemonic: "EXTSB."
  Description: "Extend Sign Byte (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['954', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "EXTSH_V0"
  Mnemonic: "EXTSH"
  Description: "Extend Sign Halfword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['922', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "EXTSHx_V0"
  Mnemonic: "EXTSH."
  Description: "Extend Sign Halfword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['922', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "EXTSW_V0"
  Mnemonic: "EXTSW"
  Description: "Extend Sign Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['986', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "EXTSWx_V0"
  Mnemonic: "EXTSW."
  Description: "Extend Sign Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['986', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "FABS_V0"
  Mnemonic: "FABS"
  Description: "Floating Absolute Value (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['264', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FABSx_V0"
  Mnemonic: "FABS."
  Description: "Floating Absolute Value (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['264', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FADD_V0"
  Mnemonic: "FADD"
  Description: "Floating Add (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['21', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FADDx_V0"
  Mnemonic: "FADD."
  Description: "Floating Add (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['21', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FADDS_V0"
  Mnemonic: "FADDS"
  Description: "Floating Add Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['21', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FADDSx_V0"
  Mnemonic: "FADDS."
  Description: "Floating Add Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['21', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FCFID_V0"
  Mnemonic: "FCFID"
  Description: "Floating Convert From Integer Doubleword (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['846', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FCFIDx_V0"
  Mnemonic: "FCFID."
  Description: "Floating Convert From Integer Doubleword (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['846', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FCFIDS_V0"
  Mnemonic: "FCFIDS"
  Description: "Floating Convert From Integer Doubleword Single (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO: ['846', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCFIDSx_V0"
  Mnemonic: "FCFIDS."
  Description: "Floating Convert From Integer Doubleword Single (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO: ['846', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCFIDU_V0"
  Mnemonic: "FCFIDU"
  Description: "Floating Convert From Integer Doubleword Unsigned (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['974', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCFIDUx_V0"
  Mnemonic: "FCFIDU."
  Description: "Floating Convert From Integer Doubleword Unsigned (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['974', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCFIDUS_V0"
  Mnemonic: "FCFIDUS"
  Description: "Floating Convert From Integer Doubleword Unsigned Single (Rc=0)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO: ['974', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCFIDUSx_V0"
  Mnemonic: "FCFIDUS."
  Description: "Floating Convert From Integer Doubleword Unsigned Single (Rc=1)"
  Opcode: "3B"
  Format: "X_FORM_v04"
  Operands:
    XO: ['974', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCMPO_V0"
  Mnemonic: "FCMPO"
  Description: "Floating Compare Ordered"
  Opcode: "3F"
  Format: "X_FORM_v55"
  Operands:
    XO_10: ['32', 'XO_10', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'O']
- Name: "FCMPU_V0"
  Mnemonic: "FCMPU"
  Description: "Floating Compare Unordered"
  Opcode: "3F"
  Format: "X_FORM_v55"
  Operands:
    XO_10: ['0', 'XO_10', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'O']
- Name: "FCPSGN_V0"
  Mnemonic: "FCPSGN"
  Description: "Floating Copy Sign (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v39"
  Operands:
    XO_10: ['8', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCPSGNx_V0"
  Mnemonic: "FCPSGN."
  Description: "Floating Copy Sign (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v39"
  Operands:
    XO: ['8', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCTID_V0"
  Mnemonic: "FCTID"
  Description: "Floating Convert To Integer Doubleword (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['814', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FCTIDx_V0"
  Mnemonic: "FCTID."
  Description: "Floating Convert To Integer Doubleword (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['814', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FCTIDU_V0"
  Mnemonic: "FCTIDU"
  Description: "Floating Convert To Integer Doubleword Unsigned (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['942', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCTIDUx_V0"
  Mnemonic: "FCTIDU."
  Description: "Floating Convert To Integer Doubleword Unsigned (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['942', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCTIDUZ_V0"
  Mnemonic: "FCTIDUZ"
  Description: "Floating Convert To Integer Doubleword Unsigned with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['943', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCTIDUZx_V0"
  Mnemonic: "FCTIDUZ."
  Description: "Floating Convert To Integer Doubleword Unsigned with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['943', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCTIDZ_V0"
  Mnemonic: "FCTIDZ"
  Description: "Floating Convert To Integer Doubleword with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['815', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FCTIDZx_V0"
  Mnemonic: "FCTIDZ."
  Description: "Floating Convert To Integer Doubleword with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['815', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FCTIW_V0"
  Mnemonic: "FCTIW"
  Description: "Floating Convert To Integer Word (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['14', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FCTIWx_V0"
  Mnemonic: "FCTIW."
  Description: "Floating Convert To Integer Word (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['14', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FCTIWU_V0"
  Mnemonic: "FCTIWU"
  Description: "Floating Convert To Integer Word Unsigned (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['142', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCTIWUx_V0"
  Mnemonic: "FCTIWU."
  Description: "Floating Convert To Integer Word Unsigned (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['142', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCTIWUZ_V0"
  Mnemonic: "FCTIWUZ"
  Description: "Floating Convert To Integer Word Unsigned with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['143', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FCTIWUZx_V0"
  Mnemonic: "FCTIWUZ."
  Description: "Floating Convert To Integer Word Unsigned with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO: ['143', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FCTIWZ_V0"
  Mnemonic: "FCTIWZ"
  Description: "Floating Convert To Integer Word with round toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['15', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FCTIWZx_V0"
  Mnemonic: "FCTIWZ."
  Description: "Floating Convert To Integer Word with round toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['15', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FDIV_V0"
  Mnemonic: "FDIV"
  Description: "Floating Divide (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['18', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FDIVx_V0"
  Mnemonic: "FDIV."
  Description: "Floating Divide (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['18', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FDIVS_V0"
  Mnemonic: "FDIVS"
  Description: "Floating Divide Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['18', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FDIVSx_V0"
  Mnemonic: "FDIVS."
  Description: "Floating Divide Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['18', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FMADD_V0"
  Mnemonic: "FMADD"
  Description: "Floating Multiply-Add (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['29', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FMADDx_V0"
  Mnemonic: "FMADD."
  Description: "Floating Multiply-Add (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['29', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FMADDS_V0"
  Mnemonic: "FMADDS"
  Description: "Floating Multiply-Add Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['29', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FMADDSx_V0"
  Mnemonic: "FMADDS."
  Description: "Floating Multiply-Add Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['29', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FMR_V0"
  Mnemonic: "FMR"
  Description: "Floating Move Register (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['72', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FMRx_V0"
  Mnemonic: "FMR."
  Description: "Floating Move Register (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['72', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FMSUB_V0"
  Mnemonic: "FMSUB"
  Description: "Floating Multiply-Subtract (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['28', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FMSUBx_V0"
  Mnemonic: "FMSUB."
  Description: "Floating Multiply-Subtract (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['28', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FMSUBS_V0"
  Mnemonic: "FMSUBS"
  Description: "Floating Multiply-Subtract Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['28', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FMSUBSx_V0"
  Mnemonic: "FMSUBS."
  Description: "Floating Multiply-Subtract Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['28', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FMUL_V0"
  Mnemonic: "FMUL"
  Description: "Floating Multiply (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v02"
  Operands:
    XO_5: ['25', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FMULx_V0"
  Mnemonic: "FMUL."
  Description: "Floating Multiply (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v02"
  Operands:
    XO_5: ['25', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FMULS_V0"
  Mnemonic: "FMULS"
  Description: "Floating Multiply Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v02"
  Operands:
    XO_5: ['25', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FMULSx_V0"
  Mnemonic: "FMULS."
  Description: "Floating Multiply Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v02"
  Operands:
    XO_5: ['25', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FNABS_V0"
  Mnemonic: "FNABS"
  Description: "Floating Negative Absolute Value (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['136', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FNABSx_V0"
  Mnemonic: "FNABS."
  Description: "Floating Negative Absolute Value (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['136', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FNEG_V0"
  Mnemonic: "FNEG"
  Description: "Floating Negate (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['40', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FNEGx_V0"
  Mnemonic: "FNEG."
  Description: "Floating Negate (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['40', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FNMADD_V0"
  Mnemonic: "FNMADD"
  Description: "Floating Negative Multiply-Add (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['31', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FNMADDx_V0"
  Mnemonic: "FNMADD."
  Description: "Floating Negative Multiply-Add (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['31', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FNMADDS_V0"
  Mnemonic: "FNMADDS"
  Description: "Floating Negative Multiply-Add Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['31', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FNMADDSx_V0"
  Mnemonic: "FNMADDS."
  Description: "Floating Negative Multiply-Add Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['31', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FNMSUB_V0"
  Mnemonic: "FNMSUB"
  Description: "Floating Negative Multiply-Subtract (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['30', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FNMSUBx_V0"
  Mnemonic: "FNMSUB."
  Description: "Floating Negative Multiply-Subtract (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['30', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FNMSUBS_V0"
  Mnemonic: "FNMSUBS"
  Description: "Floating Negative Multiply-Subtract Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['30', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FNMSUBSx_V0"
  Mnemonic: "FNMSUBS."
  Description: "Floating Negative Multiply-Subtract Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['30', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRE_V0"
  Mnemonic: "FRE"
  Description: "Floating Reciprocal Estimate (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['24', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FREx_V0"
  Mnemonic: "FRE."
  Description: "Floating Reciprocal Estimate (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['24', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRES_V0"
  Mnemonic: "FRES"
  Description: "Floating Reciprocal Estimate Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['24', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRESx_V0"
  Mnemonic: "FRES."
  Description: "Floating Reciprocal Estimate Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['24', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRIM_V0"
  Mnemonic: "FRIM"
  Description: "Floating Round to Integer Minus (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['488', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRIMx_V0"
  Mnemonic: "FRIM."
  Description: "Floating Round to Integer Minus (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['488', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRIN_V0"
  Mnemonic: "FRIN"
  Description: "Floating Round to Integer Nearest (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['392', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRINx_V0"
  Mnemonic: "FRIN."
  Description: "Floating Round to Integer Nearest (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['392', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRIP_V0"
  Mnemonic: "FRIP"
  Description: "Floating Round to Integer Plus (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['456', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRIPx_V0"
  Mnemonic: "FRIP."
  Description: "Floating Round to Integer Plus (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['456', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRIZ_V0"
  Mnemonic: "FRIZ"
  Description: "Floating Round to Integer Toward Zero (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['424', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRIZx_V0"
  Mnemonic: "FRIZ."
  Description: "Floating Round to Integer Toward Zero (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['424', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRSP_V0"
  Mnemonic: "FRSP"
  Description: "Floating Round to Single-Precision (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['12', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRSPx_V0"
  Mnemonic: "FRSP."
  Description: "Floating Round to Single-Precision (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v04"
  Operands:
    XO_10: ['12', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRSQRTE_V0"
  Mnemonic: "FRSQRTE"
  Description: "Floating Reciprocal Square Root Estimate (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['26', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRSQRTEx_V0"
  Mnemonic: "FRSQRTE."
  Description: "Floating Reciprocal Square Root Estimate (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['26', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FRSQRTES_V0"
  Mnemonic: "FRSQRTES"
  Description: "Floating Reciprocal Square Root Estimate Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['26', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FRSQRTESx_V0"
  Mnemonic: "FRSQRTES."
  Description: "Floating Reciprocal Square Root Estimate Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['26', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FSEL_V0"
  Mnemonic: "FSEL"
  Description: "Floating Select (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['23', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "FSELx_V0"
  Mnemonic: "FSEL."
  Description: "Floating Select (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v00"
  Operands:
    XO_5: ['23', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR1: ['CR1', 'O']
- Name: "FSQRT_V0"
  Mnemonic: "FSQRT"
  Description: "Floating Square Root (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['22', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FSQRTx_V0"
  Mnemonic: "FSQRT."
  Description: "Floating Square Root (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['22', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FSQRTS_V0"
  Mnemonic: "FSQRTS"
  Description: "Floating Square Root Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['22', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FSQRTSx_V0"
  Mnemonic: "FSQRTS."
  Description: "Floating Square Root Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v04"
  Operands:
    XO_5: ['22', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FSUB_V0"
  Mnemonic: "FSUB"
  Description: "Floating Subtract (Rc=0)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['20', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FSUBx_V0"
  Mnemonic: "FSUB."
  Description: "Floating Subtract (Rc=1)"
  Opcode: "3F"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['20', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FSUBS_V0"
  Mnemonic: "FSUBS"
  Description: "Floating Subtract Single (Rc=0)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['20', 'XO_5', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "FSUBSx_V0"
  Mnemonic: "FSUBS."
  Description: "Floating Subtract Single (Rc=1)"
  Opcode: "3B"
  Format: "A_FORM_v03"
  Operands:
    XO_5: ['20', 'XO_5', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "FTDIV_V0"
  Mnemonic: "FTDIV"
  Description: "Floating Test for software Divide"
  Opcode: "3F"
  Format: "X_FORM_v55"
  Operands:
    XO: ['128', 'XO', '?']
- Name: "FTSQRT_V0"
  Mnemonic: "FTSQRT"
  Description: "Floating Test for software Square Root"
  Opcode: "3F"
  Format: "X_FORM_v56"
  Operands:
    XO: ['160', 'XO', '?']
- Name: "HRFID_V0"
  Mnemonic: "HRFID"
  Description: "Hypervisor Return From Interrupt Doubleword"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ['274', 'XO', '?']
- Name: "ICBI_V0"
  Mnemonic: "ICBI"
  Description: "Instruction Cache Block Invalidate"
  Opcode: "1F"
  Format: "X_FORM_v16"
  Operands:
    XO: ['982', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [128], 128, 'O']
- Name: "ISEL_V0"
  Mnemonic: "ISEL"
  Description: "Integer Select"
  Opcode: "1F"
  Format: "A_FORM_v01"
  Operands:
    XO: ['15', 'XO', '?']
- Name: "ISYNC_V0"
  Mnemonic: "ISYNC"
  Description: "Instruction Synchronize"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ['150', 'XO', '?']
- Name: "LBARX_V0"
  Mnemonic: "LBARX"
  Description: "Load Byte and Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ['52', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'I']
- Name: "LBDX_V0"
  Mnemonic: "LBDX"
  Description: "Load Byte with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ['515', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [1], 1, 'I']
- Name: "LBZ_V0"
  Mnemonic: "LBZ"
  Description: "Load Byte and Zero"
  Opcode: "22"
  Format: "D_FORM_v00"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D'], [1], 1, 'I']
- Name: "LBZCIX_V0"
  Mnemonic: "LBZCIX"
  Description: "Load Byte and Zero Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['853', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'I']
- Name: "LBZU_V0"
  Mnemonic: "LBZU"
  Description: "Load Byte and Zero with Update"
  Opcode: "23"
  Format: "D_FORM_v00"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D'], [1], 1, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LBZUX_V0"
  Mnemonic: "LBZUX"
  Description: "Load Byte and Zero with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['119', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LBZX_V0"
  Mnemonic: "LBZX"
  Description: "Load Byte and Zero Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['87', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'I']
- Name: "LD_V0"
  Mnemonic: "LD"
  Description: "Load Doubleword (RA!=0)"
  Opcode: "3A"
  Format: "DS_FORM_v00"
  Operands:
    XO_2: ['0', 'XO_2', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14dw'], [8], 8, 'I']
- Name: "LD_V1"
  Mnemonic: "LD"
  Description: "Load Doubleword (RA==0)"
  Opcode: "3A"
  Format: "DS_FORM_v00"
  Operands:
    XO_2: ['0', 'XO_2', '?']
    RA: ['0', 'RA', '?']
  MemoryOperands:
    MEM1: [['D_14dw'], [16], 16, 'I']
- Name: "LDARX_V0"
  Mnemonic: "LDARX"
  Description: "Load Doubleword And Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ['84', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LDBRX_V0"
  Mnemonic: "LDBRX"
  Description: "Load Doubleword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO: ['532', 'XO', '?']
    Rc: ['0', 'Rc', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LDCIX_V0"
  Mnemonic: "LDCIX"
  Description: "Load Doubleword Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['885', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LDDX_V0"
  Mnemonic: "LDDX"
  Description: "Load Doubleword with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO: ['611', 'XO', '?']
    Rc: ['0', 'Rc', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LDU_V0"
  Mnemonic: "LDU"
  Description: "Load Doubleword with Update"
  Opcode: "3A"
  Format: "DS_FORM_v00"
  Operands:
    XO_2: ['1', 'XO_2', '?']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14dw'], [8], 8, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LDUX_V0"
  Mnemonic: "LDUX"
  Description: "Load Doubleword with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['53', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LDX_V0"
  Mnemonic: "LDX"
  Description: "Load Doubleword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['21', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LFD_V0"
  Mnemonic: "LFD"
  Description: "Load Floating-Point Double"
  Opcode: "32"
  Format: "D_FORM_v11"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16dw'], [8], 8, 'I']
- Name: "LFDDX_V0"
  Mnemonic: "LFDDX"
  Description: "Load Floating Doubleword with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v22"
  Operands:
    XO: ['803', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [8], 8, 'I']
- Name: "LFDP_V0"
  Mnemonic: "LFDP"
  Description: "Load Floating-Point Double Pair"
  Opcode: "39"
  Format: "DS_FORM_v03"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14qw'], [16], 16, 'I']
- Name: "LFDPX_V0"
  Mnemonic: "LFDPX"
  Description: "Load Floating-Point Double Pair Indexed"
  Opcode: "1F"
  Format: "X_FORM_v37"
  Operands:
    XO_10: ['791', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'I']
- Name: "LFDU_V0"
  Mnemonic: "LFDU"
  Description: "Load Floating-Point Double with Update"
  Opcode: "33"
  Format: "D_FORM_v11"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16dw'], [8], 8, 'I']
- Name: "LFDUX_V0"
  Mnemonic: "LFDUX"
  Description: "Load Floating-Point Double with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO_10: ['631', 'XO_10', '?']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LFDX_V0"
  Mnemonic: "LFDX"
  Description: "Load Floating-Point Double Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO_10: ['599', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LFIWAX_V0"
  Mnemonic: "LFIWAX"
  Description: "Load Floating-Point as Integer Word Algebraic Indexed (RA==0)"
  Opcode: "1F"
  Format: "X_FORM_v03b"
  Operands:
    XO_10: ['855', 'XO_10', '?']
    RB_ai: ['0', 'RB_ai', '?']
  MemoryOperands:
    MEM1: [['RA_ab'], [4], 4, 'I']
- Name: "LFIWAX_V1"
  Mnemonic: "LFIWAX"
  Description: "Load Floating-Point as Integer Word Algebraic Indexed (RA!=0)"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO_10: ['855', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LFIWZX_V0"
  Mnemonic: "LFIWZX"
  Description: "Load Floating-Point as Integer Word and Zero Indexed (RA==0)"
  Opcode: "1F"
  Format: "X_FORM_v03b"
  Operands:
    XO: ['887', 'XO', '?']
    RB_ai: ['0', 'RB_ai', '?']
  MemoryOperands:
    MEM1: [['RA_ab'], [4], 4, 'I']
- Name: "LFIWZX_V1"
  Mnemonic: "LFIWZX"
  Description: "Load Floating-Point as Integer Word and Zero Indexed (RA!=0)"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO: ['887', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']

- Name: "LFS_V0"
  Mnemonic: "LFS"
  Description: "Load Floating-Point Single"
  Opcode: "30"
  Format: "D_FORM_v12"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16sw'], [4], 4, 'I']
- Name: "LFSU_V0"
  Mnemonic: "LFSU"
  Description: "Load Floating-Point Single with Update"
  Opcode: "31"
  Format: "D_FORM_v12"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16sw'], [4], 4, 'I']
- Name: "LFSUX_V0"
  Mnemonic: "LFSUX"
  Description: "Load Floating-Point Single with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO_10: ['567', 'XO_10', '?']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LFSX_V0"
  Mnemonic: "LFSX"
  Description: "Load Floating-Point Single Indexed"
  Opcode: "1F"
  Format: "X_FORM_v03"
  Operands:
    XO_10: ['535', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LHA_V0"
  Mnemonic: "LHA"
  Description: "Load Halfword Algebraic"
  Opcode: "2A"
  Format: "D_FORM_v01"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16hw'], [2], 2, 'I']
- Name: "LHARX_V0"
  Mnemonic: "LHARX"
  Description: "Load Halfword and Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ['116', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
- Name: "LHAU_V0"
  Mnemonic: "LHAU"
  Description: "Load Halfword Algebraic with Update"
  Opcode: "2B"
  Format: "D_FORM_v01"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16hw'], [2], 2, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LHAUX_V0"
  Mnemonic: "LHAUX"
  Description: "Load Halfword Algebraic with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['375', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LHAX_V0"
  Mnemonic: "LHAX"
  Description: "Load Halfword Algebraic Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['343', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
- Name: "LHBRX_V0"
  Mnemonic: "LHBRX"
  Description: "Load Halfword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['790', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
- Name: "LHDX_V0"
  Mnemonic: "LHDX"
  Description: "Load Halfword with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ['547', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [2], 2, 'I']
- Name: "LHZ_V0"
  Mnemonic: "LHZ"
  Description: "Load Halfword and Zero"
  Opcode: "28"
  Format: "D_FORM_v01"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16hw'], [2], 2, 'I']
- Name: "LHZCIX_V0"
  Mnemonic: "LHZCIX"
  Description: "Load Halfword and Zero Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['821', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
- Name: "LHZU_V0"
  Mnemonic: "LHZU"
  Description: "Load Halfword and Zero with Update"
  Opcode: "29"
  Format: "D_FORM_v01"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16hw'], [2], 2, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LHZUX_V0"
  Mnemonic: "LHZUX"
  Description: "Load Halfword and Zero with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['311', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LHZX_V0"
  Mnemonic: "LHZX"
  Description: "Load Halfword and Zero Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['279', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
- Name: "LMW_V0"
  Mnemonic: "LMW"
  Description: "Load Multiple Word"
  Opcode: "2E"
  Format: "D_FORM_v00"
  Operands: 
    RT: ['GPR_regs_multiple', 'RT', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D'], ['#REGMAX-RT', '+1', '*4'], -1, 'I']
- Name: "LQ_V0"
  Mnemonic: "LQ"
  Description: "Load Quadword"
  Opcode: "38"
  Format: "DQ_FORM_v00"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16qw'], [16], 16, 'I']
  InstructionChecks:
    C0 : ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LSWI_V0"
  Mnemonic: "LSWI"
  Description: "Load String Word Immediate"
  Opcode: "1F"
  Format: "X_FORM_v23"
  Operands:
    XO: ['597', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0'], ['NB', 'CEIL4'], -1, 'I']
  InstructionChecks:
    C0 : ['check_load_string_overlap', 'RT', 'RA_abn0', 'NB']
- Name: "LSWX_V0"
  Mnemonic: "LSWX"
  Description: "Load String Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v33"
  Operands:
    XO: ['533', 'XO', '?']
    RT: [ 'GPR_regs', 'RT', 'O']
    RA_abn0: ['GPR_abn0','RA_abn0','I']
    RB_ai: ['GPR_ai', 'RB_ai','I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], ['XER', 'CEIL4', 'min255'], -1, 'I']
  ImplicitOperands:
    XER: ['XER', 'I']
  InstructionChecks:
    C1 : ['check_operands', 'RT', 'RA_abn0', 'equal', False]
    C2 : ['check_operands', 'RT', 'RB', 'equal', False]
    C3 : ['check_load_string_overlap', 'RT', 'RA_abn0', 'XER']
- Name: "LVEBX_V0"
  Mnemonic: "LVEBX"
  Description: "Load Vector Element Byte Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    XO_10: ['7', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'I']
- Name: "LVEHX_V0"
  Mnemonic: "LVEHX"
  Description: "Load Vector Element Halfword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    XO_10: ['39', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'I']
- Name: "LVEWX_V0"
  Mnemonic: "LVEWX"
  Description: "Load Vector Element Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    XO_10: ['71', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LVSL_V0"
  Mnemonic: "LVSL"
  Description: "Load Vector for Shift Left Indexed (RA!=0)"
  Opcode: "1F"
  Format: "X_FORM_v35"
  Operands:
    XO: ['6', 'XO', '?']
    RA: ['GPR_n0', 'RA', 'I']
- Name: "LVSL_V1"
  Mnemonic: "LVSL"
  Description: "Load Vector for Shift Left Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v35"
  Operands:
    XO: ['6', 'XO', '?']
    RA: ['0', 'RA', '?']
- Name: "LVSR_V0"
  Mnemonic: "LVSR"
  Description: "Load Vector for Shift Right Indexed (RA!=0)"
  Opcode: "1F"
  Format: "X_FORM_v35"
  Operands:
    XO: ['38', 'XO', '?']
    RA: ['GPR_n0', 'RA', 'I']
- Name: "LVSR_V1"
  Mnemonic: "LVSR"
  Description: "Load Vector for Shift Right Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v35"
  Operands:
    XO: ['38', 'XO', '?']
    RA: ['GPR0', 'RA', '?']
- Name: "LVX_V0"
  Mnemonic: "LVX"
  Description: "Load Vector Indexed"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    XO_10: ['103', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'I']
- Name: "LVX_V1"
  Mnemonic: "LVX"
  Description: "Load Vector Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    XO_10: ['103', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: [ 'GPR0', 'RA', '?' ]
    RB: [ 'GPR_ab', 'RB', 'I' ]
  MemoryOperands:
    MEM1: [['RB_ai'], [16], 16, 'I']
- Name: "LVXL_V0"
  Mnemonic: "LVXL"
  Description: "Load Vector Indexed LRU"
  Opcode: "1F"
  Format: "X_FORM_v34"
  Operands:
    XO_10: ['359', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'I']
- Name: "LWA_V0"
  Mnemonic: "LWA"
  Description: "Load Word Algebraic"
  Opcode: "3A"
  Format: "DS_FORM_v01"
  Operands:
    XO_2: ['2', 'XO_2', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14sw'], [4], 4, 'I']
- Name: "LWARX_V0"
  Mnemonic: "LWARX"
  Description: "Load Word And Reserve Indexed"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ['20', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LWARX_V1"
  Mnemonic: "LWARX"
  Description: "Load Word And Reserve Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v19"
  Operands:
    XO: ['20', 'XO', '?']
    RA: [ 'GPR0', 'RA', '?']
    RB: [ 'GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [4], 4, 'I']
- Name: "LWAUX_V0"
  Mnemonic: "LWAUX"
  Description: "Load Word Algebraic with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['373', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LWAX_V0"
  Mnemonic: "LWAX"
  Description: "Load Word Algebraic Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['341', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LWBRX_V0"
  Mnemonic: "LWBRX"
  Description: "Load Word Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['534', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LWDX_V0"
  Mnemonic: "LWDX"
  Description: "Load Word with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v20"
  Operands:
    XO: ['579', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [4], 4, 'I']
- Name: "LWZ_V0"
  Mnemonic: "LWZ"
  Description: "Load Word and Zero"
  Opcode: "20"
  Format: "D_FORM_v02"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16sw'], [4], 4, 'I']
- Name: "LWZ_V1"
  Mnemonic: "LWZ"
  Description: "Load Word and Zero (RA==0)"
  Opcode: "20"
  Format: "D_FORM_v02"
  Operands:
    RA: ['0', 'RA', '?']
  MemoryOperands:
    MEM1: [['D_16sw'], [4], 4, 'I']
- Name: "LWZCIX_V0"
  Mnemonic: "LWZCIX"
  Description: "Load Word and Zero Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['789', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'I']
- Name: "LWZU_V0"
  Mnemonic: "LWZU"
  Description: "Load Word and Zero with Update"
  Opcode: "21"
  Format: "D_FORM_v02"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16sw'], [4], 4, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LWZUX_V0"
  Mnemonic: "LWZUX"
  Description: "Load Word and Zero with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['55', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
  InstructionChecks:
    C0: ['check_operands', 'RT', 'RA_abn0', 'equal', False]
- Name: "LWZX_V0"
  Mnemonic: "LWZX"
  Description: "Load Word and Zero Indexed"
  Opcode: "1F"
  Format: "X_FORM_v00"
  Operands:
    XO_10: ['23', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'I']
- Name: "LXSDX_V0"
  Mnemonic: "LXSDX"
  Description: "Load VSR Scalar Doubleword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['588', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LXSDX_V1"
  Mnemonic: "LXSDX"
  Description: "Load VSR Scalar Doubleword Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['588', 'XO_10', '?']
    RA: [ 'GPR0', 'RA', '?']
    RB: [ 'GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'I']
- Name: "LXVD2X_V0"
  Mnemonic: "LXVD2X"
  Description: "Load VSR Vector Doubleword*2 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['844', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LXVD2X_V1"
  Mnemonic: "LXVD2X"
  Description: "Load VSR Vector Doubleword*2 Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['844', 'XO_10', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'I']
- Name: "LXVDSX_V0"
  Mnemonic: "LXVDSX"
  Description: "Load VSR Vector Doubleword & Splat Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['332', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'I']
- Name: "LXVDSX_V1"
  Mnemonic: "LXVDSX"
  Description: "Load VSR Vector Doubleword & Splat Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['332', 'XO_10', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'I']
- Name: "LXVW4X_V0"
  Mnemonic: "LXVW4X"
  Description: "Load VSR Vector Word*4 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v00"
  Operands:
    XO_10: ['780', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'I']
- Name: "MACCHW_V0"
  Mnemonic: "MACCHW"
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['172', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACCHWx_V0"
  Mnemonic: "MACCHW."
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['172', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACCHWO_V0"
  Mnemonic: "MACCHWO"
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['172', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACCHWOx_V0"
  Mnemonic: "MACCHWO."
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['172', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACCHWS_V0"
  Mnemonic: "MACCHWS"
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['236', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACCHWSx_V0"
  Mnemonic: "MACCHWS."
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['236', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACCHWSO_V0"
  Mnemonic: "MACCHWSO"
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['236', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACCHWSOx_V0"
  Mnemonic: "MACCHWSO."
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['236', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACCHWSU_V0"
  Mnemonic: "MACCHWSU"
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Unsigned (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['204', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACCHWSUx_V0"
  Mnemonic: "MACCHWSU."
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Unsigned (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['204', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACCHWSUO_V0"
  Mnemonic: "MACCHWSUO"
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Unsigned (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['204', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACCHWSUOx_V0"
  Mnemonic: "MACCHWSUO."
  Description: "Multiply Accumulate Cross Halfword to Word Saturate Unsigned (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['204', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACCHWU_V0"
  Mnemonic: "MACCHWU"
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Unsigned (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['140', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACCHWUx_V0"
  Mnemonic: "MACCHWU."
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Unsigned (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['140', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACCHWUO_V0"
  Mnemonic: "MACCHWUO"
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Unsigned (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['140', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACCHWUOx_V0"
  Mnemonic: "MACCHWUO."
  Description: "Multiply Accumulate Cross Halfword to Word Modulo Unsigned (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['140', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACHHW_V0"
  Mnemonic: "MACHHW"
  Description: "Multiply Accumulate High Halfword to Word Modulo Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['44', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACHHWx_V0"
  Mnemonic: "MACHHW."
  Description: "Multiply Accumulate High Halfword to Word Modulo Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['44', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACHHWO_V0"
  Mnemonic: "MACHHWO"
  Description: "Multiply Accumulate High Halfword to Word Modulo Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['44', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACHHWOx_V0"
  Mnemonic: "MACHHWO."
  Description: "Multiply Accumulate High Halfword to Word Modulo Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['44', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACHHWS_V0"
  Mnemonic: "MACHHWS"
  Description: "Multiply Accumulate High Halfword to Word Saturate Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['108', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACHHWSx_V0"
  Mnemonic: "MACHHWS."
  Description: "Multiply Accumulate High Halfword to Word Saturate Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['108', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACHHWSO_V0"
  Mnemonic: "MACHHWSO"
  Description: "Multiply Accumulate High Halfword to Word Saturate Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['108', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACHHWSOx_V0"
  Mnemonic: "MACHHWSO."
  Description: "Multiply Accumulate High Halfword to Word Saturate Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['108', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACHHWSU_V0"
  Mnemonic: "MACHHWSU"
  Description: "Multiply Accumulate High Halfword to Word Saturate Unsigned (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['76', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACHHWSUx_V0"
  Mnemonic: "MACHHWSU."
  Description: "Multiply Accumulate High Halfword to Word Saturate Unsigned (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['76', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACHHWSUO_V0"
  Mnemonic: "MACHHWSUO"
  Description: "Multiply Accumulate High Halfword to Word Saturate Unsigned (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['76', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACHHWSUOx_V0"
  Mnemonic: "MACHHWSUO."
  Description: "Multiply Accumulate High Halfword to Word Saturate Unsigned (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['76', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACHHWU_V0"
  Mnemonic: "MACHHWU"
  Description: "Multiply Accumulate High Halfword to Word Modulo Unsigned (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['12', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACHHWUx_V0"
  Mnemonic: "MACHHWU."
  Description: "Multiply Accumulate High Halfword to Word Modulo Unsigned (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['12', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACHHWUO_V0"
  Mnemonic: "MACHHWUO"
  Description: "Multiply Accumulate High Halfword to Word Modulo Unsigned (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['12', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACHHWUOx_V0"
  Mnemonic: "MACHHWUO."
  Description: "Multiply Accumulate High Halfword to Word Modulo Unsigned (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['12', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACLHW_V0"
  Mnemonic: "MACLHW"
  Description: "Multiply Accumulate Low Halfword to Word Modulo Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['428', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACLHWx_V0"
  Mnemonic: "MACLHW."
  Description: "Multiply Accumulate Low Halfword to Word Modulo Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['428', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACLHWO_V0"
  Mnemonic: "MACLHWO"
  Description: "Multiply Accumulate Low Halfword to Word Modulo Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['428', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACLHWOx_V0"
  Mnemonic: "MACLHWO."
  Description: "Multiply Accumulate Low Halfword to Word Modulo Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['428', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACLHWS_V0"
  Mnemonic: "MACLHWS"
  Description: "Multiply Accumulate Low Halfword to Word Saturate Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['492', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACLHWSx_V0"
  Mnemonic: "MACLHWS."
  Description: "Multiply Accumulate Low Halfword to Word Saturate Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['492', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACLHWSO_V0"
  Mnemonic: "MACLHWSO"
  Description: "Multiply Accumulate Low Halfword to Word Saturate Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['492', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACLHWSOx_V0"
  Mnemonic: "MACLHWSO."
  Description: "Multiply Accumulate Low Halfword to Word Saturate Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['492', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACLHWSU_V0"
  Mnemonic: "MACLHWSU"
  Description: "Multiply Accumulate Low Halfword to Word Saturate Unsigned (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['460', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACLHWSUx_V0"
  Mnemonic: "MACLHWSU."
  Description: "Multiply Accumulate Low Halfword to Word Saturate Unsigned (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['460', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACLHWSUO_V0"
  Mnemonic: "MACLHWSUO"
  Description: "Multiply Accumulate Low Halfword to Word Saturate Unsigned (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['460', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACLHWSUOx_V0"
  Mnemonic: "MACLHWSUO."
  Description: "Multiply Accumulate Low Halfword to Word Saturate Unsigned (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['460', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MACLHWU_V0"
  Mnemonic: "MACLHWU"
  Description: "Multiply Accumulate Low Halfword to Word Modulo Unsigned (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['396', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "MACLHWUx_V0"
  Mnemonic: "MACLHWU."
  Description: "Multiply Accumulate Low Halfword to Word Modulo Unsigned (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['396', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "MACLHWUO_V0"
  Mnemonic: "MACLHWUO"
  Description: "Multiply Accumulate Low Halfword to Word Modulo Unsigned (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['396', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MACLHWUOx_V0"
  Mnemonic: "MACLHWUO."
  Description: "Multiply Accumulate Low Halfword to Word Modulo Unsigned (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['396', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "MCRF_V0"
  Mnemonic: "MCRF"
  Description: "Move Condition Register Field"
  Opcode: "13"
  Format: "XL_FORM_v03"
  Operands:
    XO_10: ['0', 'XO_10', '?']
- Name: "MCRFS_V0"
  Mnemonic: "MCRFS"
  Description: "Move to Condition Register from FPSCR"
  Opcode: "3F"
  Format: "X_FORM_v59"
  Operands:
    XO_10: ['64', 'XO_10', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "MFCR_V0"
  Mnemonic: "MFCR"
  Description: "Move From Condition Register"
  Opcode: "1F"
  Format: "XFX_FORM_v01"
  Operands:
    XO_10: ['19', 'XO_10', '?']
- Name: "MFFS_V0"
  Mnemonic: "MFFS"
  Description: "Move From FPSCR (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v05"
  Operands:
    XO_10: ['583', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'I']
- Name: "MFFSx_V0"
  Mnemonic: "MFFS."
  Description: "Move From FPSCR (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v05"
  Operands:
    XO_10: ['583', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'I']
    CR1: ['CR1', 'O']
- Name: "MFMSR_V0"
  Mnemonic: "MFMSR"
  Description: "Move From Machine State Register"
  Opcode: "1F"
  Format: "X_FORM_v29"
  Operands:
    XO_10: ['83', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    MSR: ['MSR', 'I']
- Name: "MFOCRF_V0"
  Mnemonic: "MFOCRF"
  Description: "Move From One Condition Register Field"
  Opcode: "1F"
  Format: "XFX_FORM_v05"
  Operands:
    XO_10: ['19', 'XO_10', '?']
    FXM: ['UImm8_single', 'FXM', 'I']
- Name: "MFSPR_V0"
  Mnemonic: "MFSPR"
  Description: "Move From Special Purpose Register (general)"
  Opcode: "1F"
  Format: "XFX_FORM_v00"
  Operands:
    XO_10: ['339', 'XO_10', '?']
    SPR: ['@ORIG@', 'SPR', 'I']
- Name: "MFSPR_V1"
  Mnemonic: "MFSPR"
  Description: "Move From Special Purpose Register (user)"
  Opcode: "1F"
  Format: "XFX_FORM_v00"
  Operands:
    XO_10: ['339', 'XO_10', '?']
    SPR: ['@ORIG@NotPriv', 'SPR', 'I']
- Name: "MFSR_V0"
  Mnemonic: "MFSR"
  Description: "Move From Segment Register"
  Opcode: "1F"
  Format: "X_FORM_v08"
  Operands:
    XO: ['595', 'XO', '?']
- Name: "MFSRIN_V0"
  Mnemonic: "MFSRIN"
  Description: "Move From Segment Register Indirect"
  Opcode: "1F"
  Format: "X_FORM_v11"
  Operands:
    XO: ['659', 'XO', '?']
- Name: "MFVSCR_V0"
  Mnemonic: "MFVSCR"
  Description: "Move From Vector Status and Control Register"
  Opcode: "4"
  Format: "VX_FORM_v02"
  Operands:
    XO_11: ['1540', 'XO_11', '?']
  ImplicitOperands:
    VSCR: ['VSCR', 'I']
- Name: "MTCRF_V0"
  Mnemonic: "MTCRF"
  Description: "Move To Condition Register Fields"
  Opcode: "1F"
  Format: "XFX_FORM_v04"
  Operands:
    XO: ['144', 'XO', '?']
    FXM: ['UImm8_notsingle', 'FXM', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    CR1: ['CR1', 'O']
    CR2: ['CR2', 'O']
    CR3: ['CR3', 'O']
    CR4: ['CR4', 'O']
    CR5: ['CR5', 'O']
    CR6: ['CR6', 'O']
    CR7: ['CR7', 'O']
- Name: "MTFSB0_V0"
  Mnemonic: "MTFSB0"
  Description: "Move To FPSCR Bit 0 (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    XO_10: ['70', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "MTFSB0x_V0"
  Mnemonic: "MTFSB0."
  Description: "Move To FPSCR Bit 0 (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    XO_10: ['70', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "MTFSB1_V0"
  Mnemonic: "MTFSB1"
  Description: "Move To FPSCR Bit 1 (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    XO_10: ['38', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "MTFSB1x_V0"
  Mnemonic: "MTFSB1."
  Description: "Move To FPSCR Bit 1 (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v07"
  Operands:
    XO_10: ['38', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "MTFSF_V0"
  Mnemonic: "MTFSF"
  Description: "Move To FPSCR Fields (Rc=0)"
  Opcode: "3F"
  Format: "XFL_FORM_v00"
  Operands:
    XO_10: ['711', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "MTFSFx_V0"
  Mnemonic: "MTFSF."
  Description: "Move To FPSCR Fields (Rc=1)"
  Opcode: "3F"
  Format: "XFL_FORM_v00"
  Operands:
    XO_10: ['711', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR1: ['CR1', 'O']
- Name: "MTFSFI_V0"
  Mnemonic: "MTFSFI"
  Description: "Move To FPSCR Field Immediate (Rc=0)"
  Opcode: "3F"
  Format: "X_FORM_v01"
  Operands:
    XO_10: ['134', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'O']
- Name: "MTFSFIx_V0"
  Mnemonic: "MTFSFI."
  Description: "Move To FPSCR Field Immediate (Rc=1)"
  Opcode: "3F"
  Format: "X_FORM_v01"
  Operands:
    XO_10: ['134', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'O']
    CR1: ['CR1', 'O']
- Name: "MTMSR_V0"
  Mnemonic: "MTMSR"
  Description: "Move To Machine State Register"
  Opcode: "1F"
  Format: "X_FORM_v53"
  Operands:
    XO_10: ['146', 'XO_10', '?']
  ImplicitOperands:
    MSR: ['MSR', 'O']
- Name: "MTMSRD_V0"
  Mnemonic: "MTMSRD"
  Description: "Move To Machine State Register Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v53"
  Operands:
    XO: ['178', 'XO', '?']
  ImplicitOperands:
    MSR: ['MSR', 'O']
- Name: "MTOCRF_V0"
  Mnemonic: "MTOCRF"
  Description: "Move To One Condition Register Field"
  Opcode: "1F"
  Format: "XFX_FORM_v03"
  Operands:
    XO_10: ['144', 'XO_10', '?']
    FXM: ['UImm8_single', 'FXM', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    CR1: ['CR1', 'O']
    CR2: ['CR2', 'O']
    CR3: ['CR3', 'O']
    CR4: ['CR4', 'O']
    CR5: ['CR5', 'O']
    CR6: ['CR6', 'O']
    CR7: ['CR7', 'O']
- Name: "MTSPR_V0"
  Mnemonic: "MTSPR"
  Description: "Move To Special Purpose Register (general)"
  Opcode: "1F"
  Format: "XFX_FORM_v02"
  Operands:
    XO_10: ['467', 'XO_10', '?']
    SPR: ['@ORIG@', 'SPR', 'O']
- Name: "MTSPR_V1"
  Mnemonic: "MTSPR"
  Description: "Move To Special Purpose Register (user)"
  Opcode: "1F"
  Format: "XFX_FORM_v02"
  Operands:
    XO_10: ['467', 'XO_10', '?']
    SPR: ['@ORIG@NotPriv', 'SPR', 'O']
- Name: "MTSPR_V2"
  Mnemonic: "MTSPR"
  Description: "Move To Special Purpose Register (general)"
  Opcode: "1F"
  Format: "XFX_FORM_v02"
  Operands:
    XO_10: ['467', 'XO_10', '?']
    SPR: ['SPR32_regs', 'SPR', 'O']
- Name: "MTSR_V0"
  Mnemonic: "MTSR"
  Description: "Move To Segment Register"
  Opcode: "1F"
  Format: "X_FORM_v09"
  Operands:
    XO: ['210', 'XO', '?']
- Name: "MTSRIN_V0"
  Mnemonic: "MTSRIN"
  Description: "Move To Segment Register Indirect"
  Opcode: "1F"
  Format: "X_FORM_v10"
  Operands:
    XO: ['242', 'XO', '?']
- Name: "MTVSCR_V0"
  Mnemonic: "MTVSCR"
  Description: "Move To Vector Status and Control Register"
  Opcode: "4"
  Format: "VX_FORM_v03"
  Operands:
    XO_11: ['1604', 'XO_11', '?']
  ImplicitOperands:
    VSCR: ['VSCR', 'O']
- Name: "MULCHW_V0"
  Mnemonic: "MULCHW"
  Description: "Multiply Cross Halfword to Word Signed (Rc=0)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['168', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULCHWx_V0"
  Mnemonic: "MULCHW."
  Description: "Multiply Cross Halfword to Word Signed (Rc=1)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['168', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULCHWU_V0"
  Mnemonic: "MULCHWU"
  Description: "Multiply Cross Halfword to Word Unsigned (Rc=0)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['136', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULCHWUx_V0"
  Mnemonic: "MULCHWU."
  Description: "Multiply Cross Halfword to Word Unsigned (Rc=1)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['136', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULHD_V0"
  Mnemonic: "MULHD"
  Description: "Multiply High Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['73', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULHDx_V0"
  Mnemonic: "MULHD."
  Description: "Multiply High Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['73', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULHDU_V0"
  Mnemonic: "MULHDU"
  Description: "Multiply High Doubleword Unsigned (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['9', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULHDUx_V0"
  Mnemonic: "MULHDU."
  Description: "Multiply High Doubleword Unsigned (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['9', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULHHW_V0"
  Mnemonic: "MULHHW"
  Description: "Multiply High Halfword to Word Signed (Rc=0)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['40', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULHHWx_V0"
  Mnemonic: "MULHHW."
  Description: "Multiply High Halfword to Word Signed (Rc=1)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['40', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULHHWU_V0"
  Mnemonic: "MULHHWU"
  Description: "Multiply High Halfword to Word Unsigned (Rc=0)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['8', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULHHWUx_V0"
  Mnemonic: "MULHHWU."
  Description: "Multiply High Halfword to Word Unsigned (Rc=1)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['8', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULHW_V0"
  Mnemonic: "MULHW"
  Description: "Multiply High Word (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['75', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULHWx_V0"
  Mnemonic: "MULHW."
  Description: "Multiply High Word (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['75', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULHWU_V0"
  Mnemonic: "MULHWU"
  Description: "Multiply High Word Unsigned (Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['11', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULHWUx_V0"
  Mnemonic: "MULHWU."
  Description: "Multiply High Word Unsigned (Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['11', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULLD_V0"
  Mnemonic: "MULLD"
  Description: "Multiply Low Doubleword (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['233', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULLDx_V0"
  Mnemonic: "MULLD."
  Description: "Multiply Low Doubleword (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['233', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULLDO_V0"
  Mnemonic: "MULLDO"
  Description: "Multiply Low Doubleword (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['233', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MULLDOx_V0"
  Mnemonic: "MULLDO."
  Description: "Multiply Low Doubleword (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['233', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULLHW_V0"
  Mnemonic: "MULLHW"
  Description: "Multiply Low Halfword to Word Signed (Rc=0)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['424', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULLHWx_V0"
  Mnemonic: "MULLHW."
  Description: "Multiply Low Halfword to Word Signed (Rc=1)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['424', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULLHWU_V0"
  Mnemonic: "MULLHWU"
  Description: "Multiply Low Halfword to Word Unsigned (Rc=0)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['392', 'XO', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULLHWUx_V0"
  Mnemonic: "MULLHWU."
  Description: "Multiply Low Halfword to Word Unsigned (Rc=1)"
  Opcode: "4"
  Format: "X_FORM_v21"
  Operands:
    XO: ['392', 'XO', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULLI_V0"
  Mnemonic: "MULLI"
  Description: "Multiply Low Immediate"
  Opcode: "7"
  Format: "D_FORM_v15"
- Name: "MULLW_V0"
  Mnemonic: "MULLW"
  Description: "Multiply Low Word (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['235', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "MULLWx_V0"
  Mnemonic: "MULLW."
  Description: "Multiply Low Word (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['235', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "MULLWO_V0"
  Mnemonic: "MULLWO"
  Description: "Multiply Low Word (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['235', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "MULLWOx_V0"
  Mnemonic: "MULLWO."
  Description: "Multiply Low Word (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['235', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "NAND_V0"
  Mnemonic: "NAND"
  Description: "NAND (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['476', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "NANDx_V0"
  Mnemonic: "NAND."
  Description: "NAND (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['476', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "NAP_V0"
  Mnemonic: "NAP"
  Description: "Nap"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ['434', 'XO', '?']
- Name: "NEG_V0"
  Mnemonic: "NEG"
  Description: "Negate (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['104', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "NEGx_V0"
  Mnemonic: "NEG."
  Description: "Negate (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['104', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "NEGO_V0"
  Mnemonic: "NEGO"
  Description: "Negate (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['104', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "NEGOx_V0"
  Mnemonic: "NEGO."
  Description: "Negate (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['104', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "NMACCHW_V0"
  Mnemonic: "NMACCHW"
  Description: "Negative Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['174', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "NMACCHWx_V0"
  Mnemonic: "NMACCHW."
  Description: "Negative Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['174', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "NMACCHWO_V0"
  Mnemonic: "NMACCHWO"
  Description: "Negative Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['174', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "NMACCHWOx_V0"
  Mnemonic: "NMACCHWO."
  Description: "Negative Multiply Accumulate Cross Halfword to Word Modulo Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['174', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "NMACCHWS_V0"
  Mnemonic: "NMACCHWS"
  Description: "Negative Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['238', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "NMACCHWSx_V0"
  Mnemonic: "NMACCHWS."
  Description: "Negative Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['238', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "NMACCHWSO_V0"
  Mnemonic: "NMACCHWSO"
  Description: "Negative Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['238', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "NMACCHWSOx_V0"
  Mnemonic: "NMACCHWSO."
  Description: "Negative Multiply Accumulate Cross Halfword to Word Saturate Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['238', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "NMACHHW_V0"
  Mnemonic: "NMACHHW"
  Description: "Negative Multiply Accumulate High Halfword to Word Modulo Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['46', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "NMACHHWx_V0"
  Mnemonic: "NMACHHW."
  Description: "Negative Multiply Accumulate High Halfword to Word Modulo Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['46', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "NMACHHWO_V0"
  Mnemonic: "NMACHHWO"
  Description: "Negative Multiply Accumulate High Halfword to Word Modulo Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['46', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "NMACHHWOx_V0"
  Mnemonic: "NMACHHWO."
  Description: "Negative Multiply Accumulate High Halfword to Word Modulo Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['46', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "NMACHHWS_V0"
  Mnemonic: "NMACHHWS"
  Description: "Negative Multiply Accumulate High Halfword to Word Saturate Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['110', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "NMACHHWSx_V0"
  Mnemonic: "NMACHHWS."
  Description: "Negative Multiply Accumulate High Halfword to Word Saturate Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['110', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "NMACHHWSO_V0"
  Mnemonic: "NMACHHWSO"
  Description: "Negative Multiply Accumulate High Halfword to Word Saturate Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['110', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "NMACHHWSOx_V0"
  Mnemonic: "NMACHHWSO."
  Description: "Negative Multiply Accumulate High Halfword to Word Saturate Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['110', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "NMACLHW_V0"
  Mnemonic: "NMACLHW"
  Description: "Negative Multiply Accumulate Low Halfword to Word Modulo Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['430', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "NMACLHWx_V0"
  Mnemonic: "NMACLHW."
  Description: "Negative Multiply Accumulate Low Halfword to Word Modulo Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['430', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "NMACLHWO_V0"
  Mnemonic: "NMACLHWO"
  Description: "Negative Multiply Accumulate Low Halfword to Word Modulo Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['430', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "NMACLHWOx_V0"
  Mnemonic: "NMACLHWO."
  Description: "Negative Multiply Accumulate Low Halfword to Word Modulo Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['430', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "NMACLHWS_V0"
  Mnemonic: "NMACLHWS"
  Description: "Negative Multiply Accumulate Low Halfword to Word Saturate Signed (OE=0, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['494', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
- Name: "NMACLHWSx_V0"
  Mnemonic: "NMACLHWS."
  Description: "Negative Multiply Accumulate Low Halfword to Word Saturate Signed (OE=0, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['494', 'XO', '?']
    OE: ['0', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
- Name: "NMACLHWSO_V0"
  Mnemonic: "NMACLHWSO"
  Description: "Negative Multiply Accumulate Low Halfword to Word Saturate Signed (OE=1, Rc=0)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['494', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "NMACLHWSOx_V0"
  Mnemonic: "NMACLHWSO."
  Description: "Negative Multiply Accumulate Low Halfword to Word Saturate Signed (OE=1, Rc=1)"
  Opcode: "4"
  Format: "XO_FORM_v00"
  Operands:
    XO: ['494', 'XO', '?']
    OE: ['1', 'OE', 'I']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
    CR0: ['CR0', 'O']
- Name: "NOR_V0"
  Mnemonic: "NOR"
  Description: "NOR (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['124', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "NORx_V0"
  Mnemonic: "NOR."
  Description: "NOR (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['124', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "OR_V0"
  Mnemonic: "OR"
  Description: "OR (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['444', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "ORx_V0"
  Mnemonic: "OR."
  Description: "OR (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['444', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ORC_V0"
  Mnemonic: "ORC"
  Description: "OR with Complement (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['412', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "ORCx_V0"
  Mnemonic: "ORC."
  Description: "OR with Complement (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['412', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "ORI_V1"
  Mnemonic: "ORI"
  Description: "OR Immediate"
  Opcode: "18"
  Format: "D_FORM_v07"
  Operands:
    UI: ['0', 'UI', '?']
    RA: ['GPR0', 'RA', '?']
    RS: ['GPR0', 'RS', '?']
- Name: "ORI_V0"
  Mnemonic: "ORI"
  Description: "OR Immediate"
  Opcode: "18"
  Format: "D_FORM_v07"
  Operands:
    RA: ['GPR_regs', 'RA', 'O']
- Name: "ORIS_V0"
  Mnemonic: "ORIS"
  Description: "OR Immediate Shifted"
  Opcode: "19"
  Format: "D_FORM_v07"
  Operands:
    RA: ['GPR_regs', 'RA', 'O']
- Name: "POPCNTB_V0"
  Mnemonic: "POPCNTB"
  Description: "Population Count Bytes"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['122', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "POPCNTD_V0"
  Mnemonic: "POPCNTD"
  Description: "Population Count Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ['506', 'XO', '?']
- Name: "POPCNTW_V0"
  Mnemonic: "POPCNTW"
  Description: "Population Count Word"
  Opcode: "1F"
  Format: "X_FORM_v13"
  Operands:
    XO: ['378', 'XO', '?']
- Name: "PRTYD_V0"
  Mnemonic: "PRTYD"
  Description: "Parity Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['186', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "PRTYW_V0"
  Mnemonic: "PRTYW"
  Description: "Parity Word"
  Opcode: "1F"
  Format: "X_FORM_v48"
  Operands:
    XO_10: ['154', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "RFID_V0"
  Mnemonic: "RFID"
  Description: "Return From Interrupt Doubleword"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ['18', 'XO', '?']
- Name: "RLDCL_V0"
  Mnemonic: "RLDCL"
  Description: "Rotate Left Doubleword then Clear Left (Rc=0)"
  Opcode: "1E"
  Format: "MDS_FORM_v00"
  Operands:
    XO_4: ['8', 'XO_4', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "RLDCLx_V0"
  Mnemonic: "RLDCL."
  Description: "Rotate Left Doubleword then Clear Left (Rc=1)"
  Opcode: "1E"
  Format: "MDS_FORM_v00"
  Operands:
    XO_4: ['8', 'XO_4', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLDCR_V0"
  Mnemonic: "RLDCR"
  Description: "Rotate Left Doubleword then Clear Right (Rc=0)"
  Opcode: "1E"
  Format: "MDS_FORM_v01"
  Operands:
    XO_4: ['9', 'XO_4', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "RLDCRx_V0"
  Mnemonic: "RLDCR."
  Description: "Rotate Left Doubleword then Clear Right (Rc=1)"
  Opcode: "1E"
  Format: "MDS_FORM_v01"
  Operands:
    XO_4: ['9', 'XO_4', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLDIC_V0"
  Mnemonic: "RLDIC"
  Description: "Rotate Left Doubleword Immediate then Clear (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    XO_3: ['2', 'XO_3', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "RLDICx_V0"
  Mnemonic: "RLDIC."
  Description: "Rotate Left Doubleword Immediate then Clear (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    XO_3: ['2', 'XO_3', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLDICL_V0"
  Mnemonic: "RLDICL"
  Description: "Rotate Left Doubleword Immediate then Clear Left (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    XO_3: ['0', 'XO_3', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "RLDICLx_V0"
  Mnemonic: "RLDICL."
  Description: "Rotate Left Doubleword Immediate then Clear Left (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    XO_3: ['0', 'XO_3', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLDICR_V0"
  Mnemonic: "RLDICR"
  Description: "Rotate Left Doubleword Immediate then Clear Right (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v01"
  Operands:
    XO_3: ['1', 'XO_3', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "RLDICRx_V0"
  Mnemonic: "RLDICR."
  Description: "Rotate Left Doubleword Immediate then Clear Right (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v01"
  Operands:
    XO_3: ['1', 'XO_3', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLDIMI_V0"
  Mnemonic: "RLDIMI"
  Description: "Rotate Left Doubleword Immediate then Mask Insert (Rc=0)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    XO_3: ['3', 'XO_3', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "RLDIMIx_V0"
  Mnemonic: "RLDIMI."
  Description: "Rotate Left Doubleword Immediate then Mask Insert (Rc=1)"
  Opcode: "1E"
  Format: "MD_FORM_v00"
  Operands:
    XO_3: ['3', 'XO_3', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLWIMI_V0"
  Mnemonic: "RLWIMI"
  Description: "Rotate Left Word Immediate then Mask Insert (Rc=0)"
  Opcode: "14"
  Format: "M_FORM_v01"
  Operands:
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "RLWIMIx_V0"
  Mnemonic: "RLWIMI."
  Description: "Rotate Left Word Immediate then Mask Insert (Rc=1)"
  Opcode: "14"
  Format: "M_FORM_v01"
  Operands:
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLWINM_V0"
  Mnemonic: "RLWINM"
  Description: "Rotate Left Word Immediate then AND with Mask (Rc=0)"
  Opcode: "15"
  Format: "M_FORM_v01"
  Operands:
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "RLWINMx_V0"
  Mnemonic: "RLWINM."
  Description: "Rotate Left Word Immediate then AND with Mask (Rc=1)"
  Opcode: "15"
  Format: "M_FORM_v01"
  Operands:
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RLWNM_V0"
  Mnemonic: "RLWNM"
  Description: "Rotate Left Word then AND with Mask (Rc=0)"
  Opcode: "17"
  Format: "M_FORM_v00"
  Operands:
    Rc: ['0', 'Rc', 'I']
- Name: "RLWNMx_V0"
  Mnemonic: "RLWNM."
  Description: "Rotate Left Word then AND with Mask (Rc=1)"
  Opcode: "17"
  Format: "M_FORM_v00"
  Operands:
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "RVWINKLE_V0"
  Mnemonic: "RVWINKLE"
  Description: "Rip Van Winkle"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ['498', 'XO', '?']
- Name: "SC_V0"
  Mnemonic: "SC"
  Description: "System Call"
  Opcode: "11"
  Format: "SC_FORM_v00"
  ImplicitOperands:
    SRR0: ['SRR0', 'O']
    SRR1: ['SRR1', 'O']
    MSR: ['MSR', 'O']
- Name: "SLBFEEx_V0"
  Mnemonic: "SLBFEE."
  Description: "SLB Find Entry ESID"
  Opcode: "1F"
  Format: "X_FORM_v25"
  Operands:
    XO: ['979', 'XO', '?']
    Rc: ['1', 'Rc', '?']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SLBIA_V0"
  Mnemonic: "SLBIA"
  Description: "SLB Invalidate All"
  Opcode: "1F"
  Format: "X_FORM_v26"
  Operands:
    XO: ['498', 'XO', '?']
- Name: "SLBIE_V0"
  Mnemonic: "SLBIE"
  Description: "SLB Invalidate Entry"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ['434', 'XO', '?']
- Name: "SLBMFEE_V0"
  Mnemonic: "SLBMFEE"
  Description: "SLB Move From Entry ESID"
  Opcode: "1F"
  Format: "X_FORM_v25"
  Operands:
    XO: ['915', 'XO', '?']
    Rc: ['0', 'Rc', '?']
- Name: "SLBMFEV_V0"
  Mnemonic: "SLBMFEV"
  Description: "SLB Move From Entry VSID"
  Opcode: "1F"
  Format: "X_FORM_v25"
  Operands:
    XO: ['851', 'XO', '?']
    Rc: ['0', 'Rc', '?']
- Name: "SLBMTE_V0"
  Mnemonic: "SLBMTE"
  Description: "SLB Move To Entry"
  Opcode: "1F"
  Format: "X_FORM_v28"
  Operands:
    XO: ['402', 'XO', '?']
    Rc: ['0', 'Rc', '?']
- Name: "SLD_V0"
  Mnemonic: "SLD"
  Description: "Shift Left Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['27', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "SLDx_V0"
  Mnemonic: "SLD."
  Description: "Shift Left Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['27', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SLEEP_V0"
  Mnemonic: "SLEEP"
  Description: "Sleep"
  Opcode: "13"
  Format: "XL_FORM_v01"
  Operands:
    XO: ['466', 'XO', '?']
- Name: "SLW_V0"
  Mnemonic: "SLW"
  Description: "Shift Left Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['24', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "SLWx_V0"
  Mnemonic: "SLW."
  Description: "Shift Left Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['24', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SRAD_V0"
  Mnemonic: "SRAD"
  Description: "Shift Right Algebraic Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['794', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SRADx_V0"
  Mnemonic: "SRAD."
  Description: "Shift Right Algebraic Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['794', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SRADI_V0"
  Mnemonic: "SRADI"
  Description: "Shift Right Algebraic Doubleword Immediate (Rc=0)"
  Opcode: "1F"
  Format: "XS_FORM_v00"
  Operands:
    XO_9: ['413', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SRADIx_V0"
  Mnemonic: "SRADI."
  Description: "Shift Right Algebraic Doubleword Immediate (Rc=1)"
  Opcode: "1F"
  Format: "XS_FORM_v00"
  Operands:
    XO_9: ['413', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SRAW_V0"
  Mnemonic: "SRAW"
  Description: "Shift Right Algebraic Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['792', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SRAWx_V0"
  Mnemonic: "SRAW."
  Description: "Shift Right Algebraic Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['792', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SRAWI_V0"
  Mnemonic: "SRAWI"
  Description: "Shift Right Algebraic Word Immediate (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v52"
  Operands:
    XO_10: ['824', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SRAWIx_V0"
  Mnemonic: "SRAWI."
  Description: "Shift Right Algebraic Word Immediate (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v52"
  Operands:
    XO_10: ['824', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SRD_V0"
  Mnemonic: "SRD"
  Description: "Shift Right Doubleword (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['539', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "SRDx_V0"
  Mnemonic: "SRD."
  Description: "Shift Right Doubleword (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['539', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SRW_V0"
  Mnemonic: "SRW"
  Description: "Shift Right Word (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['536', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "SRWx_V0"
  Mnemonic: "SRW."
  Description: "Shift Right Word (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['536', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "STB_V0"
  Mnemonic: "STB"
  Description: "Store Byte"
  Opcode: "26"
  Format: "D_FORM_v04"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D'], [1], 1, 'O']
- Name: "STBCIX_V0"
  Mnemonic: "STBCIX"
  Description: "Store Byte Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ['981', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
- Name: "STBCXx_V0"
  Mnemonic: "STBCX."
  Description: "Store Byte Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ['694', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "STBDX_V0"
  Mnemonic: "STBDX"
  Description: "Store Byte with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v31"
  Operands:
    XO: ['643', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [1], 1, 'O']
- Name: "STBU_V0"
  Mnemonic: "STBU"
  Description: "Store Byte with Update"
  Opcode: "27"
  Format: "D_FORM_v04"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D'], [1], 1, 'O']
- Name: "STBUX_V0"
  Mnemonic: "STBUX"
  Description: "Store Byte with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['247', 'XO_10', '?']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
- Name: "STBX_V0"
  Mnemonic: "STBX"
  Description: "Store Byte Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['215', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
- Name: "STD_V0"
  Mnemonic: "STD"
  Description: "Store Doubleword"
  Opcode: "3E"
  Format: "DS_FORM_v02"
  Operands:
    XO_2: ['0', 'XO_2', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14sw'], [8], 8, 'O']
- Name: "STDBRX_V0"
  Mnemonic: "STDBRX"
  Description: "Store Doubleword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ['660', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STDCIX_V0"
  Mnemonic: "STDCIX"
  Description: "Store Doubleword Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['1013', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STDCXx_V0"
  Mnemonic: "STDCX."
  Description: "Store Doubleword Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ['214', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "STDCXx_V1"
  Mnemonic: "STDCX."
  Description: "Store Doubleword Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ['214', 'XO', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "STDDX_V0"
  Mnemonic: "STDDX"
  Description: "Store Doubleword with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v31"
  Operands:
    XO: ['739', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [8], 8, 'O']
- Name: "STDU_V0"
  Mnemonic: "STDU"
  Description: "Store Doubleword with Update"
  Opcode: "3E"
  Format: "DS_FORM_v02"
  Operands:
    XO_2: ['1', 'XO_2', '?']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14sw'], [8], 8, 'O']
- Name: "STDUX_V0"
  Mnemonic: "STDUX"
  Description: "Store Doubleword with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['181', 'XO_10', '?']
    RA: ['GPR_abn0', 'RA_abn0', 'IO']
    RB: ['GPR_ai', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STDX_V0"
  Mnemonic: "STDX"
  Description: "Store Doubleword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['149', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STFD_V0"
  Mnemonic: "STFD"
  Description: "Store Floating-Point Double"
  Opcode: "36"
  Format: "D_FORM_v13"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16dw'], [8], 8, 'O']
- Name: "STFDDX_V0"
  Mnemonic: "STFDDX"
  Description: "Store Floating Doubleword with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO: ['931', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STFDP_V0"
  Mnemonic: "STFDP"
  Description: "Store Floating-Point Double Pair"
  Opcode: "3D"
  Format: "DS_FORM_v04"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14qw'], [16], 16, 'O']
- Name: "STFDPX_V0"
  Mnemonic: "STFDPX"
  Description: "Store Floating-Point Double Pair Indexed"
  Opcode: "1F"
  Format: "X_FORM_v38"
  Operands:
    XO_10: ['919', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'O']
- Name: "STFDU_V0"
  Mnemonic: "STFDU"
  Description: "Store Floating-Point Double with Update"
  Opcode: "37"
  Format: "D_FORM_v13"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16dw'], [8], 8, 'O']
- Name: "STFDUX_V0"
  Mnemonic: "STFDUX"
  Description: "Store Floating-Point Double with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ['759', 'XO_10', '?']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STFDX_V0"
  Mnemonic: "STFDX"
  Description: "Store Floating-Point Double Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ['727', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STFDX_V1"
  Mnemonic: "STFDX"
  Description: "Store Floating-Point Double Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ['727', 'XO_10', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'O']
- Name: "STFIWX_V0"
  Mnemonic: "STFIWX"
  Description: "Store Floating-Point as Integer Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ['983', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "STFIWX_V1"
  Mnemonic: "STFIWX"
  Description: "Store Floating-Point as Integer Word Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ['983', 'XO_10', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [4], 4, 'O']
- Name: "STFS_V0"
  Mnemonic: "STFS"
  Description: "Store Floating-Point Single"
  Opcode: "34"
  Format: "D_FORM_v14"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16sw'], [4], 4, 'O']
- Name: "STFSU_V0"
  Mnemonic: "STFSU"
  Description: "Store Floating-Point Single with Update"
  Opcode: "35"
  Format: "D_FORM_v14"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16sw'], [4], 4, 'O']
- Name: "STFSUX_V0"
  Mnemonic: "STFSUX"
  Description: "Store Floating-Point Single with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ['695', 'XO_10', '?']
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "STFSX_V0"
  Mnemonic: "STFSX"
  Description: "Store Floating-Point Single Indexed"
  Opcode: "1F"
  Format: "X_FORM_v06"
  Operands:
    XO_10: ['663', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "STH_V0"
  Mnemonic: "STH"
  Description: "Store Halfword"
  Opcode: "2C"
  Format: "D_FORM_v05"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16hw'], [2], 2, 'O']
- Name: "STHBRX_V0"
  Mnemonic: "STHBRX"
  Description: "Store Halfword Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['918', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'O']
- Name: "STHCIX_V0"
  Mnemonic: "STHCIX"
  Description: "Store Halfword Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['949', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
- Name: "STHCXx_V0"
  Mnemonic: "STHCX."
  Description: "Store Halfword Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ['726', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "STHDX_V0"
  Mnemonic: "STHDX"
  Description: "Store Halfword with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v31"
  Operands:
    XO: ['675', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [2], 2, 'O']
- Name: "STHU_V0"
  Mnemonic: "STHU"
  Description: "Store Halfword with Update"
  Opcode: "2D"
  Format: "D_FORM_v05"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16hw'], [2], 2, 'O']
- Name: "STHUX_V0"
  Mnemonic: "STHUX"
  Description: "Store Halfword with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['439', 'XO_10', '?']
    RA: ['GPR_abn0', 'RA', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'O']
- Name: "STHX_V0"
  Mnemonic: "STHX"
  Description: "Store Halfword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['407', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'O']
- Name: "STMW_V0"
  Mnemonic: "STMW"
  Description: "Store Multiple Word"
  Opcode: "2F"
  Format: "D_FORM_v04"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D'], ['#REGMAX-RS', '+1', '*4'], -1, 'O']
- Name: "STQ_V0"
  Mnemonic: "STQ"
  Description: "Store Quadword"
  Opcode: "3E"
  Format: "DS_FORM_v05"
  Operands:
    XO: ['2', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_14qw'], [16], 16, 'O']
- Name: "STSWI_V0"
  Mnemonic: "STSWI"
  Description: "Store String Word Immediate"
  Opcode: "1F"
  Format: "X_FORM_v24"
  Operands:
    XO: ['725', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0'], ['NB', 'CEIL4'], -1, 'O']
- Name: "STSWX_V0"
  Mnemonic: "STSWX"
  Description: "Store String Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO: ['661', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], ['XER', 'CEIL4', 'min255'], -1, 'O']
  ImplicitOperands:
    XER: ['XER', 'I']
- Name: "STVEBX_V0"
  Mnemonic: "STVEBX"
  Description: "Store Vector Element Byte Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    XO_10: ['135', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
- Name: "STVEHX_V0"
  Mnemonic: "STVEHX"
  Description: "Store Vector Element Halfword Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    XO_10: ['167', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [2], 2, 'O']
- Name: "STVEWX_V0"
  Mnemonic: "STVEWX"
  Description: "Store Vector Element Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    XO_10: ['199', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "STVX_V0"
  Mnemonic: "STVX"
  Description: "Store Vector Indexed"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    XO_10: ['231', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'O']
- Name: "STVXL_V0"
  Mnemonic: "STVXL"
  Description: "Store Vector Indexed LRU"
  Opcode: "1F"
  Format: "X_FORM_v12"
  Operands:
    XO_10: ['487', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'O']
- Name: "STW_V0"
  Mnemonic: "STW"
  Description: "Store Word"
  Opcode: "24"
  Format: "D_FORM_v06"
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16'], [4], 4, 'O']
- Name: "STW_V1"
  Mnemonic: "STW"
  Description: "Store Word (RA==0)"
  Opcode: "24"
  Format: "D_FORM_v06"
  Operands:
    RA: ['0', 'RA', '?']
  MemoryOperands:
    MEM1: [['D_16'], [4], 4, 'O']
- Name: "STWBRX_V0"
  Mnemonic: "STWBRX"
  Description: "Store Word Byte-Reverse Indexed"
  Opcode: "1F"
  Format: "X_FORM_v51"
  Operands:
    XO_10: ['662', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "STWCIX_V0"
  Mnemonic: "STWCIX"
  Description: "Store Word Caching Inhibited Indexed"
  Opcode: "1F"
  Format: "X_FORM_v51"
  Operands:
    XO_10: ['917', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
- Name: "STWCXx_V0"
  Mnemonic: "STWCX."
  Description: "Store Word Conditional Indexed"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ['150', 'XO', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [1], 1, 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "STWCXx_V1"
  Mnemonic: "STWCX."
  Description: "Store Word Conditional Indexed (RA=0)"
  Opcode: "1F"
  Format: "X_FORM_v50"
  Operands:
    XO: ['150', 'XO', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [1], 1, 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "STWDX_V0"
  Mnemonic: "STWDX"
  Description: "Store Word with Decoration Indexed"
  Opcode: "1F"
  Format: "X_FORM_v31"
  Operands:
    XO: ['707', 'XO', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB'], [4], 4, 'O']
- Name: "STWU_V0"
  Mnemonic: "STWU"
  Description: "Store Word with Update"
  Opcode: "25"
  Format: "D_FORM_v06"
  Operands:
    RA_abn0: ['@ORIG@', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'D_16'], [4], 4, 'O']
- Name: "STWUX_V0"
  Mnemonic: "STWUX"
  Description: "Store Word with Update Indexed"
  Opcode: "1F"
  Format: "X_FORM_v49"
  Operands:
    XO_10: ['183', 'XO_10', '?']
    RA: ['GPR_abn0', 'RA_abn0', 'IO']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "STWX_V0"
  Mnemonic: "STWX"
  Description: "Store Word Indexed"
  Opcode: "1F"
  Format: "X_FORM_v51"
  Operands:
    XO_10: ['151', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [4], 4, 'O']
- Name: "STXSDX_V0"
  Mnemonic: "STXSDX"
  Description: "Store VSR Scalar Doubleword Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO_10: ['716', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [8], 8, 'O']
- Name: "STXSDX_V1"
  Mnemonic: "STXSDX"
  Description: "Store VSR Scalar Doubleword Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO_10: ['716', 'XO_10', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [8], 8, 'O']
- Name: "STXVD2X_V0"
  Mnemonic: "STXVD2X"
  Description: "Store VSR Vector Doubleword*2 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO_10: ['972', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'O']
- Name: "STXVD2X_V1"
  Mnemonic: "STXVD2X"
  Description: "Store VSR Vector Doubleword*2 Indexed (RA=0)"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO_10: ['972', 'XO_10', '?']
    RA: ['GPR0', 'RA', '?']
    RB: ['GPR_ab', 'RB', 'I']
  MemoryOperands:
    MEM1: [['RB_ai'], [16], 16, 'O']
- Name: "STXVW4X_V0"
  Mnemonic: "STXVW4X"
  Description: "Store VSR Vector Word*4 Indexed"
  Opcode: "1F"
  Format: "XX1_FORM_v01"
  Operands:
    XO_10: ['908', 'XO_10', '?']
  MemoryOperands:
    MEM1: [['RA_abn0', 'RB_ai'], [16], 16, 'O']
- Name: "SUBF_V0"
  Mnemonic: "SUBF"
  Description: "Subtract From (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['40', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "SUBFx_V0"
  Mnemonic: "SUBF."
  Description: "Subtract From (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['40', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SUBFC_V0"
  Mnemonic: "SUBFC"
  Description: "Subtract From Carrying (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['8', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SUBFCx_V0"
  Mnemonic: "SUBFC."
  Description: "Subtract From Carrying (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['8', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SUBFCO_V0"
  Mnemonic: "SUBFCO"
  Description: "Subtract From Carrying (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['8', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SUBFCOx_V0"
  Mnemonic: "SUBFCO."
  Description: "Subtract From Carrying (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['8', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SUBFE_V0"
  Mnemonic: "SUBFE"
  Description: "Subtract From Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['136', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "SUBFEx_V0"
  Mnemonic: "SUBFE."
  Description: "Subtract From Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['136', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "SUBFEO_V0"
  Mnemonic: "SUBFEO"
  Description: "Subtract From Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['136', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "SUBFEOx_V0"
  Mnemonic: "SUBFEO."
  Description: "Subtract From Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['136', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "SUBFIC_V0"
  Mnemonic: "SUBFIC"
  Description: "Subtract From Immediate Carrying"
  Opcode: "8"
  Format: "D_FORM_v03"
  Operands:
    RA: ['GPR_regs', 'RA', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SUBFME_V0"
  Mnemonic: "SUBFME"
  Description: "Subtract From Minus One Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['232', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "SUBFMEx_V0"
  Mnemonic: "SUBFME."
  Description: "Subtract From Minus One Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['232', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "SUBFMEO_V0"
  Mnemonic: "SUBFMEO"
  Description: "Subtract From Minus One Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['232', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "SUBFMEOx_V0"
  Mnemonic: "SUBFMEO."
  Description: "Subtract From Minus One Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['232', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "SUBFO_V0"
  Mnemonic: "SUBFO"
  Description: "Subtract From (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['40', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'O']
- Name: "SUBFOx_V0"
  Mnemonic: "SUBFO."
  Description: "Subtract From (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v00"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['40', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "SUBFZE_V0"
  Mnemonic: "SUBFZE"
  Description: "Subtract From Zero Extended (OE=0, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['200', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "SUBFZEx_V0"
  Mnemonic: "SUBFZE."
  Description: "Subtract From Zero Extended (OE=0, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['0', 'OE', 'I']
    XO_9: ['200', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "SUBFZEO_V0"
  Mnemonic: "SUBFZEO"
  Description: "Subtract From Zero Extended (OE=1, Rc=0)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['200', 'XO_9', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    XER: ['XER', 'IO']
- Name: "SUBFZEOx_V0"
  Mnemonic: "SUBFZEO."
  Description: "Subtract From Zero Extended (OE=1, Rc=1)"
  Opcode: "1F"
  Format: "XO_FORM_v01"
  Operands:
    OE: ['1', 'OE', 'I']
    XO_9: ['200', 'XO_9', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'IO']
- Name: "SYNC_V0"
  Mnemonic: "SYNC"
  Description: "Synchronize"
  Opcode: "1F"
  Format: "X_FORM_v32"
  Operands:
    XO: ['598', 'XO', '?']
- Name: "TD_V0"
  Mnemonic: "TD"
  Description: "Trap Doubleword"
  Opcode: "1F"
  Format: "X_FORM_v02"
  Operands:
    XO_10: ['68', 'XO_10', '?']
- Name: "TDI_V0"
  Mnemonic: "TDI"
  Description: "Trap Doubleword Immediate"
  Opcode: "2"
  Format: "D_FORM_v10"
- Name: "TLBIA_V0"
  Mnemonic: "TLBIA"
  Description: "TLB Invalidate All"
  Opcode: "1F"
  Format: "X_FORM_v15"
  Operands:
    XO: ['370', 'XO', '?']
- Name: "TLBIE_V0"
  Mnemonic: "TLBIE"
  Description: "TLB Invalidate Entry"
  Opcode: "1F"
  Format: "X_FORM_v28b"
  Operands:
    XO: ['306', 'XO', '?']
    Rc: ['0', 'Rc', '?']
- Name: "TLBIEL_V0"
  Mnemonic: "TLBIEL"
  Description: "TLB Invalidate Entry Local"
  Opcode: "1F"
  Format: "X_FORM_v27"
  Operands:
    XO: ['274', 'XO', '?']
- Name: "TLBSYNC_V0"
  Mnemonic: "TLBSYNC"
  Description: "TLB Synchronize"
  Opcode: "1F"
  Format: "X_FORM_v30"
  Operands:
    XO_10: ['566', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "TW_V0"
  Mnemonic: "TW"
  Description: "Trap Word"
  Opcode: "1F"
  Format: "X_FORM_v02"
  Operands:
    XO_10: ['4', 'XO_10', '?']
- Name: "TWI_V0"
  Mnemonic: "TWI"
  Description: "Trap Word Immediate"
  Opcode: "3"
  Format: "D_FORM_v10"
- Name: "VADDCUW_V0"
  Mnemonic: "VADDCUW"
  Description: "Vector Add and Write Carry-Out Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['384', 'XO_11', '?']
- Name: "VADDFP_V0"
  Mnemonic: "VADDFP"
  Description: "Vector Add Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['10', 'XO_11', '?']
- Name: "VADDSBS_V0"
  Mnemonic: "VADDSBS"
  Description: "Vector Add Signed Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['768', 'XO_11', '?']
- Name: "VADDSHS_V0"
  Mnemonic: "VADDSHS"
  Description: "Vector Add Signed Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['832', 'XO_11', '?']
- Name: "VADDSWS_V0"
  Mnemonic: "VADDSWS"
  Description: "Vector Add Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['896', 'XO_11', '?']
- Name: "VADDUBM_V0"
  Mnemonic: "VADDUBM"
  Description: "Vector Add Unsigned Byte Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['0', 'XO_11', '?']
- Name: "VADDUBS_V0"
  Mnemonic: "VADDUBS"
  Description: "Vector Add Unsigned Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['512', 'XO_11', '?']
- Name: "VADDUHM_V0"
  Mnemonic: "VADDUHM"
  Description: "Vector Add Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['64', 'XO_11', '?']
- Name: "VADDUHS_V0"
  Mnemonic: "VADDUHS"
  Description: "Vector Add Unsigned Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['576', 'XO_11', '?']
- Name: "VADDUWM_V0"
  Mnemonic: "VADDUWM"
  Description: "Vector Add Unsigned Word Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['128', 'XO_11', '?']
- Name: "VADDUWS_V0"
  Mnemonic: "VADDUWS"
  Description: "Vector Add Unsigned Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['640', 'XO_11', '?']
- Name: "VAND_V0"
  Mnemonic: "VAND"
  Description: "Vector Logical AND"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1028', 'XO_11', '?']
- Name: "VANDC_V0"
  Mnemonic: "VANDC"
  Description: "Vector Logical AND with Complement"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1092', 'XO_11', '?']
- Name: "VAVGSB_V0"
  Mnemonic: "VAVGSB"
  Description: "Vector Average Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1282', 'XO_11', '?']
- Name: "VAVGSH_V0"
  Mnemonic: "VAVGSH"
  Description: "Vector Average Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1346', 'XO_11', '?']
- Name: "VAVGSW_V0"
  Mnemonic: "VAVGSW"
  Description: "Vector Average Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1410', 'XO_11', '?']
- Name: "VAVGUB_V0"
  Mnemonic: "VAVGUB"
  Description: "Vector Average Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1026', 'XO_11', '?']
- Name: "VAVGUH_V0"
  Mnemonic: "VAVGUH"
  Description: "Vector Average Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1090', 'XO_11', '?']
- Name: "VAVGUW_V0"
  Mnemonic: "VAVGUW"
  Description: "Vector Average Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1154', 'XO_11', '?']
- Name: "VCFSX_V0"
  Mnemonic: "VCFSX"
  Description: "Vector Convert From Signed Fixed-Point Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO_11: ['842', 'XO_11', '?']
- Name: "VCFUX_V0"
  Mnemonic: "VCFUX"
  Description: "Vector Convert From Unsigned Fixed-Point Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO_11: ['778', 'XO_11', '?']
- Name: "VCMPBFP_V0"
  Mnemonic: "VCMPBFP"
  Description: "Vector Compare Bounds Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['966', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPBFPx_V0"
  Mnemonic: "VCMPBFP."
  Description: "Vector Compare Bounds Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['966', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPEQFP_V0"
  Mnemonic: "VCMPEQFP"
  Description: "Vector Compare Equal To Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['198', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPEQFPx_V0"
  Mnemonic: "VCMPEQFP."
  Description: "Vector Compare Equal To Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['198', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPEQUB_V0"
  Mnemonic: "VCMPEQUB"
  Description: "Vector Compare Equal To Unsigned Byte (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['6', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPEQUBx_V0"
  Mnemonic: "VCMPEQUB."
  Description: "Vector Compare Equal To Unsigned Byte (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['6', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPEQUH_V0"
  Mnemonic: "VCMPEQUH"
  Description: "Vector Compare Equal To Unsigned Halfword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['70', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPEQUHx_V0"
  Mnemonic: "VCMPEQUH."
  Description: "Vector Compare Equal To Unsigned Halfword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['70', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPEQUW_V0"
  Mnemonic: "VCMPEQUW"
  Description: "Vector Compare Equal To Unsigned Word (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['134', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPEQUWx_V0"
  Mnemonic: "VCMPEQUW."
  Description: "Vector Compare Equal To Unsigned Word (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['134', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGEFP_V0"
  Mnemonic: "VCMPGEFP"
  Description: "Vector Compare Greater Than or Equal To Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['454', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGEFPx_V0"
  Mnemonic: "VCMPGEFP."
  Description: "Vector Compare Greater Than or Equal To Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['454', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGTFP_V0"
  Mnemonic: "VCMPGTFP"
  Description: "Vector Compare Greater Than Single-Precision (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['710', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGTFPx_V0"
  Mnemonic: "VCMPGTFP."
  Description: "Vector Compare Greater Than Single-Precision (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['710', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGTSB_V0"
  Mnemonic: "VCMPGTSB"
  Description: "Vector Compare Greater Than Signed Byte (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['774', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGTSBx_V0"
  Mnemonic: "VCMPGTSB."
  Description: "Vector Compare Greater Than Signed Byte (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['774', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGTSH_V0"
  Mnemonic: "VCMPGTSH"
  Description: "Vector Compare Greater Than Signed Halfword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['838', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGTSHx_V0"
  Mnemonic: "VCMPGTSH."
  Description: "Vector Compare Greater Than Signed Halfword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['838', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGTSW_V0"
  Mnemonic: "VCMPGTSW"
  Description: "Vector Compare Greater Than Signed Word (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['902', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGTSWx_V0"
  Mnemonic: "VCMPGTSW."
  Description: "Vector Compare Greater Than Signed Word (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['902', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGTUB_V0"
  Mnemonic: "VCMPGTUB"
  Description: "Vector Compare Greater Than Unsigned Byte (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['518', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGTUBx_V0"
  Mnemonic: "VCMPGTUB."
  Description: "Vector Compare Greater Than Unsigned Byte (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['518', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGTUH_V0"
  Mnemonic: "VCMPGTUH"
  Description: "Vector Compare Greater Than Unsigned Halfword (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['582', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGTUHx_V0"
  Mnemonic: "VCMPGTUH."
  Description: "Vector Compare Greater Than Unsigned Halfword (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['582', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCMPGTUW_V0"
  Mnemonic: "VCMPGTUW"
  Description: "Vector Compare Greater Than Unsigned Word (Rc=0)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['646', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
- Name: "VCMPGTUWx_V0"
  Mnemonic: "VCMPGTUW."
  Description: "Vector Compare Greater Than Unsigned Word (Rc=1)"
  Opcode: "4"
  Format: "VC_FORM_v00"
  Operands:
    XO_10: ['646', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    CR6: ['CR6', 'O']
- Name: "VCTSXS_V0"
  Mnemonic: "VCTSXS"
  Description: "Vector Convert To Signed Fixed-Point Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO_11: ['970', 'XO_11', '?']
- Name: "VCTUXS_V0"
  Mnemonic: "VCTUXS"
  Description: "Vector Convert To Unsigned Fixed-Point Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO_11: ['906', 'XO_11', '?']
- Name: "VEXPTEFP_V0"
  Mnemonic: "VEXPTEFP"
  Description: "Vector 2 Raised to the Exponent Estimate FloatingPoint"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['394', 'XO_11', '?']
- Name: "VLOGEFP_V0"
  Mnemonic: "VLOGEFP"
  Description: "Vector Log Base 2 Estimate Floating-Point"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['458', 'XO_11', '?']
- Name: "VMADDFP_V0"
  Mnemonic: "VMADDFP"
  Description: "Vector Multiply-Add Single-Precision"
  Opcode: "4"
  Format: "VA_FORM_v01"
  Operands:
    XO_6: ['46', 'XO_6', '?']
- Name: "VMAXFP_V0"
  Mnemonic: "VMAXFP"
  Description: "Vector Maximum Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1034', 'XO_11', '?']
- Name: "VMAXSB_V0"
  Mnemonic: "VMAXSB"
  Description: "Vector Maximum Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['258', 'XO_11', '?']
- Name: "VMAXSH_V0"
  Mnemonic: "VMAXSH"
  Description: "Vector Maximum Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['322', 'XO_11', '?']
- Name: "VMAXSW_V0"
  Mnemonic: "VMAXSW"
  Description: "Vector Maximum Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['386', 'XO_11', '?']
- Name: "VMAXUB_V0"
  Mnemonic: "VMAXUB"
  Description: "Vector Maximum Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['2', 'XO_11', '?']
- Name: "VMAXUH_V0"
  Mnemonic: "VMAXUH"
  Description: "Vector Maximum Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['66', 'XO_11', '?']
- Name: "VMAXUW_V0"
  Mnemonic: "VMAXUW"
  Description: "Vector Maximum Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['130', 'XO_11', '?']
- Name: "VMHADDSHS_V0"
  Mnemonic: "VMHADDSHS"
  Description: "Vector Multiply-High-Add Signed Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['32', 'XO_6', '?']
- Name: "VMHRADDSHS_V0"
  Mnemonic: "VMHRADDSHS"
  Description: "Vector Multiply-High-Round-Add Signed Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['33', 'XO_6', '?']
- Name: "VMINFP_V0"
  Mnemonic: "VMINFP"
  Description: "Vector Minimum Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1098', 'XO_11', '?']
- Name: "VMINSB_V0"
  Mnemonic: "VMINSB"
  Description: "Vector Minimum Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['770', 'XO_11', '?']
- Name: "VMINSH_V0"
  Mnemonic: "VMINSH"
  Description: "Vector Minimum Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['834', 'XO_11', '?']
- Name: "VMINSW_V0"
  Mnemonic: "VMINSW"
  Description: "Vector Minimum Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['898', 'XO_11', '?']
- Name: "VMINUB_V0"
  Mnemonic: "VMINUB"
  Description: "Vector Minimum Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['514', 'XO_11', '?']
- Name: "VMINUH_V0"
  Mnemonic: "VMINUH"
  Description: "Vector Minimum Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['578', 'XO_11', '?']
- Name: "VMINUW_V0"
  Mnemonic: "VMINUW"
  Description: "Vector Minimum Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['642', 'XO_11', '?']
- Name: "VMLADDUHM_V0"
  Mnemonic: "VMLADDUHM"
  Description: "Vector Multiply-Low-Add Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['34', 'XO_6', '?']
- Name: "VMRGHB_V0"
  Mnemonic: "VMRGHB"
  Description: "Vector Merge High Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['12', 'XO_11', '?']
- Name: "VMRGHH_V0"
  Mnemonic: "VMRGHH"
  Description: "Vector Merge High Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['76', 'XO_11', '?']
- Name: "VMRGHW_V0"
  Mnemonic: "VMRGHW"
  Description: "Vector Merge High Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['140', 'XO_11', '?']
- Name: "VMRGLB_V0"
  Mnemonic: "VMRGLB"
  Description: "Vector Merge Low Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['268', 'XO_11', '?']
- Name: "VMRGLH_V0"
  Mnemonic: "VMRGLH"
  Description: "Vector Merge Low Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['332', 'XO_11', '?']
- Name: "VMRGLW_V0"
  Mnemonic: "VMRGLW"
  Description: "Vector Merge Low Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['396', 'XO_11', '?']
- Name: "VMSUMMBM_V0"
  Mnemonic: "VMSUMMBM"
  Description: "Vector Multiply-Sum Mixed Byte Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['37', 'XO_6', '?']
- Name: "VMSUMSHM_V0"
  Mnemonic: "VMSUMSHM"
  Description: "Vector Multiply-Sum Signed Halfword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['40', 'XO_6', '?']
- Name: "VMSUMSHS_V0"
  Mnemonic: "VMSUMSHS"
  Description: "Vector Multiply-Sum Signed Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['41', 'XO_6', '?']
- Name: "VMSUMUBM_V0"
  Mnemonic: "VMSUMUBM"
  Description: "Vector Multiply-Sum Unsigned Byte Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['36', 'XO_6', '?']
- Name: "VMSUMUHM_V0"
  Mnemonic: "VMSUMUHM"
  Description: "Vector Multiply-Sum Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['38', 'XO_6', '?']
- Name: "VMSUMUHS_V0"
  Mnemonic: "VMSUMUHS"
  Description: "Vector Multiply-Sum Unsigned Halfword Saturate"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['39', 'XO_6', '?']
- Name: "VMULESB_V0"
  Mnemonic: "VMULESB"
  Description: "Vector Multiply Even Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['776', 'XO_11', '?']
- Name: "VMULESH_V0"
  Mnemonic: "VMULESH"
  Description: "Vector Multiply Even Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['840', 'XO_11', '?']
- Name: "VMULEUB_V0"
  Mnemonic: "VMULEUB"
  Description: "Vector Multiply Even Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['520', 'XO_11', '?']
- Name: "VMULEUH_V0"
  Mnemonic: "VMULEUH"
  Description: "Vector Multiply Even Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['584', 'XO_11', '?']
- Name: "VMULOSB_V0"
  Mnemonic: "VMULOSB"
  Description: "Vector Multiply Odd Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['264', 'XO_11', '?']
- Name: "VMULOSH_V0"
  Mnemonic: "VMULOSH"
  Description: "Vector Multiply Odd Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['328', 'XO_11', '?']
- Name: "VMULOUB_V0"
  Mnemonic: "VMULOUB"
  Description: "Vector Multiply Odd Unsigned Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['8', 'XO_11', '?']
- Name: "VMULOUH_V0"
  Mnemonic: "VMULOUH"
  Description: "Vector Multiply Odd Unsigned Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['72', 'XO_11', '?']
- Name: "VNMSUBFP_V0"
  Mnemonic: "VNMSUBFP"
  Description: "Vector Negative Multiply-Subtract Single-Precision"
  Opcode: "4"
  Format: "VA_FORM_v01"
  Operands:
    XO_6: ['47', 'XO_6', '?']
- Name: "VNOR_V0"
  Mnemonic: "VNOR"
  Description: "Vector Logical NOR"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1284', 'XO_11', '?']
- Name: "VOR_V0"
  Mnemonic: "VOR"
  Description: "Vector Logical OR"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1156', 'XO_11', '?']
- Name: "VPERM_V0"
  Mnemonic: "VPERM"
  Description: "Vector Permute"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['43', 'XO_6', '?']
- Name: "VPKPX_V0"
  Mnemonic: "VPKPX"
  Description: "Vector Pack Pixel"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['782', 'XO_11', '?']
- Name: "VPKSHSS_V0"
  Mnemonic: "VPKSHSS"
  Description: "Vector Pack Signed Halfword Signed Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['398', 'XO_11', '?']
- Name: "VPKSHUS_V0"
  Mnemonic: "VPKSHUS"
  Description: "Vector Pack Signed Halfword Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['270', 'XO_11', '?']
- Name: "VPKSWSS_V0"
  Mnemonic: "VPKSWSS"
  Description: "Vector Pack Signed Word Signed Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['462', 'XO_11', '?']
- Name: "VPKSWUS_V0"
  Mnemonic: "VPKSWUS"
  Description: "Vector Pack Signed Word Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['334', 'XO_11', '?']
- Name: "VPKUHUM_V0"
  Mnemonic: "VPKUHUM"
  Description: "Vector Pack Unsigned Halfword Unsigned Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['14', 'XO_11', '?']
- Name: "VPKUHUS_V0"
  Mnemonic: "VPKUHUS"
  Description: "Vector Pack Unsigned Halfword Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['142', 'XO_11', '?']
- Name: "VPKUWUM_V0"
  Mnemonic: "VPKUWUM"
  Description: "Vector Pack Unsigned Word Unsigned Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['78', 'XO_11', '?']
- Name: "VPKUWUS_V0"
  Mnemonic: "VPKUWUS"
  Description: "Vector Pack Unsigned Word Unsigned Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['206', 'XO_11', '?']
- Name: "VREFP_V0"
  Mnemonic: "VREFP"
  Description: "Vector Reciprocal Estimate Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['266', 'XO_11', '?']
- Name: "VRFIM_V0"
  Mnemonic: "VRFIM"
  Description: "Vector Round to Single-Precision Integer toward -Infinity"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['714', 'XO_11', '?']
- Name: "VRFIN_V0"
  Mnemonic: "VRFIN"
  Description: "Vector Round to Single-Precision Integer Nearest"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['522', 'XO_11', '?']
- Name: "VRFIP_V0"
  Mnemonic: "VRFIP"
  Description: "Vector Round to Single-Precision Integer toward +Infinity"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['650', 'XO_11', '?']
- Name: "VRFIZ_V0"
  Mnemonic: "VRFIZ"
  Description: "Vector Round to Single-Precision Integer toward Zero"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['586', 'XO_11', '?']
- Name: "VRLB_V0"
  Mnemonic: "VRLB"
  Description: "Vector Rotate Left Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['4', 'XO_11', '?']
- Name: "VRLH_V0"
  Mnemonic: "VRLH"
  Description: "Vector Rotate Left Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['68', 'XO_11', '?']
- Name: "VRLW_V0"
  Mnemonic: "VRLW"
  Description: "Vector Rotate Left Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['132', 'XO_11', '?']
- Name: "VRSQRTEFP_V0"
  Mnemonic: "VRSQRTEFP"
  Description: "Vector Reciprocal Square Root Estimate Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['330', 'XO_11', '?']
- Name: "VSEL_V0"
  Mnemonic: "VSEL"
  Description: "Vector Select"
  Opcode: "4"
  Format: "VA_FORM_v00"
  Operands:
    XO_6: ['42', 'XO_6', '?']
- Name: "VSL_V0"
  Mnemonic: "VSL"
  Description: "Vector Shift Left"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['452', 'XO_11', '?']
- Name: "VSLB_V0"
  Mnemonic: "VSLB"
  Description: "Vector Shift Left Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['260', 'XO_11', '?']
- Name: "VSLDOI_V0"
  Mnemonic: "VSLDOI"
  Description: "Vector Shift Left Double by Octet Immediate"
  Opcode: "4"
  Format: "VA_FORM_v02"
  Operands:
    XO_6: ['44', 'XO_6', '?']
- Name: "VSLH_V0"
  Mnemonic: "VSLH"
  Description: "Vector Shift Left Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['324', 'XO_11', '?']
- Name: "VSLO_V0"
  Mnemonic: "VSLO"
  Description: "Vector Shift Left by Octet"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1036', 'XO_11', '?']
- Name: "VSLW_V0"
  Mnemonic: "VSLW"
  Description: "Vector Shift Left Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['388', 'XO_11', '?']
- Name: "VSPLTB_V0"
  Mnemonic: "VSPLTB"
  Description: "Vector Splat Byte"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO_11: ['524', 'XO_11', '?']
    UIMM: ['UImm4', 'UIMM', 'I']
- Name: "VSPLTH_V0"
  Mnemonic: "VSPLTH"
  Description: "Vector Splat Halfword"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO_11: ['588', 'XO_11', '?']
    UIMM: ['UImm3', 'UIMM', 'I']
- Name: "VSPLTISB_V0"
  Mnemonic: "VSPLTISB"
  Description: "Vector Splat Immediate Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v05"
  Operands:
    XO_11: ['780', 'XO_11', '?']
- Name: "VSPLTISH_V0"
  Mnemonic: "VSPLTISH"
  Description: "Vector Splat Immediate Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v05"
  Operands:
    XO_11: ['844', 'XO_11', '?']
- Name: "VSPLTISW_V0"
  Mnemonic: "VSPLTISW"
  Description: "Vector Splat Immediate Signed Word"
  Opcode: "4"
  Format: "VX_FORM_v05"
  Operands:
    XO_11: ['908', 'XO_11', '?']
- Name: "VSPLTW_V0"
  Mnemonic: "VSPLTW"
  Description: "Vector Splat Word"
  Opcode: "4"
  Format: "VX_FORM_v04"
  Operands:
    XO_11: ['652', 'XO_11', '?']
    UIMM: ['UImm2', 'UIMM', 'I']
- Name: "VSR_V0"
  Mnemonic: "VSR"
  Description: "Vector Shift Right"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['708', 'XO_11', '?']
- Name: "VSRAB_V0"
  Mnemonic: "VSRAB"
  Description: "Vector Shift Right Algebraic Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['772', 'XO_11', '?']
- Name: "VSRAH_V0"
  Mnemonic: "VSRAH"
  Description: "Vector Shift Right Algebraic Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['836', 'XO_11', '?']
- Name: "VSRAW_V0"
  Mnemonic: "VSRAW"
  Description: "Vector Shift Right Algebraic Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['900', 'XO_11', '?']
- Name: "VSRB_V0"
  Mnemonic: "VSRB"
  Description: "Vector Shift Right Byte"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['516', 'XO_11', '?']
- Name: "VSRH_V0"
  Mnemonic: "VSRH"
  Description: "Vector Shift Right Halfword"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['580', 'XO_11', '?']
- Name: "VSRO_V0"
  Mnemonic: "VSRO"
  Description: "Vector Shift Right by Octet"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1100', 'XO_11', '?']
- Name: "VSRW_V0"
  Mnemonic: "VSRW"
  Description: "Vector Shift Right Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['644', 'XO_11', '?']
- Name: "VSUBCUW_V0"
  Mnemonic: "VSUBCUW"
  Description: "Vector Subtract and Write Carry-Out Unsigned Word"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1408', 'XO_11', '?']
- Name: "VSUBFP_V0"
  Mnemonic: "VSUBFP"
  Description: "Vector Subtract Single-Precision"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['74', 'XO_11', '?']
- Name: "VSUBSBS_V0"
  Mnemonic: "VSUBSBS"
  Description: "Vector Subtract Signed Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1792', 'XO_11', '?']
- Name: "VSUBSHS_V0"
  Mnemonic: "VSUBSHS"
  Description: "Vector Subtract Signed Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1856', 'XO_11', '?']
- Name: "VSUBSWS_V0"
  Mnemonic: "VSUBSWS"
  Description: "Vector Subtract Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1920', 'XO_11', '?']
- Name: "VSUBUBM_V0"
  Mnemonic: "VSUBUBM"
  Description: "Vector Subtract Unsigned Byte Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1024', 'XO_11', '?']
- Name: "VSUBUBS_V0"
  Mnemonic: "VSUBUBS"
  Description: "Vector Subtract Unsigned Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1536', 'XO_11', '?']
- Name: "VSUBUHM_V0"
  Mnemonic: "VSUBUHM"
  Description: "Vector Subtract Unsigned Halfword Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1088', 'XO_11', '?']
- Name: "VSUBUHS_V0"
  Mnemonic: "VSUBUHS"
  Description: "Vector Subtract Unsigned Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1600', 'XO_11', '?']
- Name: "VSUBUWM_V0"
  Mnemonic: "VSUBUWM"
  Description: "Vector Subtract Unsigned Word Modulo"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1152', 'XO_11', '?']
- Name: "VSUBUWS_V0"
  Mnemonic: "VSUBUWS"
  Description: "Vector Subtract Unsigned Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1664', 'XO_11', '?']
- Name: "VSUM2SWS_V0"
  Mnemonic: "VSUM2SWS"
  Description: "Vector Sum across Half Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1672', 'XO_11', '?']
- Name: "VSUM4SBS_V0"
  Mnemonic: "VSUM4SBS"
  Description: "Vector Sum across Quarter Signed Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1800', 'XO_11', '?']
- Name: "VSUM4SHS_V0"
  Mnemonic: "VSUM4SHS"
  Description: "Vector Sum across Quarter Signed Halfword Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1608', 'XO_11', '?']
- Name: "VSUM4UBS_V0"
  Mnemonic: "VSUM4UBS"
  Description: "Vector Sum across Quarter Unsigned Byte Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1544', 'XO_11', '?']
  ImplicitOperands:
    VSCR: ['VSCR', 'O']
- Name: "VSUMSWS_V0"
  Mnemonic: "VSUMSWS"
  Description: "Vector Sum across Signed Word Saturate"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1928', 'XO_11', '?']
  ImplicitOperands:
    VSCR: ['VSCR', 'O']
- Name: "VUPKHPX_V0"
  Mnemonic: "VUPKHPX"
  Description: "Vector Unpack High Pixel"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['846', 'XO_11', '?']
- Name: "VUPKHSB_V0"
  Mnemonic: "VUPKHSB"
  Description: "Vector Unpack High Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['526', 'XO_11', '?']
- Name: "VUPKHSH_V0"
  Mnemonic: "VUPKHSH"
  Description: "Vector Unpack High Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['590', 'XO_11', '?']
- Name: "VUPKLPX_V0"
  Mnemonic: "VUPKLPX"
  Description: "Vector Unpack Low Pixel"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['974', 'XO_11', '?']
- Name: "VUPKLSB_V0"
  Mnemonic: "VUPKLSB"
  Description: "Vector Unpack Low Signed Byte"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['654', 'XO_11', '?']
- Name: "VUPKLSH_V0"
  Mnemonic: "VUPKLSH"
  Description: "Vector Unpack Low Signed Halfword"
  Opcode: "4"
  Format: "VX_FORM_v01"
  Operands:
    XO_11: ['718', 'XO_11', '?']
- Name: "VXOR_V0"
  Mnemonic: "VXOR"
  Description: "Vector Logical XOR"
  Opcode: "4"
  Format: "VX_FORM_v00"
  Operands:
    XO_11: ['1220', 'XO_11', '?']
- Name: "XOR_V0"
  Mnemonic: "XOR"
  Description: "XOR (Rc=0)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['316', 'XO_10', '?']
    Rc: ['0', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
- Name: "XORx_V0"
  Mnemonic: "XOR."
  Description: "XOR (Rc=1)"
  Opcode: "1F"
  Format: "X_FORM_v42"
  Operands:
    XO_10: ['316', 'XO_10', '?']
    Rc: ['1', 'Rc', 'I']
    RA: ['GPR_regs', 'RA', 'O']
  ImplicitOperands:
    CR0: ['CR0', 'O']
    XER: ['XER', 'O']
- Name: "XORI_V0"
  Mnemonic: "XORI"
  Description: "XOR Immediate"
  Opcode: "1A"
  Format: "D_FORM_v07"
  Operands:
    RA: ['GPR_regs', 'RA', 'O']
- Name: "XORIS_V0"
  Mnemonic: "XORIS"
  Description: "XOR Immediate Shifted"
  Opcode: "1B"
  Format: "D_FORM_v07"
  Operands:
    RA: ['GPR_regs', 'RA', 'O']
- Name: "XSABSDP_V0"
  Mnemonic: "XSABSDP"
  Description: "VSX Scalar Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['345', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSADDDP_V0"
  Mnemonic: "XSADDDP"
  Description: "VSX Scalar Add Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['32', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCMPODP_V0"
  Mnemonic: "XSCMPODP"
  Description: "VSX Scalar Compare Ordered Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO_8: ['43', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCMPUDP_V0"
  Mnemonic: "XSCMPUDP"
  Description: "VSX Scalar Compare Unordered Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO_8: ['35', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCPSGNDP_V0"
  Mnemonic: "XSCPSGNDP"
  Description: "VSX Scalar Copy Sign Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['176', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVDPSP_V0"
  Mnemonic: "XSCVDPSP"
  Description: "VSX Scalar Convert Double-Precision to SinglePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['265', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVDPSXDS_V0"
  Mnemonic: "XSCVDPSXDS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Signed Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['344', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVDPSXWS_V0"
  Mnemonic: "XSCVDPSXWS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Signed Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['88', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVDPUXDS_V0"
  Mnemonic: "XSCVDPUXDS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['328', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVDPUXWS_V0"
  Mnemonic: "XSCVDPUXWS"
  Description: "VSX Scalar truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['72', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVSPDP_V0"
  Mnemonic: "XSCVSPDP"
  Description: "VSX Scalar Convert Single-Precision to DoublePrecision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['329', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVSXDDP_V0"
  Mnemonic: "XSCVSXDDP"
  Description: "VSX Scalar Convert and round Signed Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['376', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSCVUXDDP_V0"
  Mnemonic: "XSCVUXDDP"
  Description: "VSX Scalar Convert and round Unsigned Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['360', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSDIVDP_V0"
  Mnemonic: "XSDIVDP"
  Description: "VSX Scalar Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['56', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSMADDADP_V0"
  Mnemonic: "XSMADDADP"
  Description: "VSX Scalar Multiply-Add Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['33', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSMADDMDP_V0"
  Mnemonic: "XSMADDMDP"
  Description: "VSX Scalar Multiply-Add Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['41', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSMAXDP_V0"
  Mnemonic: "XSMAXDP"
  Description: "VSX Scalar Maximum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['160', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSMINDP_V0"
  Mnemonic: "XSMINDP"
  Description: "VSX Scalar Minimum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['168', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSMSUBADP_V0"
  Mnemonic: "XSMSUBADP"
  Description: "VSX Scalar Multiply-Subtract Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['49', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSMSUBMDP_V0"
  Mnemonic: "XSMSUBMDP"
  Description: "VSX Scalar Multiply-Subtract Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['57', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSMULDP_V0"
  Mnemonic: "XSMULDP"
  Description: "VSX Scalar Multiply Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['48', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSNABSDP_V0"
  Mnemonic: "XSNABSDP"
  Description: "VSX Scalar Negative Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['361', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSNEGDP_V0"
  Mnemonic: "XSNEGDP"
  Description: "VSX Scalar Negate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['377', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSNMADDADP_V0"
  Mnemonic: "XSNMADDADP"
  Description: "VSX Scalar Negative Multiply-Add Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['161', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSNMADDMDP_V0"
  Mnemonic: "XSNMADDMDP"
  Description: "VSX Scalar Negative Multiply-Add Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['169', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSNMSUBADP_V0"
  Mnemonic: "XSNMSUBADP"
  Description: "VSX Scalar Negative Multiply-Subtract Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['177', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSNMSUBMDP_V0"
  Mnemonic: "XSNMSUBMDP"
  Description: "VSX Scalar Negative Multiply-Subtract Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['185', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSRDPI_V0"
  Mnemonic: "XSRDPI"
  Description: "VSX Scalar Round to Double-Precision Integer"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['73', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSRDPIC_V0"
  Mnemonic: "XSRDPIC"
  Description: "VSX Scalar Round to Double-Precision Integer using Current rounding mode"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['107', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSRDPIM_V0"
  Mnemonic: "XSRDPIM"
  Description: "VSX Scalar Round to Double-Precision Integer toward -Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['121', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSRDPIP_V0"
  Mnemonic: "XSRDPIP"
  Description: "VSX Scalar Round to Double-Precision Integer toward +Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['105', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSRDPIZ_V0"
  Mnemonic: "XSRDPIZ"
  Description: "VSX Scalar Round to Double-Precision Integer toward Zero"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['89', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSREDP_V0"
  Mnemonic: "XSREDP"
  Description: "VSX Scalar Reciprocal Estimate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['90', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSRSQRTEDP_V0"
  Mnemonic: "XSRSQRTEDP"
  Description: "VSX Scalar Reciprocal Square Root Estimate DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['74', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSSQRTDP_V0"
  Mnemonic: "XSSQRTDP"
  Description: "VSX Scalar Square Root Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO: ['75', 'XO', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSSUBDP_V0"
  Mnemonic: "XSSUBDP"
  Description: "VSX Scalar Subtract Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['40', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSTDIVDP_V0"
  Mnemonic: "XSTDIVDP"
  Description: "VSX Scalar Test for software Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO_8: ['61', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XSTSQRTDP_V0"
  Mnemonic: "XSTSQRTDP"
  Description: "VSX Scalar Test for software Square Root DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v02"
  Operands:
    XO_9: ['106', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVABSDP_V0"
  Mnemonic: "XVABSDP"
  Description: "VSX Vector Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['473', 'XO_9', '?']
- Name: "XVABSSP_V0"
  Mnemonic: "XVABSSP"
  Description: "VSX Vector Absolute Value Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['409', 'XO_9', '?']
- Name: "XVADDDP_V0"
  Mnemonic: "XVADDDP"
  Description: "VSX Vector Add Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['96', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVADDSP_V0"
  Mnemonic: "XVADDSP"
  Description: "VSX Vector Add Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['64', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCMPEQDP_V0"
  Mnemonic: "XVCMPEQDP"
  Description: "VSX Vector Compare Equal To Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['99', 'XO_7', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCMPEQDPx_V0"
  Mnemonic: "XVCMPEQDP."
  Description: "VSX Vector Compare Equal To Double-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['99', 'XO_7', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR6: ['CR6', 'O']
- Name: "XVCMPEQSP_V0"
  Mnemonic: "XVCMPEQSP"
  Description: "VSX Vector Compare Equal To Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['67', 'XO_7', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCMPEQSPx_V0"
  Mnemonic: "XVCMPEQSP."
  Description: "VSX Vector Compare Equal To Single-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['67', 'XO_7', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR6: ['CR6', 'O']
- Name: "XVCMPGEDP_V0"
  Mnemonic: "XVCMPGEDP"
  Description: "VSX Vector Compare Greater Than or Equal To Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['115', 'XO_7', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCMPGEDPx_V0"
  Mnemonic: "XVCMPGEDP."
  Description: "VSX Vector Compare Greater Than or Equal To Double-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['115', 'XO_7', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR6: ['CR6', 'O']
- Name: "XVCMPGESP_V0"
  Mnemonic: "XVCMPGESP"
  Description: "VSX Vector Compare Greater Than or Equal To SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['83', 'XO_7', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCMPGESPx_V0"
  Mnemonic: "XVCMPGESP."
  Description: "VSX Vector Compare Greater Than or Equal To SinglePrecision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['83', 'XO_7', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR6: ['CR6', 'O']
- Name: "XVCMPGTDP_V0"
  Mnemonic: "XVCMPGTDP"
  Description: "VSX Vector Compare Greater Than Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['107', 'XO_7', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCMPGTDPx_V0"
  Mnemonic: "XVCMPGTDP."
  Description: "VSX Vector Compare Greater Than Double-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['107', 'XO_7', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR6: ['CR6', 'O']
- Name: "XVCMPGTSP_V0"
  Mnemonic: "XVCMPGTSP"
  Description: "VSX Vector Compare Greater Than Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['75', 'XO_7', '?']
    Rc: ['0', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCMPGTSPx_V0"
  Mnemonic: "XVCMPGTSP."
  Description: "VSX Vector Compare Greater Than Single-Precision & Record"
  Opcode: "3C"
  Format: "XX3_FORM_v01"
  Operands:
    XO_7: ['75', 'XO_7', '?']
    Rc: ['1', 'Rc', 'I']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
    CR6: ['CR6', 'O']
- Name: "XVCPSGNDP_V0"
  Mnemonic: "XVCPSGNDP"
  Description: "VSX Vector Copy Sign Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['240', 'XO_8', '?']
- Name: "XVCPSGNSP_V0"
  Mnemonic: "XVCPSGNSP"
  Description: "VSX Vector Copy Sign Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['208', 'XO_8', '?']
- Name: "XVCVDPSP_V0"
  Mnemonic: "XVCVDPSP"
  Description: "VSX Vector round and Convert Double-Precision to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['393', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVDPSXDS_V0"
  Mnemonic: "XVCVDPSXDS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Signed Fixed-Point Doubleword Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['472', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVDPSXWS_V0"
  Mnemonic: "XVCVDPSXWS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Signed Fixed-Point Word Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['216', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVDPUXDS_V0"
  Mnemonic: "XVCVDPUXDS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['456', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVDPUXWS_V0"
  Mnemonic: "XVCVDPUXWS"
  Description: "VSX Vector truncate Double-Precision to integer and Convert to Unsigned Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['200', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSPDP_V0"
  Mnemonic: "XVCVSPDP"
  Description: "VSX Vector Convert Single-Precision to DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['457', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSPSXDS_V0"
  Mnemonic: "XVCVSPSXDS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Signed Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['408', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSPSXWS_V0"
  Mnemonic: "XVCVSPSXWS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Signed Fixed-Point Word format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['152', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSPUXDS_V0"
  Mnemonic: "XVCVSPUXDS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Unsigned Fixed-Point Doubleword format with Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['392', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSPUXWS_V0"
  Mnemonic: "XVCVSPUXWS"
  Description: "VSX Vector truncate Single-Precision to integer and Convert to Unsigned Fixed-Point Word Saturate"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['136', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSXDDP_V0"
  Mnemonic: "XVCVSXDDP"
  Description: "VSX Vector Convert and round Signed Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['504', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSXDSP_V0"
  Mnemonic: "XVCVSXDSP"
  Description: "VSX Vector Convert and round Signed Fixed-Point Doubleword to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['440', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSXWDP_V0"
  Mnemonic: "XVCVSXWDP"
  Description: "VSX Vector Convert Signed Fixed-Point Word to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['248', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVSXWSP_V0"
  Mnemonic: "XVCVSXWSP"
  Description: "VSX Vector Convert and round Signed Fixed-Point Word to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['184', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVUXDDP_V0"
  Mnemonic: "XVCVUXDDP"
  Description: "VSX Vector Convert and round Unsigned Fixed-Point Doubleword to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['488', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVUXDSP_V0"
  Mnemonic: "XVCVUXDSP"
  Description: "VSX Vector Convert and round Unsigned Fixed-Point Doubleword to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['424', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVUXWDP_V0"
  Mnemonic: "XVCVUXWDP"
  Description: "VSX Vector Convert Unsigned Fixed-Point Word to Double-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['232', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVCVUXWSP_V0"
  Mnemonic: "XVCVUXWSP"
  Description: "VSX Vector Convert and round Unsigned Fixed-Point Word to Single-Precision format"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['168', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVDIVDP_V0"
  Mnemonic: "XVDIVDP"
  Description: "VSX Vector Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['120', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVDIVSP_V0"
  Mnemonic: "XVDIVSP"
  Description: "VSX Vector Divide Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['88', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMADDADP_V0"
  Mnemonic: "XVMADDADP"
  Description: "VSX Vector Multiply-Add Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['97', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMADDASP_V0"
  Mnemonic: "XVMADDASP"
  Description: "VSX Vector Multiply-Add Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['65', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMADDMDP_V0"
  Mnemonic: "XVMADDMDP"
  Description: "VSX Vector Multiply-Add Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['105', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMADDMSP_V0"
  Mnemonic: "XVMADDMSP"
  Description: "VSX Vector Multiply-Add Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['73', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMAXDP_V0"
  Mnemonic: "XVMAXDP"
  Description: "VSX Vector Maximum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['224', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMAXSP_V0"
  Mnemonic: "XVMAXSP"
  Description: "VSX Vector Maximum Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['192', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMINDP_V0"
  Mnemonic: "XVMINDP"
  Description: "VSX Vector Minimum Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['232', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMINSP_V0"
  Mnemonic: "XVMINSP"
  Description: "VSX Vector Minimum Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['200', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMSUBADP_V0"
  Mnemonic: "XVMSUBADP"
  Description: "VSX Vector Multiply-Subtract Type-A Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['113', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMSUBASP_V0"
  Mnemonic: "XVMSUBASP"
  Description: "VSX Vector Multiply-Subtract Type-A Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['81', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMSUBMDP_V0"
  Mnemonic: "XVMSUBMDP"
  Description: "VSX Vector Multiply-Subtract Type-M Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['121', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMSUBMSP_V0"
  Mnemonic: "XVMSUBMSP"
  Description: "VSX Vector Multiply-Subtract Type-M Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['89', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMULDP_V0"
  Mnemonic: "XVMULDP"
  Description: "VSX Vector Multiply Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['112', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVMULSP_V0"
  Mnemonic: "XVMULSP"
  Description: "VSX Vector Multiply Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['80', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNABSDP_V0"
  Mnemonic: "XVNABSDP"
  Description: "VSX Vector Negative Absolute Value Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['489', 'XO_9', '?']
- Name: "XVNABSSP_V0"
  Mnemonic: "XVNABSSP"
  Description: "VSX Vector Negative Absolute Value Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['425', 'XO_9', '?']
- Name: "XVNEGDP_V0"
  Mnemonic: "XVNEGDP"
  Description: "VSX Vector Negate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['505', 'XO_9', '?']
- Name: "XVNEGSP_V0"
  Mnemonic: "XVNEGSP"
  Description: "VSX Vector Negate Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['441', 'XO_9', '?']
- Name: "XVNMADDADP_V0"
  Mnemonic: "XVNMADDADP"
  Description: "VSX Vector Negative Multiply-Add Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['225', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNMADDASP_V0"
  Mnemonic: "XVNMADDASP"
  Description: "VSX Vector Negative Multiply-Add Type-A SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['193', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNMADDMDP_V0"
  Mnemonic: "XVNMADDMDP"
  Description: "VSX Vector Negative Multiply-Add Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['233', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNMADDMSP_V0"
  Mnemonic: "XVNMADDMSP"
  Description: "VSX Vector Negative Multiply-Add Type-M SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['201', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNMSUBADP_V0"
  Mnemonic: "XVNMSUBADP"
  Description: "VSX Vector Negative Multiply-Subtract Type-A DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['241', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNMSUBASP_V0"
  Mnemonic: "XVNMSUBASP"
  Description: "VSX Vector Negative Multiply-Subtract Type-A SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['209', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNMSUBMDP_V0"
  Mnemonic: "XVNMSUBMDP"
  Description: "VSX Vector Negative Multiply-Subtract Type-M DoublePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['249', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVNMSUBMSP_V0"
  Mnemonic: "XVNMSUBMSP"
  Description: "VSX Vector Negative Multiply-Subtract Type-M SinglePrecision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['217', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRDPI_V0"
  Mnemonic: "XVRDPI"
  Description: "VSX Vector Round to Double-Precision Integer"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['201', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRDPIC_V0"
  Mnemonic: "XVRDPIC"
  Description: "VSX Vector Round to Double-Precision Integer using Current rounding mode"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['235', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRDPIM_V0"
  Mnemonic: "XVRDPIM"
  Description: "VSX Vector Round to Double-Precision Integer toward -Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['249', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRDPIP_V0"
  Mnemonic: "XVRDPIP"
  Description: "VSX Vector Round to Double-Precision Integer toward +Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['233', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRDPIZ_V0"
  Mnemonic: "XVRDPIZ"
  Description: "VSX Vector Round to Double-Precision Integer toward Zero"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['217', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVREDP_V0"
  Mnemonic: "XVREDP"
  Description: "VSX Vector Reciprocal Estimate Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['218', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRESP_V0"
  Mnemonic: "XVRESP"
  Description: "VSX Vector Reciprocal Estimate Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['154', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRSPI_V0"
  Mnemonic: "XVRSPI"
  Description: "VSX Vector Round to Single-Precision Integer"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['137', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRSPIC_V0"
  Mnemonic: "XVRSPIC"
  Description: "VSX Vector Round to Single-Precision Integer using Current rounding mode"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['171', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRSPIM_V0"
  Mnemonic: "XVRSPIM"
  Description: "VSX Vector Round to Single-Precision Integer toward -Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['185', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRSPIP_V0"
  Mnemonic: "XVRSPIP"
  Description: "VSX Vector Round to Single-Precision Integer toward +Infinity"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['169', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRSPIZ_V0"
  Mnemonic: "XVRSPIZ"
  Description: "VSX Vector Round to Single-Precision Integer toward Zero"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['153', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRSQRTEDP_V0"
  Mnemonic: "XVRSQRTEDP"
  Description: "VSX Vector Reciprocal Square Root Estimate DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['202', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVRSQRTESP_V0"
  Mnemonic: "XVRSQRTESP"
  Description: "VSX Vector Reciprocal Square Root Estimate SinglePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['138', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVSQRTDP_V0"
  Mnemonic: "XVSQRTDP"
  Description: "VSX Vector Square Root Double-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['203', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVSQRTSP_V0"
  Mnemonic: "XVSQRTSP"
  Description: "VSX Vector Square Root Single-Precision"
  Opcode: "3C"
  Format: "XX2_FORM_v00"
  Operands:
    XO_9: ['139', 'XO_9', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVSUBDP_V0"
  Mnemonic: "XVSUBDP"
  Description: "VSX Vector Subtract Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['104', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVSUBSP_V0"
  Mnemonic: "XVSUBSP"
  Description: "VSX Vector Subtract Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['72', 'XO_8', '?']
  ImplicitOperands:
    FPSCR: ['FPSCR', 'IO']
- Name: "XVTDIVDP_V0"
  Mnemonic: "XVTDIVDP"
  Description: "VSX Vector Test for software Divide Double-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO_8: ['125', 'XO_8', '?']
- Name: "XVTDIVSP_V0"
  Mnemonic: "XVTDIVSP"
  Description: "VSX Vector Test for software Divide Single-Precision"
  Opcode: "3C"
  Format: "XX3_FORM_v02"
  Operands:
    XO_8: ['93', 'XO_8', '?']
- Name: "XVTSQRTDP_V0"
  Mnemonic: "XVTSQRTDP"
  Description: "VSX Vector Test for software Square Root DoublePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v02"
  Operands:
    XO_9: ['234', 'XO_9', '?']
- Name: "XVTSQRTSP_V0"
  Mnemonic: "XVTSQRTSP"
  Description: "VSX Vector Test for software Square Root SinglePrecision"
  Opcode: "3C"
  Format: "XX2_FORM_v02"
  Operands:
    XO_9: ['170', 'XO_9', '?']
- Name: "XXLAND_V0"
  Mnemonic: "XXLAND"
  Description: "VSX Logical AND"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['130', 'XO_8', '?']
- Name: "XXLANDC_V0"
  Mnemonic: "XXLANDC"
  Description: "VSX Logical AND with Complement"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['138', 'XO_8', '?']
- Name: "XXLNOR_V0"
  Mnemonic: "XXLNOR"
  Description: "VSX Logical NOR"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['162', 'XO_8', '?']
- Name: "XXLOR_V0"
  Mnemonic: "XXLOR"
  Description: "VSX Logical OR"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['146', 'XO_8', '?']
- Name: "XXLXOR_V0"
  Mnemonic: "XXLXOR"
  Description: "VSX Logical XOR"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['154', 'XO_8', '?']
- Name: "XXMRGHW_V0"
  Mnemonic: "XXMRGHW"
  Description: "VSX Merge High Word"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['18', 'XO_8', '?']
- Name: "XXMRGLW_V0"
  Mnemonic: "XXMRGLW"
  Description: "VSX Merge Low Word"
  Opcode: "3C"
  Format: "XX3_FORM_v00"
  Operands:
    XO_8: ['50', 'XO_8', '?']
- Name: "XXPERMDI_V0"
  Mnemonic: "XXPERMDI"
  Description: "VSX Permute Doubleword Immediate"
  Opcode: "3C"
  Format: "XX3_FORM_v04"
  Operands:
    XO_5: ['10', 'XO_5', '?']
- Name: "XXSEL_V0"
  Mnemonic: "XXSEL"
  Description: "VSX Select"
  Opcode: "3C"
  Format: "XX4_FORM_v00"
  Operands:
    XO_2: ['3', 'XO_2', '?']
- Name: "XXSLDWI_V0"
  Mnemonic: "XXSLDWI"
  Description: "VSX Shift Left Double by Word Immediate"
  Opcode: "3C"
  Format: "XX3_FORM_v03"
  Operands:
    XO_5: ['2', 'XO_5', '?']
- Name: "XXSPLTW_V0"
  Mnemonic: "XXSPLTW"
  Description: "VSX Splat Word"
  Opcode: "3C"
  Format: "XX2_FORM_v01"
  Operands:
    XO_9: ['164', 'XO_9', '?']

