<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:28:19.466+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:27:57.931+0100"/>
        <logs message="ERROR: [SIM 211-100] CSim file generation failed: compilation error(s)." projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:25:50.149+0100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:24:40.078+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set m1__m2__distc__ap_local_deadlock__ap_return__return_group [add_wave_group m1__m2__distc__ap_local_deadlock__ap_return__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/interrupt -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_BRESP -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_BREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_BVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RRESP -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RDATA -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_RVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_ARREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_ARVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_ARADDR -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WSTRB -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WDATA -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_WVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_AWREADY -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_AWVALID -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/s_axi_CRTLS_AWADDR -into $m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_local_block -into $return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_gravity_top/AESL_inst_gravity/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_gravity_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_gravity_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_gravity_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_gravity_top/LENGTH_m1 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_gravity_top/LENGTH_m2 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_gravity_top/LENGTH_distc -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_gravity_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group [add_wave_group m1__m2__distc__ap_local_deadlock__ap_return__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_gravity_top/CRTLS_INTERRUPT -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_BRESP -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_BREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_BVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_RRESP -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_RDATA -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_RREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_RVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_ARREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_ARVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_ARADDR -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_WSTRB -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_WDATA -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_WREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_WVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_AWREADY -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_AWVALID -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_gravity_top/CRTLS_AWADDR -into $tb_m1__m2__distc__ap_local_deadlock__ap_return__return_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xA;## add_wave /apatb_gravity_top/ap_local_block -into $tb_return_group -radix hex&#xA;## save_wave_config gravity.wcfg&#xA;## run all&#xA;Note: simulation done!&#xA;Time: 7755 ns  Iteration: 1  Process: /apatb_gravity_top/generate_sim_done_proc  File: /home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 7755 ns  Iteration: 1  Process: /apatb_gravity_top/generate_sim_done_proc  File: /home/sam/git_workspace/floating-point-axi-lite-slave-interface-/axi_lite_slave_gravity/solution1/sim/vhdl/gravity.autotb.vhd&#xA;$finish called at time : 7755 ns&#xA;## quit" projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:34:38.490+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:34:26.596+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gravity_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:34:21.938+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:34:20.260+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="axi_lite_slave_gravity" solutionName="solution1" date="2022-02-25T00:34:18.592+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
