{
  "memspec": {
    "memoryId": "ddr4",
    "memoryType": "DDR4",
    "memarchitecturespec": {
      "nbrOfChannels": 0,
      "nbrOfColumns": 1024,
      "nbrOfRows": 65536,
      "width": 8,
      "burstLength": 8,
      "maxBurstLength": 8,
      "dataRate": 2,
      "nbrOfBankGroups": 2,
      "nbrOfBanks": 16,
      "nbrOfRanks": 1,
      "nbrOfDevices": 1,
      "RefMode": 1
    },
    "mempowerspec": {
      "vdd": 1.2,
      "idd0": 56.25e-3,
      "idd2n": 33.75e-3,
      "idd3n": 39.5e-3,
      "idd4r": 157.5e-3,
      "idd4w": 135.0e-3,
      "idd6n": 20.20e-3,
      "idd2p": 17.0e-3,
      "idd3p": 22.5e-3,
      "idd5B": 118.0e-3,
      "idd5F2": 118.0e-3,
      "idd5F4": 118.0e-3,
      "vpp": 1.2,
      "ipp0": 0,
      "ipp2n": 0,
      "ipp3n": 0,
      "ipp4r": 0,
      "ipp4w": 0,
      "ipp6n": 0,
      "ipp2p": 0,
      "ipp3p": 0,
      "ipp5B": 0,
      "ipp5F2": 0,
      "ipp5F4": 0,
      "vddq": 1.2,
      "iBeta_vdd": 56.25e-3,
      "iBeta_vpp": 0
    },
    "memtimingspec": {
      "tCK": 0.76923076923076923076923076923077e-9,
      "CKE": 0,
      "CKESR": 0,
      "RAS": 10,
      "RC": 0,
      "RCD": 13,
      "RL": 0,
      "RPRE": 0,
      "RTP": 5,
      "WL": 5,
      "WPRE": 0,
      "WR": 5,
      "XP": 0,
      "XS": 0,
      "REFM": 0,
      "REFI": 0,
      "RFC1": 25,
      "RFC2": 0,
      "RFC4": 0,
      "RP": 10,
      "DQSCK": 0,
      "CCD_S": 0,
      "CCD_L": 0,
      "FAW": 0,
      "RRD_S": 0,
      "RRD_L": 0,
      "WTR_S": 0,
      "WTR_L": 0,
      "XPDLL": 0,
      "XSDLL": 0,
      "AL": 0,
      "ACTPDEN": 0,
      "PRPDEN": 0,
      "REFPDEN": 0,
      "RTRS": 0
    },
    "bankwisespec":{
      "factRho":0.5
    },
    "memimpedancespec": {
      "ck_termination": true,
      "ck_R_eq": 1e6,
      "ck_dyn_E": 1e-12,

      "ca_termination": true,
      "ca_R_eq": 1e6,
      "ca_dyn_E": 1e-12,

      "rdq_termination": true,
      "rdq_R_eq": 1e6,
      "rdq_dyn_E": 1e-12,
      "wdq_termination": true,
      "wdq_R_eq": 1e6,
      "wdq_dyn_E": 1e-12,

      "wdqs_termination": true,
      "wdqs_R_eq": 1e6,
      "wdqs_dyn_E": 1e-12,
      "rdqs_termination": true,
      "rdqs_R_eq": 1e6,
      "rdqs_dyn_E": 1e-12
    },
    "prepostamble":{
      "read_zeroes": 2.5,
      "write_zeroes": 2.5,
      "read_ones": 2.5,
      "write_ones": 2.5,
      "read_zeroes_to_ones": 2,
      "write_zeroes_to_ones": 2,
      "read_ones_to_zeroes": 2,
      "write_ones_to_zeroes": 2,
      "readMinTccd": 3,
      "writeMinTccd": 3
    }
  }
}


