{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697161494159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697161494175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 21:44:54 2023 " "Processing started: Thu Oct 12 21:44:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697161494175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161494175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161494175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697161494441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697161494441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697161501816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697161501816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697161501816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 0 0 " "Found 0 design units, including 0 entities, in source file imem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 0 0 " "Found 0 design units, including 0 entities, in source file dmem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697161501816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx.v 1 1 " "Found 1 design units, including 1 entities, in source file sx.v" { { "Info" "ISGN_ENTITY_NAME" "1 SX " "Found entity 1: SX" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697161501816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161501816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SX " "Elaborating entity \"SX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697161501863 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[16\] GND " "Pin \"bits32\[16\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[17\] GND " "Pin \"bits32\[17\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[18\] GND " "Pin \"bits32\[18\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[19\] GND " "Pin \"bits32\[19\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[20\] GND " "Pin \"bits32\[20\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[21\] GND " "Pin \"bits32\[21\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[22\] GND " "Pin \"bits32\[22\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[23\] GND " "Pin \"bits32\[23\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[24\] GND " "Pin \"bits32\[24\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[25\] GND " "Pin \"bits32\[25\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[26\] GND " "Pin \"bits32\[26\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[27\] GND " "Pin \"bits32\[27\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[28\] GND " "Pin \"bits32\[28\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[29\] GND " "Pin \"bits32\[29\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[30\] GND " "Pin \"bits32\[30\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bits32\[31\] GND " "Pin \"bits32\[31\]\" is stuck at GND" {  } { { "SX.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint4/SX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697161502362 "|SX|bits32[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697161502362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/checkpoint4/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/checkpoint4/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161502409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697161502597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697161502597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697161502753 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697161502753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697161502753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697161502769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 21:45:02 2023 " "Processing ended: Thu Oct 12 21:45:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697161502769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697161502769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697161502769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697161502769 ""}
