// Seed: 3699889546
module module_0 ();
  wire id_2 = id_1;
  wire id_3, id_4;
  assign module_1.type_7 = 0;
  wor id_6 = 1 ^ 1;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  id_6(
      .id_0(id_1),
      .id_1(1),
      .id_2(1),
      .id_3(id_0),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_1),
      .id_7(id_0),
      .id_8(id_2),
      .id_9(1),
      .id_10(1),
      .id_11(id_4 <= 1),
      .id_12(1),
      .id_13(id_3)
  );
  module_0 modCall_1 ();
endmodule
