Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_top_func_synth xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLDOWN
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_gene...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s32m64
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module unisims_ver.RAM32X1D
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_f...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rd_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_s...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_b...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_wr_l...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_dmem
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_memo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_xpm_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_rese...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_fifo...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32_axi_...
Compiling module xil_defaultlib.axi_dwidth_converter_s64m32
Compiling module xil_defaultlib.f_bio_axi_rslice
Compiling module xil_defaultlib.FPGA_REMPTY_SCALAFIFO_to_ASFIFO8...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.DP8X72
Compiling module xil_defaultlib.FPGA_SCALRPTR8x72_89
Compiling module xil_defaultlib.FPGA_SCALWPTR8x72_90
Compiling module xil_defaultlib.FPGA_SCALAFIFO8x72_88
Compiling module xil_defaultlib.sim_ASYNC_FIFO8X72_LATCH
Compiling module xil_defaultlib.FPGA_REMPTY_SCALAFIFO_to_ASFIFO8...
Compiling module xil_defaultlib.FPGA_SCALRPTR8x72
Compiling module xil_defaultlib.FPGA_SCALWPTR8x72
Compiling module xil_defaultlib.FPGA_SCALAFIFO8x72
Compiling module xil_defaultlib.sim_ASYNC_FIFO8X72_LATCH_55
Compiling module xil_defaultlib.f_aim_dflop_82
Compiling module xil_defaultlib.f_aim_dflop_85
Compiling module xil_defaultlib.f_aim_dflop_86
Compiling module xil_defaultlib.f_aim_rego_sync_83
Compiling module xil_defaultlib.f_aim_tflop_84
Compiling module xil_defaultlib.f_aim_pulse_sync
Compiling module xil_defaultlib.f_aim_dflop_80
Compiling module xil_defaultlib.f_aim_dflop_81
Compiling module xil_defaultlib.f_aim_rego_sync_56
Compiling module xil_defaultlib.f_aim_dflop_78
Compiling module xil_defaultlib.f_aim_dflop_79
Compiling module xil_defaultlib.f_aim_rego_sync_57
Compiling module xil_defaultlib.f_aim_dflop_73
Compiling module xil_defaultlib.f_aim_dflop_76
Compiling module xil_defaultlib.f_aim_dflop_77
Compiling module xil_defaultlib.f_aim_rego_sync_74
Compiling module xil_defaultlib.f_aim_tflop_75
Compiling module xil_defaultlib.f_aim_pulse_sync_58
Compiling module xil_defaultlib.f_aim_dflop_71
Compiling module xil_defaultlib.f_aim_dflop_72
Compiling module xil_defaultlib.f_aim_rego_sync_59
Compiling module xil_defaultlib.f_aim_dflop_69
Compiling module xil_defaultlib.f_aim_dflop_70
Compiling module xil_defaultlib.f_aim_rego_sync_60
Compiling module xil_defaultlib.f_aim_dflop_65
Compiling module xil_defaultlib.f_aim_dflop_67
Compiling module xil_defaultlib.f_aim_dflop_68
Compiling module xil_defaultlib.f_aim_rego_sync_66
Compiling module xil_defaultlib.f_aim_tflop
Compiling module xil_defaultlib.f_aim_pulse_sync_61
Compiling module xil_defaultlib.f_aim_dflop_63
Compiling module xil_defaultlib.f_aim_dflop_64
Compiling module xil_defaultlib.f_aim_rego_sync_62
Compiling module xil_defaultlib.f_bio_cdc
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.s2p_ram128x64
Compiling module xil_defaultlib.sim_Bisted_S2P128X64
Compiling module xil_defaultlib.s2p_ram64x72
Compiling module xil_defaultlib.sim_Bisted_S2P64X72
Compiling module xil_defaultlib.f_bio_cpum_ctrl
Compiling module xil_defaultlib.s2p_ram64x64
Compiling module xil_defaultlib.sim_Bisted_S2P64X64
Compiling module xil_defaultlib.sim_Bisted_S2P64X64_54
Compiling module xil_defaultlib.f_bio_cpus_ctrl
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.s1p_ram64x72
Compiling module xil_defaultlib.sim_Bisted_S1P64X72
Compiling module xil_defaultlib.f_bio_rx_ctrl
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.f_bio_rx_pkt
Compiling module xil_defaultlib.f_bio_tx_ctrl
Compiling module xil_defaultlib.f_bio_tx_pkt
Compiling module xil_defaultlib.f_bio_core
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_36
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_37
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_38
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_39
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_40
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_41
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_42
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_43
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_44
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_45
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_46
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_47
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_48
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_49
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_50
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_51
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_52
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_53
Compiling module xil_defaultlib.f_IOPAD_H_ALL
Compiling module xil_defaultlib.f_PAD_RGMII_DATA
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_19
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_20
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_21
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_22
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_23
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_24
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_25
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_26
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_27
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_28
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_29
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_30
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_31
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_32
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_33
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_34
Compiling module xil_defaultlib.f_PAD_RGMII_DATA_35
Compiling module xil_defaultlib.f_IOPAD_V_ALL
Compiling module xil_defaultlib.f_IOPAD_TOP
Compiling module xil_defaultlib.f_fbio_wrap
Compiling module xil_defaultlib.f_aim_dflop_17
Compiling module xil_defaultlib.f_aim_dflop_18
Compiling module xil_defaultlib.f_aim_reset_sync_8
Compiling module xil_defaultlib.f_aim_dflop_15
Compiling module xil_defaultlib.f_aim_dflop_16
Compiling module xil_defaultlib.f_aim_reset_sync_9
Compiling module xil_defaultlib.f_aim_dflop_13
Compiling module xil_defaultlib.f_aim_dflop_14
Compiling module xil_defaultlib.f_aim_reset_sync_10
Compiling module xil_defaultlib.f_aim_dflop_11
Compiling module xil_defaultlib.f_aim_dflop_12
Compiling module xil_defaultlib.f_aim_rego_sync
Compiling module xil_defaultlib.f_bio_rst_ctrl
Compiling module xil_defaultlib.f_fbio_top
Compiling module xil_defaultlib.f_aim_dflop_6
Compiling module xil_defaultlib.f_aim_dflop_7
Compiling module xil_defaultlib.f_aim_reset_sync
Compiling module xil_defaultlib.f_aim_dflop_4
Compiling module xil_defaultlib.f_aim_dflop_5
Compiling module xil_defaultlib.f_aim_reset_sync_1
Compiling module xil_defaultlib.f_aim_dflop
Compiling module xil_defaultlib.f_aim_dflop_3
Compiling module xil_defaultlib.f_aim_reset_sync_2
Compiling module xil_defaultlib.fbio_fpga
Compiling module xil_defaultlib.aim_dflop
Compiling module xil_defaultlib.aim_dflop_0
Compiling module xil_defaultlib.aim_reset_sync
Compiling module xil_defaultlib.axi_bus_m32_bridge
Compiling module xil_defaultlib.axi_slave
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=57.25...
Compiling module xil_defaultlib.pll0_clk_wiz
Compiling module xil_defaultlib.pll0
Compiling module xil_defaultlib.soc_top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_func_synth
