/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2015
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *     dcl_pmic6353_hw.h
 *
 * Project:
 * --------
 *     MOLY Software
 *
 * Description:
 * ------------
 *     This file is for PMIC 6353
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 * HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef __DCL_PMIC6353_HW_H_STRUCT__
#define __DCL_PMIC6353_HW_H_STRUCT__

#include "dcl_pmic_features.h"

#ifdef PMIC_6353_REG_API

#define MT6353_PMIC_REG_BASE 	(0x0000)

#define MT6353_STRUP_CON0                      (MT6353_PMIC_REG_BASE + 0x0000)
#define MT6353_STRUP_CON1                      (MT6353_PMIC_REG_BASE + 0x0002)
#define MT6353_STRUP_CON2                      (MT6353_PMIC_REG_BASE + 0x0004)
#define MT6353_STRUP_CON3                      (MT6353_PMIC_REG_BASE + 0x0006)
#define MT6353_STRUP_CON4                      (MT6353_PMIC_REG_BASE + 0x0008)
#define MT6353_STRUP_CON5                      (MT6353_PMIC_REG_BASE + 0x000A)
#define MT6353_STRUP_CON6                      (MT6353_PMIC_REG_BASE + 0x000C)
#define MT6353_STRUP_CON7                      (MT6353_PMIC_REG_BASE + 0x000E)
#define MT6353_STRUP_CON8                      (MT6353_PMIC_REG_BASE + 0x0010)
#define MT6353_STRUP_CON9                      (MT6353_PMIC_REG_BASE + 0x0012)
#define MT6353_STRUP_CON10                     (MT6353_PMIC_REG_BASE + 0x0014)
#define MT6353_STRUP_CON11                     (MT6353_PMIC_REG_BASE + 0x0016)
#define MT6353_STRUP_CON12                     (MT6353_PMIC_REG_BASE + 0x0018)
#define MT6353_STRUP_CON13                     (MT6353_PMIC_REG_BASE + 0x001A)
#define MT6353_STRUP_CON14                     (MT6353_PMIC_REG_BASE + 0x001C)
#define MT6353_STRUP_CON15                     (MT6353_PMIC_REG_BASE + 0x001E)
#define MT6353_STRUP_CON16                     (MT6353_PMIC_REG_BASE + 0x0020)
#define MT6353_STRUP_CON17                     (MT6353_PMIC_REG_BASE + 0x0022)
#define MT6353_STRUP_ANA_CON0                  (MT6353_PMIC_REG_BASE + 0x0024)
#define MT6353_STRUP_ANA_CON1                  (MT6353_PMIC_REG_BASE + 0x0026)
#define MT6353_TYPE_C_PHY_RG_0                 (MT6353_PMIC_REG_BASE + 0x0100)
#define MT6353_TYPE_C_PHY_RG_CC_RESERVE_CSR    (MT6353_PMIC_REG_BASE + 0x0102)
#define MT6353_TYPE_C_VCMP_CTRL                (MT6353_PMIC_REG_BASE + 0x0104)
#define MT6353_TYPE_C_CTRL                     (MT6353_PMIC_REG_BASE + 0x0106)
#define MT6353_TYPE_C_CC_SW_CTRL               (MT6353_PMIC_REG_BASE + 0x010a)
#define MT6353_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL (MT6353_PMIC_REG_BASE + 0x010c)
#define MT6353_TYPE_C_CC_VOL_DEBOUCE_CNT_VAL   (MT6353_PMIC_REG_BASE + 0x010e)
#define MT6353_TYPE_C_DRP_SRC_CNT_VAL_0        (MT6353_PMIC_REG_BASE + 0x0110)
#define MT6353_TYPE_C_DRP_SNK_CNT_VAL_0        (MT6353_PMIC_REG_BASE + 0x0114)
#define MT6353_TYPE_C_DRP_TRY_CNT_VAL_0        (MT6353_PMIC_REG_BASE + 0x0118)
#define MT6353_TYPE_C_DRP_TRY_WAIT_CNT_VAL_0   (MT6353_PMIC_REG_BASE + 0x011c)
#define MT6353_TYPE_C_DRP_TRY_WAIT_CNT_VAL_1   (MT6353_PMIC_REG_BASE + 0x011e)
#define MT6353_TYPE_C_CC_SRC_DEFAULT_DAC_VAL   (MT6353_PMIC_REG_BASE + 0x0120)
#define MT6353_TYPE_C_CC_SRC_15_DAC_VAL        (MT6353_PMIC_REG_BASE + 0x0122)
#define MT6353_TYPE_C_CC_SRC_30_DAC_VAL        (MT6353_PMIC_REG_BASE + 0x0124)
#define MT6353_TYPE_C_CC_SNK_DAC_VAL_0         (MT6353_PMIC_REG_BASE + 0x0128)
#define MT6353_TYPE_C_CC_SNK_DAC_VAL_1         (MT6353_PMIC_REG_BASE + 0x012a)
#define MT6353_TYPE_C_INTR_EN_0                (MT6353_PMIC_REG_BASE + 0x0130)
#define MT6353_TYPE_C_INTR_EN_2                (MT6353_PMIC_REG_BASE + 0x0134)
#define MT6353_TYPE_C_INTR_0                   (MT6353_PMIC_REG_BASE + 0x0138)
#define MT6353_TYPE_C_INTR_2                   (MT6353_PMIC_REG_BASE + 0x013C)
#define MT6353_TYPE_C_CC_STATUS                (MT6353_PMIC_REG_BASE + 0x0140)
#define MT6353_TYPE_C_PWR_STATUS               (MT6353_PMIC_REG_BASE + 0x0142)
#define MT6353_TYPE_C_PHY_RG_CC1_RESISTENCE_0  (MT6353_PMIC_REG_BASE + 0x0144)
#define MT6353_TYPE_C_PHY_RG_CC1_RESISTENCE_1  (MT6353_PMIC_REG_BASE + 0x0146)
#define MT6353_TYPE_C_PHY_RG_CC2_RESISTENCE_0  (MT6353_PMIC_REG_BASE + 0x0148)
#define MT6353_TYPE_C_PHY_RG_CC2_RESISTENCE_1  (MT6353_PMIC_REG_BASE + 0x014a)
#define MT6353_TYPE_C_CC_SW_FORCE_MODE_ENABLE  (MT6353_PMIC_REG_BASE + 0x0160)
#define MT6353_TYPE_C_CC_SW_FORCE_MODE_VAL_0   (MT6353_PMIC_REG_BASE + 0x0164)
#define MT6353_TYPE_C_CC_SW_FORCE_MODE_VAL_1   (MT6353_PMIC_REG_BASE + 0x0166)
#define MT6353_TYPE_C_CC_DAC_CALI_CTRL         (MT6353_PMIC_REG_BASE + 0x0170)
#define MT6353_TYPE_C_CC_DAC_CALI_RESULT       (MT6353_PMIC_REG_BASE + 0x0172)
#define MT6353_TYPE_C_DEBUG_PORT_SELECT_0      (MT6353_PMIC_REG_BASE + 0x0180)
#define MT6353_TYPE_C_DEBUG_PORT_SELECT_1      (MT6353_PMIC_REG_BASE + 0x0182)
#define MT6353_TYPE_C_DEBUG_MODE_SELECT        (MT6353_PMIC_REG_BASE + 0x0184)
#define MT6353_TYPE_C_DEBUG_OUT_READ_0         (MT6353_PMIC_REG_BASE + 0x0188)
#define MT6353_TYPE_C_DEBUG_OUT_READ_1         (MT6353_PMIC_REG_BASE + 0x018a)
#define MT6353_HWCID                           (MT6353_PMIC_REG_BASE + 0x0200)
#define MT6353_SWCID                           (MT6353_PMIC_REG_BASE + 0x0202)
#define MT6353_TOP_CON                         (MT6353_PMIC_REG_BASE + 0x0204)
#define MT6353_TEST_OUT                        (MT6353_PMIC_REG_BASE + 0x0206)
#define MT6353_TEST_CON0                       (MT6353_PMIC_REG_BASE + 0x0208)
#define MT6353_TEST_CON1                       (MT6353_PMIC_REG_BASE + 0x020A)
#define MT6353_TESTMODE_SW                     (MT6353_PMIC_REG_BASE + 0x020C)
#define MT6353_EN_STATUS1                      (MT6353_PMIC_REG_BASE + 0x020E)
#define MT6353_EN_STATUS2                      (MT6353_PMIC_REG_BASE + 0x0210)
#define MT6353_OCSTATUS1                       (MT6353_PMIC_REG_BASE + 0x0212)
#define MT6353_OCSTATUS2                       (MT6353_PMIC_REG_BASE + 0x0214)
#define MT6353_PGDEBSTATUS0                    (MT6353_PMIC_REG_BASE + 0x0216)
#define MT6353_PGSTATUS0                       (MT6353_PMIC_REG_BASE + 0x0218)
#define MT6353_THERMALSTATUS                   (MT6353_PMIC_REG_BASE + 0x021A)
#define MT6353_TOPSTATUS                       (MT6353_PMIC_REG_BASE + 0x021C)
#define MT6353_TDSEL_CON                       (MT6353_PMIC_REG_BASE + 0x021E)
#define MT6353_RDSEL_CON                       (MT6353_PMIC_REG_BASE + 0x0220)
#define MT6353_SMT_CON0                        (MT6353_PMIC_REG_BASE + 0x0222)
#define MT6353_SMT_CON1                        (MT6353_PMIC_REG_BASE + 0x0224)
#define MT6353_SMT_CON2                        (MT6353_PMIC_REG_BASE + 0x0226)
#define MT6353_DRV_CON0                        (MT6353_PMIC_REG_BASE + 0x0228)
#define MT6353_DRV_CON1                        (MT6353_PMIC_REG_BASE + 0x022A)
#define MT6353_DRV_CON2                        (MT6353_PMIC_REG_BASE + 0x022C)
#define MT6353_DRV_CON3                        (MT6353_PMIC_REG_BASE + 0x022E)
#define MT6353_TOP_STATUS                      (MT6353_PMIC_REG_BASE + 0x0230)
#define MT6353_TOP_STATUS_SET                  (MT6353_PMIC_REG_BASE + 0x0232)
#define MT6353_TOP_STATUS_CLR                  (MT6353_PMIC_REG_BASE + 0x0234)
#define MT6353_CLK_RSV_CON0                    (MT6353_PMIC_REG_BASE + 0x0236)
#define MT6353_CLK_BUCK_CON0                   (MT6353_PMIC_REG_BASE + 0x0238)
#define MT6353_CLK_BUCK_CON0_SET               (MT6353_PMIC_REG_BASE + 0x023A)
#define MT6353_CLK_BUCK_CON0_CLR               (MT6353_PMIC_REG_BASE + 0x023C)
#define MT6353_CLK_BUCK_CON1                   (MT6353_PMIC_REG_BASE + 0x023E)
#define MT6353_CLK_BUCK_CON1_SET               (MT6353_PMIC_REG_BASE + 0x0240)
#define MT6353_CLK_BUCK_CON1_CLR               (MT6353_PMIC_REG_BASE + 0x0242)
#define MT6353_TOP_CLKSQ                       (MT6353_PMIC_REG_BASE + 0x0244)
#define MT6353_TOP_CLKSQ_SET                   (MT6353_PMIC_REG_BASE + 0x0246)
#define MT6353_TOP_CLKSQ_CLR                   (MT6353_PMIC_REG_BASE + 0x0248)
#define MT6353_TOP_CLKSQ_RTC                   (MT6353_PMIC_REG_BASE + 0x024A)
#define MT6353_TOP_CLKSQ_RTC_SET               (MT6353_PMIC_REG_BASE + 0x024C)
#define MT6353_TOP_CLKSQ_RTC_CLR               (MT6353_PMIC_REG_BASE + 0x024E)
#define MT6353_TOP_CLK_TRIM                    (MT6353_PMIC_REG_BASE + 0x0250)
#define MT6353_CLK_CKROOTTST_CON0              (MT6353_PMIC_REG_BASE + 0x0252)
#define MT6353_CLK_CKROOTTST_CON1              (MT6353_PMIC_REG_BASE + 0x0254)
#define MT6353_CLK_PDN_CON0                    (MT6353_PMIC_REG_BASE + 0x0256)
#define MT6353_CLK_PDN_CON0_SET                (MT6353_PMIC_REG_BASE + 0x0258)
#define MT6353_CLK_PDN_CON0_CLR                (MT6353_PMIC_REG_BASE + 0x025A)
#define MT6353_CLK_PDN_CON1                    (MT6353_PMIC_REG_BASE + 0x025C)
#define MT6353_CLK_PDN_CON1_SET                (MT6353_PMIC_REG_BASE + 0x025E)
#define MT6353_CLK_PDN_CON1_CLR                (MT6353_PMIC_REG_BASE + 0x0260)
#define MT6353_CLK_SEL_CON0                    (MT6353_PMIC_REG_BASE + 0x0262)
#define MT6353_CLK_SEL_CON0_SET                (MT6353_PMIC_REG_BASE + 0x0264)
#define MT6353_CLK_SEL_CON0_CLR                (MT6353_PMIC_REG_BASE + 0x0266)
#define MT6353_CLK_SEL_CON1                    (MT6353_PMIC_REG_BASE + 0x0268)
#define MT6353_CLK_SEL_CON1_SET                (MT6353_PMIC_REG_BASE + 0x026A)
#define MT6353_CLK_SEL_CON1_CLR                (MT6353_PMIC_REG_BASE + 0x026C)
#define MT6353_CLK_CKPDN_CON0                  (MT6353_PMIC_REG_BASE + 0x026E)
#define MT6353_CLK_CKPDN_CON0_SET              (MT6353_PMIC_REG_BASE + 0x0270)
#define MT6353_CLK_CKPDN_CON0_CLR              (MT6353_PMIC_REG_BASE + 0x0272)
#define MT6353_CLK_CKPDN_CON1                  (MT6353_PMIC_REG_BASE + 0x0274)
#define MT6353_CLK_CKPDN_CON1_SET              (MT6353_PMIC_REG_BASE + 0x0276)
#define MT6353_CLK_CKPDN_CON1_CLR              (MT6353_PMIC_REG_BASE + 0x0278)
#define MT6353_CLK_CKPDN_CON2                  (MT6353_PMIC_REG_BASE + 0x027A)
#define MT6353_CLK_CKPDN_CON2_SET              (MT6353_PMIC_REG_BASE + 0x027C)
#define MT6353_CLK_CKPDN_CON2_CLR              (MT6353_PMIC_REG_BASE + 0x027E)
#define MT6353_CLK_CKPDN_CON3                  (MT6353_PMIC_REG_BASE + 0x0280)
#define MT6353_CLK_CKPDN_CON3_SET              (MT6353_PMIC_REG_BASE + 0x0282)
#define MT6353_CLK_CKPDN_CON3_CLR              (MT6353_PMIC_REG_BASE + 0x0284)
#define MT6353_CLK_CKPDN_HWEN_CON0             (MT6353_PMIC_REG_BASE + 0x0286)
#define MT6353_CLK_CKPDN_HWEN_CON0_SET         (MT6353_PMIC_REG_BASE + 0x0288)
#define MT6353_CLK_CKPDN_HWEN_CON0_CLR         (MT6353_PMIC_REG_BASE + 0x028A)
#define MT6353_CLK_CKSEL_CON0                  (MT6353_PMIC_REG_BASE + 0x028C)
#define MT6353_CLK_CKSEL_CON0_SET              (MT6353_PMIC_REG_BASE + 0x028E)
#define MT6353_CLK_CKSEL_CON0_CLR              (MT6353_PMIC_REG_BASE + 0x0290)
#define MT6353_CLK_CKDIVSEL_CON0               (MT6353_PMIC_REG_BASE + 0x0292)
#define MT6353_CLK_CKDIVSEL_CON0_SET           (MT6353_PMIC_REG_BASE + 0x0294)
#define MT6353_CLK_CKDIVSEL_CON0_CLR           (MT6353_PMIC_REG_BASE + 0x0296)
#define MT6353_CLK_CKTSTSEL_CON0               (MT6353_PMIC_REG_BASE + 0x0298)
#define MT6353_TOP_RST_CON0                    (MT6353_PMIC_REG_BASE + 0x029A)
#define MT6353_TOP_RST_CON0_SET                (MT6353_PMIC_REG_BASE + 0x029C)
#define MT6353_TOP_RST_CON0_CLR                (MT6353_PMIC_REG_BASE + 0x029E)
#define MT6353_TOP_RST_CON1                    (MT6353_PMIC_REG_BASE + 0x02A0)
#define MT6353_TOP_RST_CON1_SET                (MT6353_PMIC_REG_BASE + 0x02A2)
#define MT6353_TOP_RST_CON1_CLR                (MT6353_PMIC_REG_BASE + 0x02A4)
#define MT6353_TOP_RST_CON2                    (MT6353_PMIC_REG_BASE + 0x02A6)
#define MT6353_TOP_RST_MISC                    (MT6353_PMIC_REG_BASE + 0x02A8)
#define MT6353_TOP_RST_MISC_SET                (MT6353_PMIC_REG_BASE + 0x02AA)
#define MT6353_TOP_RST_MISC_CLR                (MT6353_PMIC_REG_BASE + 0x02AC)
#define MT6353_TOP_RST_STATUS                  (MT6353_PMIC_REG_BASE + 0x02AE)
#define MT6353_TOP_RST_STATUS_SET              (MT6353_PMIC_REG_BASE + 0x02B0)
#define MT6353_TOP_RST_STATUS_CLR              (MT6353_PMIC_REG_BASE + 0x02B2)
#define MT6353_TOP_RST_RSV_CON0                (MT6353_PMIC_REG_BASE + 0x02B4)
#define MT6353_TOP_RST_RSV_CON1                (MT6353_PMIC_REG_BASE + 0x02B6)
#define MT6353_INT_CON0                        (MT6353_PMIC_REG_BASE + 0x02B8)
#define MT6353_INT_CON0_SET                    (MT6353_PMIC_REG_BASE + 0x02BA)
#define MT6353_INT_CON0_CLR                    (MT6353_PMIC_REG_BASE + 0x02BC)
#define MT6353_INT_CON1                        (MT6353_PMIC_REG_BASE + 0x02BE)
#define MT6353_INT_CON1_SET                    (MT6353_PMIC_REG_BASE + 0x02C0)
#define MT6353_INT_CON1_CLR                    (MT6353_PMIC_REG_BASE + 0x02C2)
#define MT6353_INT_CON2                        (MT6353_PMIC_REG_BASE + 0x02C4)
#define MT6353_INT_CON2_SET                    (MT6353_PMIC_REG_BASE + 0x02C6)
#define MT6353_INT_CON2_CLR                    (MT6353_PMIC_REG_BASE + 0x02C8)
#define MT6353_INT_CON3                        (MT6353_PMIC_REG_BASE + 0x02CA)
#define MT6353_INT_CON3_SET                    (MT6353_PMIC_REG_BASE + 0x02CC)
#define MT6353_INT_CON3_CLR                    (MT6353_PMIC_REG_BASE + 0x02CE)
#define MT6353_INT_MISC_CON                    (MT6353_PMIC_REG_BASE + 0x02D0)
#define MT6353_INT_MISC_CON_SET                (MT6353_PMIC_REG_BASE + 0x02D2)
#define MT6353_INT_MISC_CON_CLR                (MT6353_PMIC_REG_BASE + 0x02D4)
#define MT6353_INT_STATUS0                     (MT6353_PMIC_REG_BASE + 0x02D6)
#define MT6353_INT_STATUS1                     (MT6353_PMIC_REG_BASE + 0x02D8)
#define MT6353_INT_STATUS2                     (MT6353_PMIC_REG_BASE + 0x02DA)
#define MT6353_INT_STATUS3                     (MT6353_PMIC_REG_BASE + 0x02DC)
#define MT6353_OC_GEAR_0                       (MT6353_PMIC_REG_BASE + 0x02DE)
#define MT6353_SPK_CON0                        (MT6353_PMIC_REG_BASE + 0x02E0)
#define MT6353_SPK_CON1                        (MT6353_PMIC_REG_BASE + 0x02E2)
#define MT6353_SPK_CON2                        (MT6353_PMIC_REG_BASE + 0x02E4)
#define MT6353_SPK_CON3                        (MT6353_PMIC_REG_BASE + 0x02E6)
#define MT6353_SPK_CON4                        (MT6353_PMIC_REG_BASE + 0x02E8)
#define MT6353_SPK_CON5                        (MT6353_PMIC_REG_BASE + 0x02EA)
#define MT6353_SPK_CON6                        (MT6353_PMIC_REG_BASE + 0x02EC)
#define MT6353_SPK_CON7                        (MT6353_PMIC_REG_BASE + 0x02EE)
#define MT6353_SPK_CON8                        (MT6353_PMIC_REG_BASE + 0x02F0)
#define MT6353_SPK_CON9                        (MT6353_PMIC_REG_BASE + 0x02F2)
#define MT6353_SPK_CON10                       (MT6353_PMIC_REG_BASE + 0x02F4)
#define MT6353_SPK_CON11                       (MT6353_PMIC_REG_BASE + 0x02F6)
#define MT6353_SPK_CON12                       (MT6353_PMIC_REG_BASE + 0x02F8)
#define MT6353_SPK_CON13                       (MT6353_PMIC_REG_BASE + 0x02FA)
#define MT6353_SPK_CON14                       (MT6353_PMIC_REG_BASE + 0x02FC)
#define MT6353_SPK_CON15                       (MT6353_PMIC_REG_BASE + 0x02FE)
#define MT6353_SPK_CON16                       (MT6353_PMIC_REG_BASE + 0x0300)
#define MT6353_SPK_ANA_CON0                    (MT6353_PMIC_REG_BASE + 0x0302)
#define MT6353_SPK_ANA_CON1                    (MT6353_PMIC_REG_BASE + 0x0304)
#define MT6353_SPK_ANA_CON3                    (MT6353_PMIC_REG_BASE + 0x0306)
#define MT6353_FQMTR_CON0                      (MT6353_PMIC_REG_BASE + 0x0308)
#define MT6353_FQMTR_CON1                      (MT6353_PMIC_REG_BASE + 0x030A)
#define MT6353_FQMTR_CON2                      (MT6353_PMIC_REG_BASE + 0x030C)
#define MT6353_ISINK_ANA_CON_0                 (MT6353_PMIC_REG_BASE + 0x030E)
#define MT6353_ISINK0_CON0                     (MT6353_PMIC_REG_BASE + 0x0310)
#define MT6353_ISINK0_CON1                     (MT6353_PMIC_REG_BASE + 0x0312)
#define MT6353_ISINK0_CON2                     (MT6353_PMIC_REG_BASE + 0x0314)
#define MT6353_ISINK0_CON3                     (MT6353_PMIC_REG_BASE + 0x0316)
#define MT6353_ISINK1_CON0                     (MT6353_PMIC_REG_BASE + 0x0318)
#define MT6353_ISINK1_CON1                     (MT6353_PMIC_REG_BASE + 0x031A)
#define MT6353_ISINK1_CON2                     (MT6353_PMIC_REG_BASE + 0x031C)
#define MT6353_ISINK1_CON3                     (MT6353_PMIC_REG_BASE + 0x031E)
#define MT6353_ISINK_ANA1                      (MT6353_PMIC_REG_BASE + 0x0320)
#define MT6353_ISINK_PHASE_DLY                 (MT6353_PMIC_REG_BASE + 0x0322)
#define MT6353_ISINK_SFSTR                     (MT6353_PMIC_REG_BASE + 0x0324)
#define MT6353_ISINK_EN_CTRL                   (MT6353_PMIC_REG_BASE + 0x0326)
#define MT6353_ISINK_MODE_CTRL                 (MT6353_PMIC_REG_BASE + 0x0328)
#define MT6353_ISINK_ANA_CON0                  (MT6353_PMIC_REG_BASE + 0x032A)
#define MT6353_ISINK2_CON1                     (MT6353_PMIC_REG_BASE + 0x032C)
#define MT6353_ISINK3_CON1                     (MT6353_PMIC_REG_BASE + 0x032E)
#define MT6353_ISINK_PHASE_DLY_SMPL            (MT6353_PMIC_REG_BASE + 0x0330)
#define MT6353_ISINK_EN_CTRL_SMPL              (MT6353_PMIC_REG_BASE + 0x0332)
#define MT6353_CHRIND_CON0                     (MT6353_PMIC_REG_BASE + 0x0334)
#define MT6353_CHRIND_CON1                     (MT6353_PMIC_REG_BASE + 0x0336)
#define MT6353_CHRIND_CON2                     (MT6353_PMIC_REG_BASE + 0x0338)
#define MT6353_CHRIND_CON3                     (MT6353_PMIC_REG_BASE + 0x033A)
#define MT6353_CHRIND_EN_CTRL                  (MT6353_PMIC_REG_BASE + 0x033C)
#define MT6353_RG_SPI_CON                      (MT6353_PMIC_REG_BASE + 0x033E)
#define MT6353_DEW_DIO_EN                      (MT6353_PMIC_REG_BASE + 0x0340)
#define MT6353_DEW_READ_TEST                   (MT6353_PMIC_REG_BASE + 0x0342)
#define MT6353_DEW_WRITE_TEST                  (MT6353_PMIC_REG_BASE + 0x0344)
#define MT6353_DEW_CRC_SWRST                   (MT6353_PMIC_REG_BASE + 0x0346)
#define MT6353_DEW_CRC_EN                      (MT6353_PMIC_REG_BASE + 0x0348)
#define MT6353_DEW_CRC_VAL                     (MT6353_PMIC_REG_BASE + 0x034A)
#define MT6353_DEW_DBG_MON_SEL                 (MT6353_PMIC_REG_BASE + 0x034C)
#define MT6353_DEW_CIPHER_KEY_SEL              (MT6353_PMIC_REG_BASE + 0x034E)
#define MT6353_DEW_CIPHER_IV_SEL               (MT6353_PMIC_REG_BASE + 0x0350)
#define MT6353_DEW_CIPHER_EN                   (MT6353_PMIC_REG_BASE + 0x0352)
#define MT6353_DEW_CIPHER_RDY                  (MT6353_PMIC_REG_BASE + 0x0354)
#define MT6353_DEW_CIPHER_MODE                 (MT6353_PMIC_REG_BASE + 0x0356)
#define MT6353_DEW_CIPHER_SWRST                (MT6353_PMIC_REG_BASE + 0x0358)
#define MT6353_DEW_RDDMY_NO                    (MT6353_PMIC_REG_BASE + 0x035A)
#define MT6353_INT_TYPE_CON0                   (MT6353_PMIC_REG_BASE + 0x035C)
#define MT6353_INT_TYPE_CON0_SET               (MT6353_PMIC_REG_BASE + 0x035E)
#define MT6353_INT_TYPE_CON0_CLR               (MT6353_PMIC_REG_BASE + 0x0360)
#define MT6353_INT_TYPE_CON1                   (MT6353_PMIC_REG_BASE + 0x0362)
#define MT6353_INT_TYPE_CON1_SET               (MT6353_PMIC_REG_BASE + 0x0364)
#define MT6353_INT_TYPE_CON1_CLR               (MT6353_PMIC_REG_BASE + 0x0366)
#define MT6353_INT_TYPE_CON2                   (MT6353_PMIC_REG_BASE + 0x0368)
#define MT6353_INT_TYPE_CON2_SET               (MT6353_PMIC_REG_BASE + 0x036A)
#define MT6353_INT_TYPE_CON2_CLR               (MT6353_PMIC_REG_BASE + 0x036C)
#define MT6353_INT_TYPE_CON3                   (MT6353_PMIC_REG_BASE + 0x036E)
#define MT6353_INT_TYPE_CON3_SET               (MT6353_PMIC_REG_BASE + 0x0370)
#define MT6353_INT_TYPE_CON3_CLR               (MT6353_PMIC_REG_BASE + 0x0372)
#define MT6353_INT_STA                         (MT6353_PMIC_REG_BASE + 0x0374)
#define MT6353_BUCK_ALL_CON0                   (MT6353_PMIC_REG_BASE + 0x0400)
#define MT6353_BUCK_ALL_CON1                   (MT6353_PMIC_REG_BASE + 0x0402)
#define MT6353_BUCK_ALL_CON2                   (MT6353_PMIC_REG_BASE + 0x0404)
#define MT6353_BUCK_ALL_CON3                   (MT6353_PMIC_REG_BASE + 0x0406)
#define MT6353_BUCK_ALL_CON4                   (MT6353_PMIC_REG_BASE + 0x0408)
#define MT6353_BUCK_ALL_CON5                   (MT6353_PMIC_REG_BASE + 0x040A)
#define MT6353_BUCK_DLC_VPA_CON0               (MT6353_PMIC_REG_BASE + 0x040C)
#define MT6353_BUCK_DLC_VPA_CON1               (MT6353_PMIC_REG_BASE + 0x040E)
#define MT6353_BUCK_DLC_VPA_CON2               (MT6353_PMIC_REG_BASE + 0x0410)
#define MT6353_BUCK_TRACKING_CON0              (MT6353_PMIC_REG_BASE + 0x0412)
#define MT6353_BUCK_TRACKING_CON1              (MT6353_PMIC_REG_BASE + 0x0414)
#define MT6353_BUCK_TRACKING_CON2              (MT6353_PMIC_REG_BASE + 0x0416)
#define MT6353_BUCK_TRACKING_CON3              (MT6353_PMIC_REG_BASE + 0x0418)
#define MT6353_BUCK_ANA_MON_CON0               (MT6353_PMIC_REG_BASE + 0x041A)
#define MT6353_BUCK_ANA_MON_CON1               (MT6353_PMIC_REG_BASE + 0x041C)
#define MT6353_BUCK_OC_CON0                    (MT6353_PMIC_REG_BASE + 0x041E)
#define MT6353_BUCK_OC_CON1                    (MT6353_PMIC_REG_BASE + 0x0420)
#define MT6353_BUCK_OC_CON2                    (MT6353_PMIC_REG_BASE + 0x0422)
#define MT6353_BUCK_OC_CON3                    (MT6353_PMIC_REG_BASE + 0x0424)
#define MT6353_BUCK_OC_CON4                    (MT6353_PMIC_REG_BASE + 0x0426)
#define MT6353_BUCK_OC_VCORE_CON0              (MT6353_PMIC_REG_BASE + 0x0428)
#define MT6353_BUCK_OC_VCORE2_CON0             (MT6353_PMIC_REG_BASE + 0x042A)
#define MT6353_BUCK_OC_VPROC_CON0              (MT6353_PMIC_REG_BASE + 0x042C)
#define MT6353_BUCK_OC_VS1_CON0                (MT6353_PMIC_REG_BASE + 0x042E)
#define MT6353_BUCK_OC_VPA_CON0                (MT6353_PMIC_REG_BASE + 0x0430)
#define MT6353_SMPS_TOP_ANA_CON0               (MT6353_PMIC_REG_BASE + 0x0432)
#define MT6353_SMPS_TOP_ANA_CON1               (MT6353_PMIC_REG_BASE + 0x0434)
#define MT6353_SMPS_TOP_ANA_CON2               (MT6353_PMIC_REG_BASE + 0x0436)
#define MT6353_SMPS_TOP_ANA_CON3               (MT6353_PMIC_REG_BASE + 0x0438)
#define MT6353_SMPS_TOP_ANA_CON4               (MT6353_PMIC_REG_BASE + 0x043A)
#define MT6353_SMPS_TOP_ANA_CON5               (MT6353_PMIC_REG_BASE + 0x043C)
#define MT6353_SMPS_TOP_ANA_CON6               (MT6353_PMIC_REG_BASE + 0x043E)
#define MT6353_VPA_ANA_CON0                    (MT6353_PMIC_REG_BASE + 0x0440)
#define MT6353_VPA_ANA_CON1                    (MT6353_PMIC_REG_BASE + 0x0442)
#define MT6353_VPA_ANA_CON2                    (MT6353_PMIC_REG_BASE + 0x0444)
#define MT6353_VPA_ANA_CON3                    (MT6353_PMIC_REG_BASE + 0x0446)
#define MT6353_VCORE_ANA_CON0                  (MT6353_PMIC_REG_BASE + 0x0448)
#define MT6353_VCORE_ANA_CON1                  (MT6353_PMIC_REG_BASE + 0x044A)
#define MT6353_VCORE_ANA_CON2                  (MT6353_PMIC_REG_BASE + 0x044C)
#define MT6353_VCORE_ANA_CON3                  (MT6353_PMIC_REG_BASE + 0x044E)
#define MT6353_VCORE_ANA_CON4                  (MT6353_PMIC_REG_BASE + 0x0450)
#define MT6353_VPROC_ANA_CON0                  (MT6353_PMIC_REG_BASE + 0x0452)
#define MT6353_VPROC_ANA_CON1                  (MT6353_PMIC_REG_BASE + 0x0454)
#define MT6353_VPROC_ANA_CON2                  (MT6353_PMIC_REG_BASE + 0x0456)
#define MT6353_VPROC_ANA_CON3                  (MT6353_PMIC_REG_BASE + 0x0458)
#define MT6353_VPROC_ANA_CON4                  (MT6353_PMIC_REG_BASE + 0x045A)
#define MT6353_VS1_ANA_CON0                    (MT6353_PMIC_REG_BASE + 0x045C)
#define MT6353_VS1_ANA_CON1                    (MT6353_PMIC_REG_BASE + 0x045E)
#define MT6353_VS1_ANA_CON2                    (MT6353_PMIC_REG_BASE + 0x0460)
#define MT6353_VS1_ANA_CON3                    (MT6353_PMIC_REG_BASE + 0x0462)
#define MT6353_VS1_ANA_CON4                    (MT6353_PMIC_REG_BASE + 0x0464)
#define MT6353_BUCK_ANA_CON0                   (MT6353_PMIC_REG_BASE + 0x0466)
#define MT6353_BUCK_ANA_CON1                   (MT6353_PMIC_REG_BASE + 0x0468)
#define MT6353_VCORE2_ANA_CON0                 (MT6353_PMIC_REG_BASE + 0x046A)
#define MT6353_VCORE2_ANA_CON1                 (MT6353_PMIC_REG_BASE + 0x046C)
#define MT6353_VCORE2_ANA_CON2                 (MT6353_PMIC_REG_BASE + 0x046E)
#define MT6353_VCORE2_ANA_CON3                 (MT6353_PMIC_REG_BASE + 0x0470)
#define MT6353_VCORE2_ANA_CON4                 (MT6353_PMIC_REG_BASE + 0x0472)
#define MT6353_BUCK_VPROC_HWM_CON0             (MT6353_PMIC_REG_BASE + 0x0600)
#define MT6353_BUCK_VPROC_HWM_CON1             (MT6353_PMIC_REG_BASE + 0x0602)
#define MT6353_BUCK_VPROC_EN_CON0              (MT6353_PMIC_REG_BASE + 0x0604)
#define MT6353_BUCK_VPROC_SFCHG_CON0           (MT6353_PMIC_REG_BASE + 0x0606)
#define MT6353_BUCK_VPROC_VOL_CON0             (MT6353_PMIC_REG_BASE + 0x0608)
#define MT6353_BUCK_VPROC_VOL_CON1             (MT6353_PMIC_REG_BASE + 0x060A)
#define MT6353_BUCK_VPROC_VOL_CON2             (MT6353_PMIC_REG_BASE + 0x060C)
#define MT6353_BUCK_VPROC_VOL_CON3             (MT6353_PMIC_REG_BASE + 0x060E)
#define MT6353_BUCK_VPROC_LPW_CON0             (MT6353_PMIC_REG_BASE + 0x0610)
#define MT6353_BUCK_VS1_HWM_CON0               (MT6353_PMIC_REG_BASE + 0x0612)
#define MT6353_BUCK_VS1_HWM_CON0_SET           (MT6353_PMIC_REG_BASE + 0x0614)
#define MT6353_BUCK_VS1_HWM_CON0_CLR           (MT6353_PMIC_REG_BASE + 0x0616)
#define MT6353_BUCK_VS1_HWM_CON1               (MT6353_PMIC_REG_BASE + 0x0618)
#define MT6353_BUCK_VS1_EN_CON0                (MT6353_PMIC_REG_BASE + 0x061A)
#define MT6353_BUCK_VS1_SFCHG_CON0             (MT6353_PMIC_REG_BASE + 0x061C)
#define MT6353_BUCK_VS1_VOL_CON0               (MT6353_PMIC_REG_BASE + 0x061E)
#define MT6353_BUCK_VS1_VOL_CON1               (MT6353_PMIC_REG_BASE + 0x0620)
#define MT6353_BUCK_VS1_VOL_CON2               (MT6353_PMIC_REG_BASE + 0x0622)
#define MT6353_BUCK_VS1_VOL_CON3               (MT6353_PMIC_REG_BASE + 0x0624)
#define MT6353_BUCK_VS1_LPW_CON0               (MT6353_PMIC_REG_BASE + 0x0626)
#define MT6353_BUCK_VCORE_HWM_CON0             (MT6353_PMIC_REG_BASE + 0x0628)
#define MT6353_BUCK_VCORE_HWM_CON1             (MT6353_PMIC_REG_BASE + 0x062A)
#define MT6353_BUCK_VCORE_EN_CON0              (MT6353_PMIC_REG_BASE + 0x062C)
#define MT6353_BUCK_VCORE_SFCHG_CON0           (MT6353_PMIC_REG_BASE + 0x062E)
#define MT6353_BUCK_VCORE_VOL_CON0             (MT6353_PMIC_REG_BASE + 0x0630)
#define MT6353_BUCK_VCORE_VOL_CON1             (MT6353_PMIC_REG_BASE + 0x0632)
#define MT6353_BUCK_VCORE_VOL_CON2             (MT6353_PMIC_REG_BASE + 0x0634)
#define MT6353_BUCK_VCORE_VOL_CON3             (MT6353_PMIC_REG_BASE + 0x0636)
#define MT6353_BUCK_VCORE_LPW_CON0             (MT6353_PMIC_REG_BASE + 0x0638)
#define MT6353_BUCK_VCORE2_HWM_CON0            (MT6353_PMIC_REG_BASE + 0x063A)
#define MT6353_BUCK_VCORE2_HWM_CON1            (MT6353_PMIC_REG_BASE + 0x063C)
#define MT6353_BUCK_VCORE2_EN_CON0             (MT6353_PMIC_REG_BASE + 0x063E)
#define MT6353_BUCK_VCORE2_SFCHG_CON0          (MT6353_PMIC_REG_BASE + 0x0640)
#define MT6353_BUCK_VCORE2_VOL_CON0            (MT6353_PMIC_REG_BASE + 0x0642)
#define MT6353_BUCK_VCORE2_VOL_CON1            (MT6353_PMIC_REG_BASE + 0x0644)
#define MT6353_BUCK_VCORE2_VOL_CON2            (MT6353_PMIC_REG_BASE + 0x0646)
#define MT6353_BUCK_VCORE2_VOL_CON3            (MT6353_PMIC_REG_BASE + 0x0648)
#define MT6353_BUCK_VCORE2_LPW_CON0            (MT6353_PMIC_REG_BASE + 0x064A)
#define MT6353_BUCK_VPA_EN_CON0                (MT6353_PMIC_REG_BASE + 0x064C)
#define MT6353_BUCK_VPA_SFCHG_CON0             (MT6353_PMIC_REG_BASE + 0x064E)
#define MT6353_BUCK_VPA_VOL_CON0               (MT6353_PMIC_REG_BASE + 0x0650)
#define MT6353_BUCK_VPA_VOL_CON1               (MT6353_PMIC_REG_BASE + 0x0652)
#define MT6353_BUCK_VPA_LPW_CON0               (MT6353_PMIC_REG_BASE + 0x0654)
#define MT6353_BUCK_K_CON0                     (MT6353_PMIC_REG_BASE + 0x0656)
#define MT6353_BUCK_K_CON1                     (MT6353_PMIC_REG_BASE + 0x0658)
#define MT6353_BUCK_K_CON2                     (MT6353_PMIC_REG_BASE + 0x065A)
#define MT6353_BUCK_K_CON3                     (MT6353_PMIC_REG_BASE + 0x065C)
#define MT6353_WDTDBG_CON0                     (MT6353_PMIC_REG_BASE + 0x065E)
#define MT6353_WDTDBG_CON1                     (MT6353_PMIC_REG_BASE + 0x0660)
#define MT6353_WDTDBG_CON2                     (MT6353_PMIC_REG_BASE + 0x0662)
#define MT6353_WDTDBG_CON3                     (MT6353_PMIC_REG_BASE + 0x0664)
#define MT6353_ZCD_CON0                        (MT6353_PMIC_REG_BASE + 0x0800)
#define MT6353_ZCD_CON1                        (MT6353_PMIC_REG_BASE + 0x0802)
#define MT6353_ZCD_CON2                        (MT6353_PMIC_REG_BASE + 0x0804)
#define MT6353_ZCD_CON3                        (MT6353_PMIC_REG_BASE + 0x0806)
#define MT6353_ZCD_CON4                        (MT6353_PMIC_REG_BASE + 0x0808)
#define MT6353_ZCD_CON5                        (MT6353_PMIC_REG_BASE + 0x080A)
#define MT6353_LDO_RSV_CON0                    (MT6353_PMIC_REG_BASE + 0x0A00)
#define MT6353_LDO_RSV_CON1                    (MT6353_PMIC_REG_BASE + 0x0A02)
#define MT6353_LDO_TOP_CON0                    (MT6353_PMIC_REG_BASE + 0x0A04)
#define MT6353_LDO_VTCXO24_SW_CON0             (MT6353_PMIC_REG_BASE + 0x0A06)
#define MT6353_LDO_VXO22_SW_CON0               (MT6353_PMIC_REG_BASE + 0x0A08)
#define MT6353_LDO_OCFB0                       (MT6353_PMIC_REG_BASE + 0x0A0A)
#define MT6353_VRTC_CON0                       (MT6353_PMIC_REG_BASE + 0x0A0C)
#define MT6353_LDO_SHARE_VCN33_CON0            (MT6353_PMIC_REG_BASE + 0x0A0E)
#define MT6353_LDO_SHARE_VCN33_CON1            (MT6353_PMIC_REG_BASE + 0x0A10)
#define MT6353_LDO3_VCN33_CON0                 (MT6353_PMIC_REG_BASE + 0x0A12)
#define MT6353_LDO3_VCN33_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A14)
#define MT6353_LDO_SHARE_VLDO28_CON0           (MT6353_PMIC_REG_BASE + 0x0A16)
#define MT6353_LDO_SHARE_VLDO28_CON1           (MT6353_PMIC_REG_BASE + 0x0A18)
#define MT6353_LDO1_VLDO28_CON0                (MT6353_PMIC_REG_BASE + 0x0A1A)
#define MT6353_LDO1_VLDO28_OCFB_CON0           (MT6353_PMIC_REG_BASE + 0x0A1C)
#define MT6353_LDO_VLDO28_FAST_TRAN_CON0       (MT6353_PMIC_REG_BASE + 0x0A1E)
#define MT6353_LDO_VSRAM_PROC_HWM_CON0         (MT6353_PMIC_REG_BASE + 0x0A20)
#define MT6353_LDO_VSRAM_PROC_SFCHG_CON0       (MT6353_PMIC_REG_BASE + 0x0A22)
#define MT6353_LDO_VSRAM_PROC_VOL_CON0         (MT6353_PMIC_REG_BASE + 0x0A24)
#define MT6353_LDO_VSRAM_PROC_VOL_CON1         (MT6353_PMIC_REG_BASE + 0x0A26)
#define MT6353_LDO_VSRAM_PROC_VOL_CON2         (MT6353_PMIC_REG_BASE + 0x0A28)
#define MT6353_LDO_VSRAM_PROC_VOL_CON3         (MT6353_PMIC_REG_BASE + 0x0A2A)
#define MT6353_LDO_VSRAM_PROC_LPW_CON0         (MT6353_PMIC_REG_BASE + 0x0A2C)
#define MT6353_LDO_BATON_CON0                  (MT6353_PMIC_REG_BASE + 0x0A2E)
#define MT6353_LDO2_TREF_CON0                  (MT6353_PMIC_REG_BASE + 0x0A30)
#define MT6353_LDO3_VTCXO28_CON0               (MT6353_PMIC_REG_BASE + 0x0A32)
#define MT6353_LDO3_VTCXO28_OCFB_CON0          (MT6353_PMIC_REG_BASE + 0x0A34)
#define MT6353_LDO3_VTCXO24_CON0               (MT6353_PMIC_REG_BASE + 0x0A36)
#define MT6353_LDO3_VTCXO24_OCFB_CON0          (MT6353_PMIC_REG_BASE + 0x0A38)
#define MT6353_LDO3_VXO22_CON0                 (MT6353_PMIC_REG_BASE + 0x0A3A)
#define MT6353_LDO3_VXO22_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A3C)
#define MT6353_LDO3_VRF18_CON0                 (MT6353_PMIC_REG_BASE + 0x0A3E)
#define MT6353_LDO3_VRF18_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A40)
#define MT6353_LDO3_VRF12_CON0                 (MT6353_PMIC_REG_BASE + 0x0A42)
#define MT6353_LDO3_VRF12_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A44)
#define MT6353_LDO_VRF12_FAST_TRAN_CON0        (MT6353_PMIC_REG_BASE + 0x0A46)
#define MT6353_LDO3_VCN28_CON0                 (MT6353_PMIC_REG_BASE + 0x0A48)
#define MT6353_LDO3_VCN28_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A4A)
#define MT6353_LDO3_VCN18_CON0                 (MT6353_PMIC_REG_BASE + 0x0A4C)
#define MT6353_LDO3_VCN18_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A4E)
#define MT6353_LDO0_VCAMA_CON0                 (MT6353_PMIC_REG_BASE + 0x0A50)
#define MT6353_LDO0_VCAMA_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A52)
#define MT6353_LDO0_VCAMIO_CON0                (MT6353_PMIC_REG_BASE + 0x0A54)
#define MT6353_LDO0_VCAMIO_OCFB_CON0           (MT6353_PMIC_REG_BASE + 0x0A56)
#define MT6353_LDO0_VCAMD_CON0                 (MT6353_PMIC_REG_BASE + 0x0A58)
#define MT6353_LDO0_VCAMD_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A5A)
#define MT6353_LDO3_VAUX18_CON0                (MT6353_PMIC_REG_BASE + 0x0A5C)
#define MT6353_LDO3_VAUX18_OCFB_CON0           (MT6353_PMIC_REG_BASE + 0x0A5E)
#define MT6353_LDO3_VAUD28_CON0                (MT6353_PMIC_REG_BASE + 0x0A60)
#define MT6353_LDO3_VAUD28_OCFB_CON0           (MT6353_PMIC_REG_BASE + 0x0A62)
#define MT6353_LDO3_VSRAM_PROC_CON0            (MT6353_PMIC_REG_BASE + 0x0A64)
#define MT6353_LDO3_VSRAM_PROC_OCFB_CON0       (MT6353_PMIC_REG_BASE + 0x0A66)
#define MT6353_LDO1_VDRAM_CON0                 (MT6353_PMIC_REG_BASE + 0x0A68)
#define MT6353_LDO1_VDRAM_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A6A)
#define MT6353_LDO_VDRAM_FAST_TRAN_CON0        (MT6353_PMIC_REG_BASE + 0x0A6C)
#define MT6353_LDO1_VSIM1_CON0                 (MT6353_PMIC_REG_BASE + 0x0A6E)
#define MT6353_LDO1_VSIM1_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A70)
#define MT6353_LDO1_VSIM2_CON0                 (MT6353_PMIC_REG_BASE + 0x0A72)
#define MT6353_LDO1_VSIM2_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A74)
#define MT6353_LDO1_VIO28_CON0                 (MT6353_PMIC_REG_BASE + 0x0A76)
#define MT6353_LDO1_VIO28_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A78)
#define MT6353_LDO1_VMC_CON0                   (MT6353_PMIC_REG_BASE + 0x0A7A)
#define MT6353_LDO1_VMC_OCFB_CON0              (MT6353_PMIC_REG_BASE + 0x0A7C)
#define MT6353_LDO_VMC_FAST_TRAN_CON0          (MT6353_PMIC_REG_BASE + 0x0A7E)
#define MT6353_LDO1_VMCH_CON0                  (MT6353_PMIC_REG_BASE + 0x0A80)
#define MT6353_LDO1_VMCH_OCFB_CON0             (MT6353_PMIC_REG_BASE + 0x0A82)
#define MT6353_LDO_VMCH_FAST_TRAN_CON0         (MT6353_PMIC_REG_BASE + 0x0A84)
#define MT6353_LDO1_VUSB33_CON0                (MT6353_PMIC_REG_BASE + 0x0A86)
#define MT6353_LDO1_VUSB33_OCFB_CON0           (MT6353_PMIC_REG_BASE + 0x0A88)
#define MT6353_LDO1_VEMC33_CON0                (MT6353_PMIC_REG_BASE + 0x0A8A)
#define MT6353_LDO1_VEMC33_OCFB_CON0           (MT6353_PMIC_REG_BASE + 0x0A8C)
#define MT6353_LDO_VEMC33_FAST_TRAN_CON0       (MT6353_PMIC_REG_BASE + 0x0A8E)
#define MT6353_LDO1_VIO18_CON0                 (MT6353_PMIC_REG_BASE + 0x0A90)
#define MT6353_LDO1_VIO18_OCFB_CON0            (MT6353_PMIC_REG_BASE + 0x0A92)
#define MT6353_LDO0_VIBR_CON0                  (MT6353_PMIC_REG_BASE + 0x0A94)
#define MT6353_LDO0_VIBR_OCFB_CON0             (MT6353_PMIC_REG_BASE + 0x0A96)
#define MT6353_ALDO_ANA_CON0                   (MT6353_PMIC_REG_BASE + 0x0A98)
#define MT6353_ALDO_ANA_CON1                   (MT6353_PMIC_REG_BASE + 0x0A9A)
#define MT6353_ALDO_ANA_CON2                   (MT6353_PMIC_REG_BASE + 0x0A9C)
#define MT6353_ALDO_ANA_CON3                   (MT6353_PMIC_REG_BASE + 0x0A9E)
#define MT6353_ALDO_ANA_CON4                   (MT6353_PMIC_REG_BASE + 0x0AA0)
#define MT6353_ALDO_ANA_CON5                   (MT6353_PMIC_REG_BASE + 0x0AA2)
#define MT6353_ALDO_ANA_CON6                   (MT6353_PMIC_REG_BASE + 0x0AA4)
#define MT6353_DLDO_ANA_CON0                   (MT6353_PMIC_REG_BASE + 0x0AA6)
#define MT6353_DLDO_ANA_CON1                   (MT6353_PMIC_REG_BASE + 0x0AA8)
#define MT6353_DLDO_ANA_CON2                   (MT6353_PMIC_REG_BASE + 0x0AAA)
#define MT6353_DLDO_ANA_CON3                   (MT6353_PMIC_REG_BASE + 0x0AAC)
#define MT6353_DLDO_ANA_CON4                   (MT6353_PMIC_REG_BASE + 0x0AAE)
#define MT6353_DLDO_ANA_CON5                   (MT6353_PMIC_REG_BASE + 0x0AB0)
#define MT6353_DLDO_ANA_CON6                   (MT6353_PMIC_REG_BASE + 0x0AB2)
#define MT6353_DLDO_ANA_CON7                   (MT6353_PMIC_REG_BASE + 0x0AB4)
#define MT6353_DLDO_ANA_CON8                   (MT6353_PMIC_REG_BASE + 0x0AB6)
#define MT6353_DLDO_ANA_CON9                   (MT6353_PMIC_REG_BASE + 0x0AB8)
#define MT6353_DLDO_ANA_CON10                  (MT6353_PMIC_REG_BASE + 0x0ABA)
#define MT6353_DLDO_ANA_CON11                  (MT6353_PMIC_REG_BASE + 0x0ABC)
#define MT6353_DLDO_ANA_CON12                  (MT6353_PMIC_REG_BASE + 0x0ABE)
#define MT6353_DLDO_ANA_CON13                  (MT6353_PMIC_REG_BASE + 0x0AC0)
#define MT6353_DLDO_ANA_CON14                  (MT6353_PMIC_REG_BASE + 0x0AC2)
#define MT6353_DLDO_ANA_CON15                  (MT6353_PMIC_REG_BASE + 0x0AC4)
#define MT6353_DLDO_ANA_CON16                  (MT6353_PMIC_REG_BASE + 0x0AC6)
#define MT6353_DLDO_ANA_CON17                  (MT6353_PMIC_REG_BASE + 0x0AC8)
#define MT6353_SLDO_ANA_CON0                   (MT6353_PMIC_REG_BASE + 0x0ACA)
#define MT6353_SLDO_ANA_CON1                   (MT6353_PMIC_REG_BASE + 0x0ACC)
#define MT6353_SLDO_ANA_CON2                   (MT6353_PMIC_REG_BASE + 0x0ACE)
#define MT6353_SLDO_ANA_CON3                   (MT6353_PMIC_REG_BASE + 0x0AD0)
#define MT6353_SLDO_ANA_CON4                   (MT6353_PMIC_REG_BASE + 0x0AD2)
#define MT6353_SLDO_ANA_CON5                   (MT6353_PMIC_REG_BASE + 0x0AD4)
#define MT6353_SLDO_ANA_CON6                   (MT6353_PMIC_REG_BASE + 0x0AD6)
#define MT6353_SLDO_ANA_CON7                   (MT6353_PMIC_REG_BASE + 0x0AD8)
#define MT6353_SLDO_ANA_CON8                   (MT6353_PMIC_REG_BASE + 0x0ADA)
#define MT6353_SLDO_ANA_CON9                   (MT6353_PMIC_REG_BASE + 0x0ADC)
#define MT6353_SLDO_ANA_CON10                  (MT6353_PMIC_REG_BASE + 0x0ADE)
#define MT6353_OTP_CON0                        (MT6353_PMIC_REG_BASE + 0x0C00)
#define MT6353_OTP_CON1                        (MT6353_PMIC_REG_BASE + 0x0C02)
#define MT6353_OTP_CON2                        (MT6353_PMIC_REG_BASE + 0x0C04)
#define MT6353_OTP_CON3                        (MT6353_PMIC_REG_BASE + 0x0C06)
#define MT6353_OTP_CON4                        (MT6353_PMIC_REG_BASE + 0x0C08)
#define MT6353_OTP_CON5                        (MT6353_PMIC_REG_BASE + 0x0C0A)
#define MT6353_OTP_CON6                        (MT6353_PMIC_REG_BASE + 0x0C0C)
#define MT6353_OTP_CON7                        (MT6353_PMIC_REG_BASE + 0x0C0E)
#define MT6353_OTP_CON8                        (MT6353_PMIC_REG_BASE + 0x0C10)
#define MT6353_OTP_CON9                        (MT6353_PMIC_REG_BASE + 0x0C12)
#define MT6353_OTP_CON10                       (MT6353_PMIC_REG_BASE + 0x0C14)
#define MT6353_OTP_CON11                       (MT6353_PMIC_REG_BASE + 0x0C16)
#define MT6353_OTP_CON12                       (MT6353_PMIC_REG_BASE + 0x0C18)
#define MT6353_OTP_CON13                       (MT6353_PMIC_REG_BASE + 0x0C1A)
#define MT6353_OTP_CON14                       (MT6353_PMIC_REG_BASE + 0x0C1C)
#define MT6353_OTP_DOUT_0_15                   (MT6353_PMIC_REG_BASE + 0x0C1E)
#define MT6353_OTP_DOUT_16_31                  (MT6353_PMIC_REG_BASE + 0x0C20)
#define MT6353_OTP_DOUT_32_47                  (MT6353_PMIC_REG_BASE + 0x0C22)
#define MT6353_OTP_DOUT_48_63                  (MT6353_PMIC_REG_BASE + 0x0C24)
#define MT6353_OTP_DOUT_64_79                  (MT6353_PMIC_REG_BASE + 0x0C26)
#define MT6353_OTP_DOUT_80_95                  (MT6353_PMIC_REG_BASE + 0x0C28)
#define MT6353_OTP_DOUT_96_111                 (MT6353_PMIC_REG_BASE + 0x0C2A)
#define MT6353_OTP_DOUT_112_127                (MT6353_PMIC_REG_BASE + 0x0C2C)
#define MT6353_OTP_DOUT_128_143                (MT6353_PMIC_REG_BASE + 0x0C2E)
#define MT6353_OTP_DOUT_144_159                (MT6353_PMIC_REG_BASE + 0x0C30)
#define MT6353_OTP_DOUT_160_175                (MT6353_PMIC_REG_BASE + 0x0C32)
#define MT6353_OTP_DOUT_176_191                (MT6353_PMIC_REG_BASE + 0x0C34)
#define MT6353_OTP_DOUT_192_207                (MT6353_PMIC_REG_BASE + 0x0C36)
#define MT6353_OTP_DOUT_208_223                (MT6353_PMIC_REG_BASE + 0x0C38)
#define MT6353_OTP_DOUT_224_239                (MT6353_PMIC_REG_BASE + 0x0C3A)
#define MT6353_OTP_DOUT_240_255                (MT6353_PMIC_REG_BASE + 0x0C3C)
#define MT6353_OTP_DOUT_256_271                (MT6353_PMIC_REG_BASE + 0x0C3E)
#define MT6353_OTP_DOUT_272_287                (MT6353_PMIC_REG_BASE + 0x0C40)
#define MT6353_OTP_DOUT_288_303                (MT6353_PMIC_REG_BASE + 0x0C42)
#define MT6353_OTP_DOUT_304_319                (MT6353_PMIC_REG_BASE + 0x0C44)
#define MT6353_OTP_DOUT_320_335                (MT6353_PMIC_REG_BASE + 0x0C46)
#define MT6353_OTP_DOUT_336_351                (MT6353_PMIC_REG_BASE + 0x0C48)
#define MT6353_OTP_DOUT_352_367                (MT6353_PMIC_REG_BASE + 0x0C4A)
#define MT6353_OTP_DOUT_368_383                (MT6353_PMIC_REG_BASE + 0x0C4C)
#define MT6353_OTP_DOUT_384_399                (MT6353_PMIC_REG_BASE + 0x0C4E)
#define MT6353_OTP_DOUT_400_415                (MT6353_PMIC_REG_BASE + 0x0C50)
#define MT6353_OTP_DOUT_416_431                (MT6353_PMIC_REG_BASE + 0x0C52)
#define MT6353_OTP_DOUT_432_447                (MT6353_PMIC_REG_BASE + 0x0C54)
#define MT6353_OTP_DOUT_448_463                (MT6353_PMIC_REG_BASE + 0x0C56)
#define MT6353_OTP_DOUT_464_479                (MT6353_PMIC_REG_BASE + 0x0C58)
#define MT6353_OTP_DOUT_480_495                (MT6353_PMIC_REG_BASE + 0x0C5A)
#define MT6353_OTP_DOUT_496_511                (MT6353_PMIC_REG_BASE + 0x0C5C)
#define MT6353_OTP_VAL_0_15                    (MT6353_PMIC_REG_BASE + 0x0C5E)
#define MT6353_OTP_VAL_16_31                   (MT6353_PMIC_REG_BASE + 0x0C60)
#define MT6353_OTP_VAL_32_47                   (MT6353_PMIC_REG_BASE + 0x0C62)
#define MT6353_OTP_VAL_48_63                   (MT6353_PMIC_REG_BASE + 0x0C64)
#define MT6353_OTP_VAL_64_79                   (MT6353_PMIC_REG_BASE + 0x0C66)
#define MT6353_OTP_VAL_80_95                   (MT6353_PMIC_REG_BASE + 0x0C68)
#define MT6353_OTP_VAL_96_111                  (MT6353_PMIC_REG_BASE + 0x0C6A)
#define MT6353_OTP_VAL_112_127                 (MT6353_PMIC_REG_BASE + 0x0C6C)
#define MT6353_OTP_VAL_128_143                 (MT6353_PMIC_REG_BASE + 0x0C6E)
#define MT6353_OTP_VAL_144_159                 (MT6353_PMIC_REG_BASE + 0x0C70)
#define MT6353_OTP_VAL_160_175                 (MT6353_PMIC_REG_BASE + 0x0C72)
#define MT6353_OTP_VAL_176_191                 (MT6353_PMIC_REG_BASE + 0x0C74)
#define MT6353_OTP_VAL_192_207                 (MT6353_PMIC_REG_BASE + 0x0C76)
#define MT6353_OTP_VAL_208_223                 (MT6353_PMIC_REG_BASE + 0x0C78)
#define MT6353_OTP_VAL_224_239                 (MT6353_PMIC_REG_BASE + 0x0C7A)
#define MT6353_OTP_VAL_240_255                 (MT6353_PMIC_REG_BASE + 0x0C7C)
#define MT6353_OTP_VAL_256_271                 (MT6353_PMIC_REG_BASE + 0x0C7E)
#define MT6353_OTP_VAL_272_287                 (MT6353_PMIC_REG_BASE + 0x0C80)
#define MT6353_OTP_VAL_288_303                 (MT6353_PMIC_REG_BASE + 0x0C82)
#define MT6353_OTP_VAL_304_319                 (MT6353_PMIC_REG_BASE + 0x0C84)
#define MT6353_OTP_VAL_320_335                 (MT6353_PMIC_REG_BASE + 0x0C86)
#define MT6353_OTP_VAL_336_351                 (MT6353_PMIC_REG_BASE + 0x0C88)
#define MT6353_OTP_VAL_352_367                 (MT6353_PMIC_REG_BASE + 0x0C8A)
#define MT6353_OTP_VAL_368_383                 (MT6353_PMIC_REG_BASE + 0x0C8C)
#define MT6353_OTP_VAL_384_399                 (MT6353_PMIC_REG_BASE + 0x0C8E)
#define MT6353_OTP_VAL_400_415                 (MT6353_PMIC_REG_BASE + 0x0C90)
#define MT6353_OTP_VAL_416_431                 (MT6353_PMIC_REG_BASE + 0x0C92)
#define MT6353_OTP_VAL_432_447                 (MT6353_PMIC_REG_BASE + 0x0C94)
#define MT6353_OTP_VAL_448_463                 (MT6353_PMIC_REG_BASE + 0x0C96)
#define MT6353_OTP_VAL_464_479                 (MT6353_PMIC_REG_BASE + 0x0C98)
#define MT6353_OTP_VAL_480_495                 (MT6353_PMIC_REG_BASE + 0x0C9A)
#define MT6353_OTP_VAL_496_511                 (MT6353_PMIC_REG_BASE + 0x0C9C)
#define MT6353_RTC_MIX_CON0                    (MT6353_PMIC_REG_BASE + 0x0C9E)
#define MT6353_RTC_MIX_CON1                    (MT6353_PMIC_REG_BASE + 0x0CA0)
#define MT6353_RTC_MIX_CON2                    (MT6353_PMIC_REG_BASE + 0x0CA2)
#define MT6353_FGADC_CON0                      (MT6353_PMIC_REG_BASE + 0x0CA4)
#define MT6353_FGADC_CON1                      (MT6353_PMIC_REG_BASE + 0x0CA6)
#define MT6353_FGADC_CON2                      (MT6353_PMIC_REG_BASE + 0x0CA8)
#define MT6353_FGADC_CON3                      (MT6353_PMIC_REG_BASE + 0x0CAA)
#define MT6353_FGADC_CON4                      (MT6353_PMIC_REG_BASE + 0x0CAC)
#define MT6353_FGADC_CON5                      (MT6353_PMIC_REG_BASE + 0x0CAE)
#define MT6353_FGADC_CON6                      (MT6353_PMIC_REG_BASE + 0x0CB0)
#define MT6353_FGADC_CON7                      (MT6353_PMIC_REG_BASE + 0x0CB2)
#define MT6353_FGADC_CON8                      (MT6353_PMIC_REG_BASE + 0x0CB4)
#define MT6353_FGADC_CON9                      (MT6353_PMIC_REG_BASE + 0x0CB6)
#define MT6353_FGADC_CON10                     (MT6353_PMIC_REG_BASE + 0x0CB8)
#define MT6353_FGADC_CON11                     (MT6353_PMIC_REG_BASE + 0x0CBA)
#define MT6353_FGADC_CON12                     (MT6353_PMIC_REG_BASE + 0x0CBC)
#define MT6353_FGADC_CON13                     (MT6353_PMIC_REG_BASE + 0x0CBE)
#define MT6353_FGADC_CON14                     (MT6353_PMIC_REG_BASE + 0x0CC0)
#define MT6353_FGADC_CON15                     (MT6353_PMIC_REG_BASE + 0x0CC2)
#define MT6353_FGADC_CON16                     (MT6353_PMIC_REG_BASE + 0x0CC4)
#define MT6353_FGADC_CON17                     (MT6353_PMIC_REG_BASE + 0x0CC6)
#define MT6353_FGADC_CON18                     (MT6353_PMIC_REG_BASE + 0x0CC8)
#define MT6353_FGADC_CON19                     (MT6353_PMIC_REG_BASE + 0x0CCA)
#define MT6353_FGADC_CON20                     (MT6353_PMIC_REG_BASE + 0x0CCC)
#define MT6353_FGADC_CON21                     (MT6353_PMIC_REG_BASE + 0x0CCE)
#define MT6353_FGADC_CON22                     (MT6353_PMIC_REG_BASE + 0x0CD0)
#define MT6353_FGADC_CON23                     (MT6353_PMIC_REG_BASE + 0x0CD2)
#define MT6353_FGADC_CON24                     (MT6353_PMIC_REG_BASE + 0x0CD4)
#define MT6353_FGADC_CON25                     (MT6353_PMIC_REG_BASE + 0x0CD6)
#define MT6353_FGADC_CON26                     (MT6353_PMIC_REG_BASE + 0x0CD8)
#define MT6353_FGADC_CON27                     (MT6353_PMIC_REG_BASE + 0x0CDA)
#define MT6353_FGADC_CON28                     (MT6353_PMIC_REG_BASE + 0x0CDC)
#define MT6353_FGADC_CON29                     (MT6353_PMIC_REG_BASE + 0x0CDE)
#define MT6353_FGADC_CON30                     (MT6353_PMIC_REG_BASE + 0x0CE0)
#define MT6353_FGADC_CON31                     (MT6353_PMIC_REG_BASE + 0x0CE2)
#define MT6353_FGADC_CON32                     (MT6353_PMIC_REG_BASE + 0x0CE4)
#define MT6353_FGADC_CON33                     (MT6353_PMIC_REG_BASE + 0x0CE6)
#define MT6353_SYSTEM_INFO_CON0                (MT6353_PMIC_REG_BASE + 0x0CE8)
#define MT6353_SYSTEM_INFO_CON1                (MT6353_PMIC_REG_BASE + 0x0CEA)
#define MT6353_SYSTEM_INFO_CON2                (MT6353_PMIC_REG_BASE + 0x0CEC)
#define MT6353_SYSTEM_INFO_CON3                (MT6353_PMIC_REG_BASE + 0x0CEE)
#define MT6353_SYSTEM_INFO_CON4                (MT6353_PMIC_REG_BASE + 0x0CF0)
#define MT6353_AUDDEC_ANA_CON0                 (MT6353_PMIC_REG_BASE + 0x0CF2)
#define MT6353_AUDDEC_ANA_CON1                 (MT6353_PMIC_REG_BASE + 0x0CF4)
#define MT6353_AUDDEC_ANA_CON2                 (MT6353_PMIC_REG_BASE + 0x0CF6)
#define MT6353_AUDDEC_ANA_CON3                 (MT6353_PMIC_REG_BASE + 0x0CF8)
#define MT6353_AUDDEC_ANA_CON4                 (MT6353_PMIC_REG_BASE + 0x0CFA)
#define MT6353_AUDDEC_ANA_CON5                 (MT6353_PMIC_REG_BASE + 0x0CFC)
#define MT6353_AUDDEC_ANA_CON6                 (MT6353_PMIC_REG_BASE + 0x0CFE)
#define MT6353_AUDDEC_ANA_CON7                 (MT6353_PMIC_REG_BASE + 0x0D00)
#define MT6353_AUDDEC_ANA_CON8                 (MT6353_PMIC_REG_BASE + 0x0D02)
#define MT6353_AUDENC_ANA_CON0                 (MT6353_PMIC_REG_BASE + 0x0D04)
#define MT6353_AUDENC_ANA_CON1                 (MT6353_PMIC_REG_BASE + 0x0D06)
#define MT6353_AUDENC_ANA_CON2                 (MT6353_PMIC_REG_BASE + 0x0D08)
#define MT6353_AUDENC_ANA_CON3                 (MT6353_PMIC_REG_BASE + 0x0D0A)
#define MT6353_AUDENC_ANA_CON4                 (MT6353_PMIC_REG_BASE + 0x0D0C)
#define MT6353_AUDENC_ANA_CON5                 (MT6353_PMIC_REG_BASE + 0x0D0E)
#define MT6353_AUDENC_ANA_CON6                 (MT6353_PMIC_REG_BASE + 0x0D10)
#define MT6353_AUDENC_ANA_CON7                 (MT6353_PMIC_REG_BASE + 0x0D12)
#define MT6353_AUDENC_ANA_CON8                 (MT6353_PMIC_REG_BASE + 0x0D14)
#define MT6353_AUDENC_ANA_CON9                 (MT6353_PMIC_REG_BASE + 0x0D16)
#define MT6353_AUDENC_ANA_CON10                (MT6353_PMIC_REG_BASE + 0x0D18)
#define MT6353_AUDNCP_CLKDIV_CON0              (MT6353_PMIC_REG_BASE + 0x0D1A)
#define MT6353_AUDNCP_CLKDIV_CON1              (MT6353_PMIC_REG_BASE + 0x0D1C)
#define MT6353_AUDNCP_CLKDIV_CON2              (MT6353_PMIC_REG_BASE + 0x0D1E)
#define MT6353_AUDNCP_CLKDIV_CON3              (MT6353_PMIC_REG_BASE + 0x0D20)
#define MT6353_AUDNCP_CLKDIV_CON4              (MT6353_PMIC_REG_BASE + 0x0D22)
#define MT6353_DCXO_CW00                       (MT6353_PMIC_REG_BASE + 0x0D24)
#define MT6353_DCXO_CW00_SET                   (MT6353_PMIC_REG_BASE + 0x0D26)
#define MT6353_DCXO_CW00_CLR                   (MT6353_PMIC_REG_BASE + 0x0D28)
#define MT6353_DCXO_CW01                       (MT6353_PMIC_REG_BASE + 0x0D2A)
#define MT6353_DCXO_CW02                       (MT6353_PMIC_REG_BASE + 0x0D2C)
#define MT6353_DCXO_CW03                       (MT6353_PMIC_REG_BASE + 0x0D2E)
#define MT6353_DCXO_CW04                       (MT6353_PMIC_REG_BASE + 0x0D30)
#define MT6353_DCXO_CW05                       (MT6353_PMIC_REG_BASE + 0x0D32)
#define MT6353_DCXO_CW06                       (MT6353_PMIC_REG_BASE + 0x0D34)
#define MT6353_DCXO_CW07                       (MT6353_PMIC_REG_BASE + 0x0D36)
#define MT6353_DCXO_CW08                       (MT6353_PMIC_REG_BASE + 0x0D38)
#define MT6353_DCXO_CW09                       (MT6353_PMIC_REG_BASE + 0x0D3A)
#define MT6353_DCXO_CW10                       (MT6353_PMIC_REG_BASE + 0x0D3C)
#define MT6353_DCXO_CW11                       (MT6353_PMIC_REG_BASE + 0x0D3E)
#define MT6353_DCXO_CW12                       (MT6353_PMIC_REG_BASE + 0x0D40)
#define MT6353_DCXO_CW13                       (MT6353_PMIC_REG_BASE + 0x0D42)
#define MT6353_DCXO_CW14                       (MT6353_PMIC_REG_BASE + 0x0D44)
#define MT6353_DCXO_CW15                       (MT6353_PMIC_REG_BASE + 0x0D46)
#define MT6353_DCXO_CW16                       (MT6353_PMIC_REG_BASE + 0x0D48)
#define MT6353_AUXADC_ADC0                     (MT6353_PMIC_REG_BASE + 0x0E00)
#define MT6353_AUXADC_ADC1                     (MT6353_PMIC_REG_BASE + 0x0E02)
#define MT6353_AUXADC_ADC2                     (MT6353_PMIC_REG_BASE + 0x0E04)
#define MT6353_AUXADC_ADC3                     (MT6353_PMIC_REG_BASE + 0x0E06)
#define MT6353_AUXADC_ADC4                     (MT6353_PMIC_REG_BASE + 0x0E08)
#define MT6353_AUXADC_ADC5                     (MT6353_PMIC_REG_BASE + 0x0E0A)
#define MT6353_AUXADC_ADC6                     (MT6353_PMIC_REG_BASE + 0x0E0C)
#define MT6353_AUXADC_ADC7                     (MT6353_PMIC_REG_BASE + 0x0E0E)
#define MT6353_AUXADC_ADC8                     (MT6353_PMIC_REG_BASE + 0x0E10)
#define MT6353_AUXADC_ADC9                     (MT6353_PMIC_REG_BASE + 0x0E12)
#define MT6353_AUXADC_ADC10                    (MT6353_PMIC_REG_BASE + 0x0E14)
#define MT6353_AUXADC_ADC11                    (MT6353_PMIC_REG_BASE + 0x0E16)
#define MT6353_AUXADC_ADC12                    (MT6353_PMIC_REG_BASE + 0x0E18)
#define MT6353_AUXADC_ADC13                    (MT6353_PMIC_REG_BASE + 0x0E1A)
#define MT6353_AUXADC_ADC14                    (MT6353_PMIC_REG_BASE + 0x0E1C)
#define MT6353_AUXADC_ADC15                    (MT6353_PMIC_REG_BASE + 0x0E1E)
#define MT6353_AUXADC_ADC16                    (MT6353_PMIC_REG_BASE + 0x0E20)
#define MT6353_AUXADC_ADC17                    (MT6353_PMIC_REG_BASE + 0x0E22)
#define MT6353_AUXADC_ADC18                    (MT6353_PMIC_REG_BASE + 0x0E24)
#define MT6353_AUXADC_ADC19                    (MT6353_PMIC_REG_BASE + 0x0E26)
#define MT6353_AUXADC_ADC20                    (MT6353_PMIC_REG_BASE + 0x0E28)
#define MT6353_AUXADC_ADC21                    (MT6353_PMIC_REG_BASE + 0x0E2A)
#define MT6353_AUXADC_ADC22                    (MT6353_PMIC_REG_BASE + 0x0E2C)
#define MT6353_AUXADC_ADC23                    (MT6353_PMIC_REG_BASE + 0x0E2E)
#define MT6353_AUXADC_ADC24                    (MT6353_PMIC_REG_BASE + 0x0E30)
#define MT6353_AUXADC_ADC25                    (MT6353_PMIC_REG_BASE + 0x0E32)
#define MT6353_AUXADC_ADC26                    (MT6353_PMIC_REG_BASE + 0x0E34)
#define MT6353_AUXADC_ADC27                    (MT6353_PMIC_REG_BASE + 0x0E36)
#define MT6353_AUXADC_ADC28                    (MT6353_PMIC_REG_BASE + 0x0E38)
#define MT6353_AUXADC_ADC29                    (MT6353_PMIC_REG_BASE + 0x0E3A)
#define MT6353_AUXADC_ADC30                    (MT6353_PMIC_REG_BASE + 0x0E3C)
#define MT6353_AUXADC_ADC31                    (MT6353_PMIC_REG_BASE + 0x0E3E)
#define MT6353_AUXADC_ADC32                    (MT6353_PMIC_REG_BASE + 0x0E40)
#define MT6353_AUXADC_ADC33                    (MT6353_PMIC_REG_BASE + 0x0E42)
#define MT6353_AUXADC_ADC34                    (MT6353_PMIC_REG_BASE + 0x0E44)
#define MT6353_AUXADC_ADC35                    (MT6353_PMIC_REG_BASE + 0x0E46)
#define MT6353_AUXADC_ADC36                    (MT6353_PMIC_REG_BASE + 0x0E48)
#define MT6353_AUXADC_ADC37                    (MT6353_PMIC_REG_BASE + 0x0E4A)
#define MT6353_AUXADC_ADC38                    (MT6353_PMIC_REG_BASE + 0x0E4C)
#define MT6353_AUXADC_ADC39                    (MT6353_PMIC_REG_BASE + 0x0E4E)
#define MT6353_AUXADC_ADC40                    (MT6353_PMIC_REG_BASE + 0x0E50)
#define MT6353_AUXADC_BUF0                     (MT6353_PMIC_REG_BASE + 0x0E52)
#define MT6353_AUXADC_BUF1                     (MT6353_PMIC_REG_BASE + 0x0E54)
#define MT6353_AUXADC_BUF2                     (MT6353_PMIC_REG_BASE + 0x0E56)
#define MT6353_AUXADC_BUF3                     (MT6353_PMIC_REG_BASE + 0x0E58)
#define MT6353_AUXADC_BUF4                     (MT6353_PMIC_REG_BASE + 0x0E5A)
#define MT6353_AUXADC_BUF5                     (MT6353_PMIC_REG_BASE + 0x0E5C)
#define MT6353_AUXADC_BUF6                     (MT6353_PMIC_REG_BASE + 0x0E5E)
#define MT6353_AUXADC_BUF7                     (MT6353_PMIC_REG_BASE + 0x0E60)
#define MT6353_AUXADC_BUF8                     (MT6353_PMIC_REG_BASE + 0x0E62)
#define MT6353_AUXADC_BUF9                     (MT6353_PMIC_REG_BASE + 0x0E64)
#define MT6353_AUXADC_BUF10                    (MT6353_PMIC_REG_BASE + 0x0E66)
#define MT6353_AUXADC_BUF11                    (MT6353_PMIC_REG_BASE + 0x0E68)
#define MT6353_AUXADC_BUF12                    (MT6353_PMIC_REG_BASE + 0x0E6A)
#define MT6353_AUXADC_BUF13                    (MT6353_PMIC_REG_BASE + 0x0E6C)
#define MT6353_AUXADC_BUF14                    (MT6353_PMIC_REG_BASE + 0x0E6E)
#define MT6353_AUXADC_BUF15                    (MT6353_PMIC_REG_BASE + 0x0E70)
#define MT6353_AUXADC_BUF16                    (MT6353_PMIC_REG_BASE + 0x0E72)
#define MT6353_AUXADC_BUF17                    (MT6353_PMIC_REG_BASE + 0x0E74)
#define MT6353_AUXADC_BUF18                    (MT6353_PMIC_REG_BASE + 0x0E76)
#define MT6353_AUXADC_BUF19                    (MT6353_PMIC_REG_BASE + 0x0E78)
#define MT6353_AUXADC_BUF20                    (MT6353_PMIC_REG_BASE + 0x0E7A)
#define MT6353_AUXADC_BUF21                    (MT6353_PMIC_REG_BASE + 0x0E7C)
#define MT6353_AUXADC_BUF22                    (MT6353_PMIC_REG_BASE + 0x0E7E)
#define MT6353_AUXADC_BUF23                    (MT6353_PMIC_REG_BASE + 0x0E80)
#define MT6353_AUXADC_BUF24                    (MT6353_PMIC_REG_BASE + 0x0E82)
#define MT6353_AUXADC_BUF25                    (MT6353_PMIC_REG_BASE + 0x0E84)
#define MT6353_AUXADC_BUF26                    (MT6353_PMIC_REG_BASE + 0x0E86)
#define MT6353_AUXADC_BUF27                    (MT6353_PMIC_REG_BASE + 0x0E88)
#define MT6353_AUXADC_BUF28                    (MT6353_PMIC_REG_BASE + 0x0E8A)
#define MT6353_AUXADC_BUF29                    (MT6353_PMIC_REG_BASE + 0x0E8C)
#define MT6353_AUXADC_BUF30                    (MT6353_PMIC_REG_BASE + 0x0E8E)
#define MT6353_AUXADC_BUF31                    (MT6353_PMIC_REG_BASE + 0x0E90)
#define MT6353_AUXADC_STA0                     (MT6353_PMIC_REG_BASE + 0x0E92)
#define MT6353_AUXADC_STA1                     (MT6353_PMIC_REG_BASE + 0x0E94)
#define MT6353_AUXADC_STA2                     (MT6353_PMIC_REG_BASE + 0x0E96)
#define MT6353_AUXADC_RQST0                    (MT6353_PMIC_REG_BASE + 0x0E98)
#define MT6353_AUXADC_RQST0_SET                (MT6353_PMIC_REG_BASE + 0x0E9A)
#define MT6353_AUXADC_RQST0_CLR                (MT6353_PMIC_REG_BASE + 0x0E9C)
#define MT6353_AUXADC_RQST1                    (MT6353_PMIC_REG_BASE + 0x0E9E)
#define MT6353_AUXADC_RQST1_SET                (MT6353_PMIC_REG_BASE + 0x0EA0)
#define MT6353_AUXADC_RQST1_CLR                (MT6353_PMIC_REG_BASE + 0x0EA2)
#define MT6353_AUXADC_CON0                     (MT6353_PMIC_REG_BASE + 0x0EA4)
#define MT6353_AUXADC_CON0_SET                 (MT6353_PMIC_REG_BASE + 0x0EA6)
#define MT6353_AUXADC_CON0_CLR                 (MT6353_PMIC_REG_BASE + 0x0EA8)
#define MT6353_AUXADC_CON1                     (MT6353_PMIC_REG_BASE + 0x0EAA)
#define MT6353_AUXADC_CON2                     (MT6353_PMIC_REG_BASE + 0x0EAC)
#define MT6353_AUXADC_CON3                     (MT6353_PMIC_REG_BASE + 0x0EAE)
#define MT6353_AUXADC_CON4                     (MT6353_PMIC_REG_BASE + 0x0EB0)
#define MT6353_AUXADC_CON5                     (MT6353_PMIC_REG_BASE + 0x0EB2)
#define MT6353_AUXADC_CON6                     (MT6353_PMIC_REG_BASE + 0x0EB4)
#define MT6353_AUXADC_CON7                     (MT6353_PMIC_REG_BASE + 0x0EB6)
#define MT6353_AUXADC_CON8                     (MT6353_PMIC_REG_BASE + 0x0EB8)
#define MT6353_AUXADC_CON9                     (MT6353_PMIC_REG_BASE + 0x0EBA)
#define MT6353_AUXADC_CON10                    (MT6353_PMIC_REG_BASE + 0x0EBC)
#define MT6353_AUXADC_CON11                    (MT6353_PMIC_REG_BASE + 0x0EBE)
#define MT6353_AUXADC_CON12                    (MT6353_PMIC_REG_BASE + 0x0EC0)
#define MT6353_AUXADC_CON13                    (MT6353_PMIC_REG_BASE + 0x0EC2)
#define MT6353_AUXADC_CON14                    (MT6353_PMIC_REG_BASE + 0x0EC4)
#define MT6353_AUXADC_CON15                    (MT6353_PMIC_REG_BASE + 0x0EC6)
#define MT6353_AUXADC_CON16                    (MT6353_PMIC_REG_BASE + 0x0EC8)
#define MT6353_AUXADC_AUTORPT0                 (MT6353_PMIC_REG_BASE + 0x0ECA)
#define MT6353_AUXADC_LBAT0                    (MT6353_PMIC_REG_BASE + 0x0ECC)
#define MT6353_AUXADC_LBAT1                    (MT6353_PMIC_REG_BASE + 0x0ECE)
#define MT6353_AUXADC_LBAT2                    (MT6353_PMIC_REG_BASE + 0x0ED0)
#define MT6353_AUXADC_LBAT3                    (MT6353_PMIC_REG_BASE + 0x0ED2)
#define MT6353_AUXADC_LBAT4                    (MT6353_PMIC_REG_BASE + 0x0ED4)
#define MT6353_AUXADC_LBAT5                    (MT6353_PMIC_REG_BASE + 0x0ED6)
#define MT6353_AUXADC_LBAT6                    (MT6353_PMIC_REG_BASE + 0x0ED8)
#define MT6353_AUXADC_ACCDET                   (MT6353_PMIC_REG_BASE + 0x0EDA)
#define MT6353_AUXADC_THR0                     (MT6353_PMIC_REG_BASE + 0x0EDC)
#define MT6353_AUXADC_THR1                     (MT6353_PMIC_REG_BASE + 0x0EDE)
#define MT6353_AUXADC_THR2                     (MT6353_PMIC_REG_BASE + 0x0EE0)
#define MT6353_AUXADC_THR3                     (MT6353_PMIC_REG_BASE + 0x0EE2)
#define MT6353_AUXADC_THR4                     (MT6353_PMIC_REG_BASE + 0x0EE4)
#define MT6353_AUXADC_THR5                     (MT6353_PMIC_REG_BASE + 0x0EE6)
#define MT6353_AUXADC_THR6                     (MT6353_PMIC_REG_BASE + 0x0EE8)
#define MT6353_AUXADC_EFUSE0                   (MT6353_PMIC_REG_BASE + 0x0EEA)
#define MT6353_AUXADC_EFUSE1                   (MT6353_PMIC_REG_BASE + 0x0EEC)
#define MT6353_AUXADC_EFUSE2                   (MT6353_PMIC_REG_BASE + 0x0EEE)
#define MT6353_AUXADC_EFUSE3                   (MT6353_PMIC_REG_BASE + 0x0EF0)
#define MT6353_AUXADC_EFUSE4                   (MT6353_PMIC_REG_BASE + 0x0EF2)
#define MT6353_AUXADC_EFUSE5                   (MT6353_PMIC_REG_BASE + 0x0EF4)
#define MT6353_AUXADC_DBG0                     (MT6353_PMIC_REG_BASE + 0x0EF6)
#define MT6353_AUXADC_IMP0                     (MT6353_PMIC_REG_BASE + 0x0EF8)
#define MT6353_AUXADC_IMP1                     (MT6353_PMIC_REG_BASE + 0x0EFA)
#define MT6353_AUXADC_VISMPS0_1                (MT6353_PMIC_REG_BASE + 0x0EFC)
#define MT6353_AUXADC_VISMPS0_2                (MT6353_PMIC_REG_BASE + 0x0EFE)
#define MT6353_AUXADC_VISMPS0_3                (MT6353_PMIC_REG_BASE + 0x0F00)
#define MT6353_AUXADC_VISMPS0_4                (MT6353_PMIC_REG_BASE + 0x0F02)
#define MT6353_AUXADC_VISMPS0_5                (MT6353_PMIC_REG_BASE + 0x0F04)
#define MT6353_AUXADC_VISMPS0_6                (MT6353_PMIC_REG_BASE + 0x0F06)
#define MT6353_AUXADC_VISMPS0_7                (MT6353_PMIC_REG_BASE + 0x0F08)
#define MT6353_AUXADC_LBAT2_1                  (MT6353_PMIC_REG_BASE + 0x0F0A)
#define MT6353_AUXADC_LBAT2_2                  (MT6353_PMIC_REG_BASE + 0x0F0C)
#define MT6353_AUXADC_LBAT2_3                  (MT6353_PMIC_REG_BASE + 0x0F0E)
#define MT6353_AUXADC_LBAT2_4                  (MT6353_PMIC_REG_BASE + 0x0F10)
#define MT6353_AUXADC_LBAT2_5                  (MT6353_PMIC_REG_BASE + 0x0F12)
#define MT6353_AUXADC_LBAT2_6                  (MT6353_PMIC_REG_BASE + 0x0F14)
#define MT6353_AUXADC_LBAT2_7                  (MT6353_PMIC_REG_BASE + 0x0F16)
#define MT6353_AUXADC_MDBG_0                   (MT6353_PMIC_REG_BASE + 0x0F18)
#define MT6353_AUXADC_MDBG_1                   (MT6353_PMIC_REG_BASE + 0x0F1A)
#define MT6353_AUXADC_MDBG_2                   (MT6353_PMIC_REG_BASE + 0x0F1C)
#define MT6353_AUXADC_MDRT_0                   (MT6353_PMIC_REG_BASE + 0x0F1E)
#define MT6353_AUXADC_MDRT_1                   (MT6353_PMIC_REG_BASE + 0x0F20)
#define MT6353_AUXADC_MDRT_2                   (MT6353_PMIC_REG_BASE + 0x0F22)
#define MT6353_AUXADC_DCXO_MDRT_0              (MT6353_PMIC_REG_BASE + 0x0F24)
#define MT6353_AUXADC_DCXO_MDRT_1              (MT6353_PMIC_REG_BASE + 0x0F26)
#define MT6353_AUXADC_DCXO_MDRT_2              (MT6353_PMIC_REG_BASE + 0x0F28)
#define MT6353_AUXADC_NAG_0                    (MT6353_PMIC_REG_BASE + 0x0F2A)
#define MT6353_AUXADC_NAG_1                    (MT6353_PMIC_REG_BASE + 0x0F2C)
#define MT6353_AUXADC_NAG_2                    (MT6353_PMIC_REG_BASE + 0x0F2E)
#define MT6353_AUXADC_NAG_3                    (MT6353_PMIC_REG_BASE + 0x0F30)
#define MT6353_AUXADC_NAG_4                    (MT6353_PMIC_REG_BASE + 0x0F32)
#define MT6353_AUXADC_NAG_5                    (MT6353_PMIC_REG_BASE + 0x0F34)
#define MT6353_AUXADC_NAG_6                    (MT6353_PMIC_REG_BASE + 0x0F36)
#define MT6353_AUXADC_NAG_7                    (MT6353_PMIC_REG_BASE + 0x0F38)
#define MT6353_AUXADC_NAG_8                    (MT6353_PMIC_REG_BASE + 0x0F3A)
#define MT6353_AUXADC_TYPEC_H_1                (MT6353_PMIC_REG_BASE + 0x0F3C)
#define MT6353_AUXADC_TYPEC_H_2                (MT6353_PMIC_REG_BASE + 0x0F3E)
#define MT6353_AUXADC_TYPEC_H_3                (MT6353_PMIC_REG_BASE + 0x0F40)
#define MT6353_AUXADC_TYPEC_H_4                (MT6353_PMIC_REG_BASE + 0x0F42)
#define MT6353_AUXADC_TYPEC_H_5                (MT6353_PMIC_REG_BASE + 0x0F44)
#define MT6353_AUXADC_TYPEC_H_6                (MT6353_PMIC_REG_BASE + 0x0F46)
#define MT6353_AUXADC_TYPEC_H_7                (MT6353_PMIC_REG_BASE + 0x0F48)
#define MT6353_AUXADC_TYPEC_L_1                (MT6353_PMIC_REG_BASE + 0x0F4A)
#define MT6353_AUXADC_TYPEC_L_2                (MT6353_PMIC_REG_BASE + 0x0F4C)
#define MT6353_AUXADC_TYPEC_L_3                (MT6353_PMIC_REG_BASE + 0x0F4E)
#define MT6353_AUXADC_TYPEC_L_4                (MT6353_PMIC_REG_BASE + 0x0F50)
#define MT6353_AUXADC_TYPEC_L_5                (MT6353_PMIC_REG_BASE + 0x0F52)
#define MT6353_AUXADC_TYPEC_L_6                (MT6353_PMIC_REG_BASE + 0x0F54)
#define MT6353_AUXADC_TYPEC_L_7                (MT6353_PMIC_REG_BASE + 0x0F56)
#define MT6353_ACCDET_CON0                     (MT6353_PMIC_REG_BASE + 0x0F58)
#define MT6353_ACCDET_CON1                     (MT6353_PMIC_REG_BASE + 0x0F5A)
#define MT6353_ACCDET_CON2                     (MT6353_PMIC_REG_BASE + 0x0F5C)
#define MT6353_ACCDET_CON3                     (MT6353_PMIC_REG_BASE + 0x0F5E)
#define MT6353_ACCDET_CON4                     (MT6353_PMIC_REG_BASE + 0x0F60)
#define MT6353_ACCDET_CON5                     (MT6353_PMIC_REG_BASE + 0x0F62)
#define MT6353_ACCDET_CON6                     (MT6353_PMIC_REG_BASE + 0x0F64)
#define MT6353_ACCDET_CON7                     (MT6353_PMIC_REG_BASE + 0x0F66)
#define MT6353_ACCDET_CON8                     (MT6353_PMIC_REG_BASE + 0x0F68)
#define MT6353_ACCDET_CON9                     (MT6353_PMIC_REG_BASE + 0x0F6A)
#define MT6353_ACCDET_CON10                    (MT6353_PMIC_REG_BASE + 0x0F6C)
#define MT6353_ACCDET_CON11                    (MT6353_PMIC_REG_BASE + 0x0F6E)
#define MT6353_ACCDET_CON12                    (MT6353_PMIC_REG_BASE + 0x0F70)
#define MT6353_ACCDET_CON13                    (MT6353_PMIC_REG_BASE + 0x0F72)
#define MT6353_ACCDET_CON14                    (MT6353_PMIC_REG_BASE + 0x0F74)
#define MT6353_ACCDET_CON15                    (MT6353_PMIC_REG_BASE + 0x0F76)
#define MT6353_ACCDET_CON16                    (MT6353_PMIC_REG_BASE + 0x0F78)
#define MT6353_ACCDET_CON17                    (MT6353_PMIC_REG_BASE + 0x0F7A)
#define MT6353_ACCDET_CON18                    (MT6353_PMIC_REG_BASE + 0x0F7C)
#define MT6353_ACCDET_CON19                    (MT6353_PMIC_REG_BASE + 0x0F7E)
#define MT6353_ACCDET_CON20                    (MT6353_PMIC_REG_BASE + 0x0F80)
#define MT6353_ACCDET_CON21                    (MT6353_PMIC_REG_BASE + 0x0F82)
#define MT6353_ACCDET_CON22                    (MT6353_PMIC_REG_BASE + 0x0F84)
#define MT6353_ACCDET_CON23                    (MT6353_PMIC_REG_BASE + 0x0F86)
#define MT6353_ACCDET_CON24                    (MT6353_PMIC_REG_BASE + 0x0F88)
#define MT6353_ACCDET_CON25                    (MT6353_PMIC_REG_BASE + 0x0F8A)
#define MT6353_CHR_CON0                        (MT6353_PMIC_REG_BASE + 0x0F8C)
#define MT6353_CHR_CON1                        (MT6353_PMIC_REG_BASE + 0x0F8E)
#define MT6353_CHR_CON2                        (MT6353_PMIC_REG_BASE + 0x0F90)
#define MT6353_CHR_CON3                        (MT6353_PMIC_REG_BASE + 0x0F92)
#define MT6353_CHR_CON4                        (MT6353_PMIC_REG_BASE + 0x0F94)
#define MT6353_CHR_CON5                        (MT6353_PMIC_REG_BASE + 0x0F96)
#define MT6353_CHR_CON6                        (MT6353_PMIC_REG_BASE + 0x0F98)
#define MT6353_CHR_CON7                        (MT6353_PMIC_REG_BASE + 0x0F9A)
#define MT6353_CHR_CON8                        (MT6353_PMIC_REG_BASE + 0x0F9C)
#define MT6353_CHR_CON9                        (MT6353_PMIC_REG_BASE + 0x0F9E)
#define MT6353_CHR_CON10                       (MT6353_PMIC_REG_BASE + 0x0FA0)
#define MT6353_CHR_CON11                       (MT6353_PMIC_REG_BASE + 0x0FA2)
#define MT6353_CHR_CON12                       (MT6353_PMIC_REG_BASE + 0x0FA4)
#define MT6353_CHR_CON13                       (MT6353_PMIC_REG_BASE + 0x0FA6)
#define MT6353_CHR_CON14                       (MT6353_PMIC_REG_BASE + 0x0FA8)
#define MT6353_CHR_CON15                       (MT6353_PMIC_REG_BASE + 0x0FAA)
#define MT6353_CHR_CON16                       (MT6353_PMIC_REG_BASE + 0x0FAC)
#define MT6353_CHR_CON17                       (MT6353_PMIC_REG_BASE + 0x0FAE)
#define MT6353_CHR_CON18                       (MT6353_PMIC_REG_BASE + 0x0FB0)
#define MT6353_CHR_CON19                       (MT6353_PMIC_REG_BASE + 0x0FB2)
#define MT6353_CHR_CON20                       (MT6353_PMIC_REG_BASE + 0x0FB4)
#define MT6353_CHR_CON21                       (MT6353_PMIC_REG_BASE + 0x0FB6)
#define MT6353_CHR_CON22                       (MT6353_PMIC_REG_BASE + 0x0FB8)
#define MT6353_CHR_CON23                       (MT6353_PMIC_REG_BASE + 0x0FBA)
#define MT6353_CHR_CON24                       (MT6353_PMIC_REG_BASE + 0x0FBC)
#define MT6353_CHR_CON25                       (MT6353_PMIC_REG_BASE + 0x0FBE)
#define MT6353_CHR_CON26                       (MT6353_PMIC_REG_BASE + 0x0FC0)
#define MT6353_CHR_CON27                       (MT6353_PMIC_REG_BASE + 0x0FC2)
#define MT6353_CHR_CON28                       (MT6353_PMIC_REG_BASE + 0x0FC4)
#define MT6353_CHR_CON29                       (MT6353_PMIC_REG_BASE + 0x0FC6)
#define MT6353_CHR_CON30                       (MT6353_PMIC_REG_BASE + 0x0FC8)
#define MT6353_CHR_CON31                       (MT6353_PMIC_REG_BASE + 0x0FCA)
#define MT6353_CHR_CON32                       (MT6353_PMIC_REG_BASE + 0x0FCC)
#define MT6353_CHR_CON33                       (MT6353_PMIC_REG_BASE + 0x0FCE)
#define MT6353_CHR_CON34                       (MT6353_PMIC_REG_BASE + 0x0FD0)
#define MT6353_CHR_CON35                       (MT6353_PMIC_REG_BASE + 0x0FD2)
#define MT6353_CHR_CON36                       (MT6353_PMIC_REG_BASE + 0x0FD4)
#define MT6353_CHR_CON37                       (MT6353_PMIC_REG_BASE + 0x0FD6)
#define MT6353_CHR_CON38                       (MT6353_PMIC_REG_BASE + 0x0FD8)
#define MT6353_CHR_CON39                       (MT6353_PMIC_REG_BASE + 0x0FDA)
#define MT6353_CHR_CON40                       (MT6353_PMIC_REG_BASE + 0x0FDC)
#define MT6353_CHR_CON41                       (MT6353_PMIC_REG_BASE + 0x0FDE)
#define MT6353_CHR_CON42                       (MT6353_PMIC_REG_BASE + 0x0FE0)
#define MT6353_BATON_CON0                      (MT6353_PMIC_REG_BASE + 0x0FE2)
#define MT6353_CHR_CON43                       (MT6353_PMIC_REG_BASE + 0x0FE4)
#define MT6353_CHR_CON44                       (MT6353_PMIC_REG_BASE + 0x0FE6)
#define MT6353_CHR_CON48                       (MT6353_PMIC_REG_BASE + 0x0FE8)
#define MT6353_EOSC_CALI_CON0                  (MT6353_PMIC_REG_BASE + 0x0FEA)
#define MT6353_EOSC_CALI_CON1                  (MT6353_PMIC_REG_BASE + 0x0FEC)
#define MT6353_VRTC_PWM_CON0                   (MT6353_PMIC_REG_BASE + 0x0FEE)
// mask is HEX;  shift is Integer
#define MT6353_USBDL_MASK                                           0x1
#define MT6353_USBDL_SHIFT                                          0
#define MT6353_VTCXO_CONFIG_MASK                                    0x1
#define MT6353_VTCXO_CONFIG_SHIFT                                   1
#define MT6353_RG_THR_DET_DIS_MASK                                  0x1
#define MT6353_RG_THR_DET_DIS_SHIFT                                 12
#define MT6353_RG_THR_TEST_MASK                                     0x3
#define MT6353_RG_THR_TEST_SHIFT                                    13
#define MT6353_RG_STRUP_THER_DEB_RMAX_MASK                          0xFFFF
#define MT6353_RG_STRUP_THER_DEB_RMAX_SHIFT                         0
#define MT6353_RG_STRUP_THER_DEB_FMAX_MASK                          0xFFFF
#define MT6353_RG_STRUP_THER_DEB_FMAX_SHIFT                         0
#define MT6353_DDUVLO_DEB_EN_MASK                                   0x1
#define MT6353_DDUVLO_DEB_EN_SHIFT                                  0
#define MT6353_RG_PWRBB_DEB_EN_MASK                                 0x1
#define MT6353_RG_PWRBB_DEB_EN_SHIFT                                1
#define MT6353_RG_STRUP_OSC_EN_MASK                                 0x1
#define MT6353_RG_STRUP_OSC_EN_SHIFT                                2
#define MT6353_RG_STRUP_OSC_EN_SEL_MASK                             0x1
#define MT6353_RG_STRUP_OSC_EN_SEL_SHIFT                            3
#define MT6353_RG_STRUP_FT_CTRL_MASK                                0x3
#define MT6353_RG_STRUP_FT_CTRL_SHIFT                               4
#define MT6353_RG_STRUP_PWRON_FORCE_MASK                            0x1
#define MT6353_RG_STRUP_PWRON_FORCE_SHIFT                           6
#define MT6353_RG_BIASGEN_FORCE_MASK                                0x1
#define MT6353_RG_BIASGEN_FORCE_SHIFT                               7
#define MT6353_RG_STRUP_PWRON_MASK                                  0x1
#define MT6353_RG_STRUP_PWRON_SHIFT                                 8
#define MT6353_RG_STRUP_PWRON_SEL_MASK                              0x1
#define MT6353_RG_STRUP_PWRON_SEL_SHIFT                             9
#define MT6353_RG_BIASGEN_MASK                                      0x1
#define MT6353_RG_BIASGEN_SHIFT                                     10
#define MT6353_RG_BIASGEN_SEL_MASK                                  0x1
#define MT6353_RG_BIASGEN_SEL_SHIFT                                 11
#define MT6353_RG_RTC_XOSC32_ENB_MASK                               0x1
#define MT6353_RG_RTC_XOSC32_ENB_SHIFT                              12
#define MT6353_RG_RTC_XOSC32_ENB_SEL_MASK                           0x1
#define MT6353_RG_RTC_XOSC32_ENB_SEL_SHIFT                          13
#define MT6353_STRUP_DIG_IO_PG_FORCE_MASK                           0x1
#define MT6353_STRUP_DIG_IO_PG_FORCE_SHIFT                          15
#define MT6353_CLR_JUST_RST_MASK                                    0x1
#define MT6353_CLR_JUST_RST_SHIFT                                   4
#define MT6353_UVLO_L2H_DEB_EN_MASK                                 0x1
#define MT6353_UVLO_L2H_DEB_EN_SHIFT                                5
#define MT6353_JUST_PWRKEY_RST_MASK                                 0x1
#define MT6353_JUST_PWRKEY_RST_SHIFT                                14
#define MT6353_DA_QI_OSC_EN_MASK                                    0x1
#define MT6353_DA_QI_OSC_EN_SHIFT                                   15
#define MT6353_RG_STRUP_EXT_PMIC_EN_MASK                            0x1
#define MT6353_RG_STRUP_EXT_PMIC_EN_SHIFT                           0
#define MT6353_RG_STRUP_EXT_PMIC_SEL_MASK                           0x1
#define MT6353_RG_STRUP_EXT_PMIC_SEL_SHIFT                          1
#define MT6353_STRUP_CON8_RSV0_MASK                                 0x7F
#define MT6353_STRUP_CON8_RSV0_SHIFT                                8
#define MT6353_DA_QI_EXT_PMIC_EN_MASK                               0x1
#define MT6353_DA_QI_EXT_PMIC_EN_SHIFT                              15
#define MT6353_RG_STRUP_AUXADC_START_SW_MASK                        0x1
#define MT6353_RG_STRUP_AUXADC_START_SW_SHIFT                       0
#define MT6353_RG_STRUP_AUXADC_RSTB_SW_MASK                         0x1
#define MT6353_RG_STRUP_AUXADC_RSTB_SW_SHIFT                        1
#define MT6353_RG_STRUP_AUXADC_START_SEL_MASK                       0x1
#define MT6353_RG_STRUP_AUXADC_START_SEL_SHIFT                      2
#define MT6353_RG_STRUP_AUXADC_RSTB_SEL_MASK                        0x1
#define MT6353_RG_STRUP_AUXADC_RSTB_SEL_SHIFT                       3
#define MT6353_RG_STRUP_AUXADC_RPCNT_MAX_MASK                       0x7F
#define MT6353_RG_STRUP_AUXADC_RPCNT_MAX_SHIFT                      4
#define MT6353_STRUP_PWROFF_SEQ_EN_MASK                             0x1
#define MT6353_STRUP_PWROFF_SEQ_EN_SHIFT                            0
#define MT6353_STRUP_PWROFF_PREOFF_EN_MASK                          0x1
#define MT6353_STRUP_PWROFF_PREOFF_EN_SHIFT                         1
#define MT6353_STRUP_DIG0_RSV0_MASK                                 0xF
#define MT6353_STRUP_DIG0_RSV0_SHIFT                                2
#define MT6353_STRUP_DIG1_RSV0_MASK                                 0x1F
#define MT6353_STRUP_DIG1_RSV0_SHIFT                                6
#define MT6353_RG_RSV_SWREG_MASK                                    0xFFFF
#define MT6353_RG_RSV_SWREG_SHIFT                                   0
#define MT6353_RG_STRUP_UVLO_U1U2_SEL_MASK                          0x1
#define MT6353_RG_STRUP_UVLO_U1U2_SEL_SHIFT                         0
#define MT6353_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_MASK                   0x1
#define MT6353_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_SHIFT                  1
#define MT6353_RG_STRUP_THR_CLR_MASK                                0x1
#define MT6353_RG_STRUP_THR_CLR_SHIFT                               0
#define MT6353_RG_STRUP_LONG_PRESS_EXT_SEL_MASK                     0x3
#define MT6353_RG_STRUP_LONG_PRESS_EXT_SEL_SHIFT                    0
#define MT6353_RG_STRUP_LONG_PRESS_EXT_TD_MASK                      0x3
#define MT6353_RG_STRUP_LONG_PRESS_EXT_TD_SHIFT                     2
#define MT6353_RG_STRUP_LONG_PRESS_EXT_EN_MASK                      0x1
#define MT6353_RG_STRUP_LONG_PRESS_EXT_EN_SHIFT                     4
#define MT6353_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK                0x1
#define MT6353_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT               5
#define MT6353_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_MASK             0x1
#define MT6353_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_SHIFT            6
#define MT6353_RG_STRUP_LONG_PRESS_EXT_PWRBB_CTRL_MASK              0x1
#define MT6353_RG_STRUP_LONG_PRESS_EXT_PWRBB_CTRL_SHIFT             7
#define MT6353_RG_STRUP_ENVTEM_MASK                                 0x1
#define MT6353_RG_STRUP_ENVTEM_SHIFT                                14
#define MT6353_RG_STRUP_ENVTEM_CTRL_MASK                            0x1
#define MT6353_RG_STRUP_ENVTEM_CTRL_SHIFT                           15
#define MT6353_RG_STRUP_PWRKEY_COUNT_RESET_MASK                     0x1
#define MT6353_RG_STRUP_PWRKEY_COUNT_RESET_SHIFT                    0
#define MT6353_RG_STRUP_VCORE2_PG_H2L_EN_MASK                       0x1
#define MT6353_RG_STRUP_VCORE2_PG_H2L_EN_SHIFT                      4
#define MT6353_RG_STRUP_VMCH_PG_H2L_EN_MASK                         0x1
#define MT6353_RG_STRUP_VMCH_PG_H2L_EN_SHIFT                        5
#define MT6353_RG_STRUP_VMC_PG_H2L_EN_MASK                          0x1
#define MT6353_RG_STRUP_VMC_PG_H2L_EN_SHIFT                         6
#define MT6353_RG_STRUP_VUSB33_PG_H2L_EN_MASK                       0x1
#define MT6353_RG_STRUP_VUSB33_PG_H2L_EN_SHIFT                      7
#define MT6353_RG_STRUP_VSRAM_PROC_PG_H2L_EN_MASK                   0x1
#define MT6353_RG_STRUP_VSRAM_PROC_PG_H2L_EN_SHIFT                  8
#define MT6353_RG_STRUP_VPROC_PG_H2L_EN_MASK                        0x1
#define MT6353_RG_STRUP_VPROC_PG_H2L_EN_SHIFT                       9
#define MT6353_RG_STRUP_VDRAM_PG_H2L_EN_MASK                        0x1
#define MT6353_RG_STRUP_VDRAM_PG_H2L_EN_SHIFT                       10
#define MT6353_RG_STRUP_VAUD28_PG_H2L_EN_MASK                       0x1
#define MT6353_RG_STRUP_VAUD28_PG_H2L_EN_SHIFT                      11
#define MT6353_RG_STRUP_VEMC_PG_H2L_EN_MASK                         0x1
#define MT6353_RG_STRUP_VEMC_PG_H2L_EN_SHIFT                        12
#define MT6353_RG_STRUP_VS1_PG_H2L_EN_MASK                          0x1
#define MT6353_RG_STRUP_VS1_PG_H2L_EN_SHIFT                         13
#define MT6353_RG_STRUP_VCORE_PG_H2L_EN_MASK                        0x1
#define MT6353_RG_STRUP_VCORE_PG_H2L_EN_SHIFT                       14
#define MT6353_RG_STRUP_VAUX18_PG_H2L_EN_MASK                       0x1
#define MT6353_RG_STRUP_VAUX18_PG_H2L_EN_SHIFT                      15
#define MT6353_RG_STRUP_VCORE2_PG_ENB_MASK                          0x1
#define MT6353_RG_STRUP_VCORE2_PG_ENB_SHIFT                         0
#define MT6353_RG_STRUP_VMCH_PG_ENB_MASK                            0x1
#define MT6353_RG_STRUP_VMCH_PG_ENB_SHIFT                           1
#define MT6353_RG_STRUP_VMC_PG_ENB_MASK                             0x1
#define MT6353_RG_STRUP_VMC_PG_ENB_SHIFT                            2
#define MT6353_RG_STRUP_VXO22_PG_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VXO22_PG_ENB_SHIFT                          3
#define MT6353_RG_STRUP_VTCXO_PG_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VTCXO_PG_ENB_SHIFT                          4
#define MT6353_RG_STRUP_VUSB33_PG_ENB_MASK                          0x1
#define MT6353_RG_STRUP_VUSB33_PG_ENB_SHIFT                         5
#define MT6353_RG_STRUP_VSRAM_PROC_PG_ENB_MASK                      0x1
#define MT6353_RG_STRUP_VSRAM_PROC_PG_ENB_SHIFT                     6
#define MT6353_RG_STRUP_VPROC_PG_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VPROC_PG_ENB_SHIFT                          7
#define MT6353_RG_STRUP_VDRAM_PG_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VDRAM_PG_ENB_SHIFT                          8
#define MT6353_RG_STRUP_VAUD28_PG_ENB_MASK                          0x1
#define MT6353_RG_STRUP_VAUD28_PG_ENB_SHIFT                         9
#define MT6353_RG_STRUP_VIO28_PG_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VIO28_PG_ENB_SHIFT                          10
#define MT6353_RG_STRUP_VEMC_PG_ENB_MASK                            0x1
#define MT6353_RG_STRUP_VEMC_PG_ENB_SHIFT                           11
#define MT6353_RG_STRUP_VIO18_PG_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VIO18_PG_ENB_SHIFT                          12
#define MT6353_RG_STRUP_VS1_PG_ENB_MASK                             0x1
#define MT6353_RG_STRUP_VS1_PG_ENB_SHIFT                            13
#define MT6353_RG_STRUP_VCORE_PG_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VCORE_PG_ENB_SHIFT                          14
#define MT6353_RG_STRUP_VAUX18_PG_ENB_MASK                          0x1
#define MT6353_RG_STRUP_VAUX18_PG_ENB_SHIFT                         15
#define MT6353_RG_STRUP_VCORE2_OC_ENB_MASK                          0x1
#define MT6353_RG_STRUP_VCORE2_OC_ENB_SHIFT                         12
#define MT6353_RG_STRUP_VPROC_OC_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VPROC_OC_ENB_SHIFT                          13
#define MT6353_RG_STRUP_VS1_OC_ENB_MASK                             0x1
#define MT6353_RG_STRUP_VS1_OC_ENB_SHIFT                            14
#define MT6353_RG_STRUP_VCORE_OC_ENB_MASK                           0x1
#define MT6353_RG_STRUP_VCORE_OC_ENB_SHIFT                          15
#define MT6353_RG_STRUP_LONG_PRESS_RESET_EXTEND_MASK                0x1
#define MT6353_RG_STRUP_LONG_PRESS_RESET_EXTEND_SHIFT               0
#define MT6353_RG_THRDET_SEL_MASK                                   0x1
#define MT6353_RG_THRDET_SEL_SHIFT                                  0
#define MT6353_RG_STRUP_THR_SEL_MASK                                0x3
#define MT6353_RG_STRUP_THR_SEL_SHIFT                               1
#define MT6353_RG_THR_TMODE_MASK                                    0x1
#define MT6353_RG_THR_TMODE_SHIFT                                   3
#define MT6353_RG_VREF_BG_MASK                                      0x7
#define MT6353_RG_VREF_BG_SHIFT                                     4
#define MT6353_RG_STRUP_IREF_TRIM_MASK                              0x1F
#define MT6353_RG_STRUP_IREF_TRIM_SHIFT                             7
#define MT6353_RG_RST_DRVSEL_MASK                                   0x1
#define MT6353_RG_RST_DRVSEL_SHIFT                                  12
#define MT6353_RG_EN_DRVSEL_MASK                                    0x1
#define MT6353_RG_EN_DRVSEL_SHIFT                                   13
#define MT6353_RG_FCHR_KEYDET_EN_MASK                               0x1
#define MT6353_RG_FCHR_KEYDET_EN_SHIFT                              14
#define MT6353_RG_FCHR_PU_EN_MASK                                   0x1
#define MT6353_RG_FCHR_PU_EN_SHIFT                                  15
#define MT6353_RG_PMU_RSV_MASK                                      0xF
#define MT6353_RG_PMU_RSV_SHIFT                                     0
#define MT6353_TYPE_C_PHY_RG_CC_RP_SEL_MASK                         0x3
#define MT6353_TYPE_C_PHY_RG_CC_RP_SEL_SHIFT                        0
#define MT6353_REG_TYPE_C_PHY_RG_PD_TX_SLEW_CALEN_MASK              0x1
#define MT6353_REG_TYPE_C_PHY_RG_PD_TX_SLEW_CALEN_SHIFT             3
#define MT6353_REG_TYPE_C_PHY_RG_PD_TXSLEW_I_MASK                   0x7
#define MT6353_REG_TYPE_C_PHY_RG_PD_TXSLEW_I_SHIFT                  4
#define MT6353_REG_TYPE_C_PHY_RG_CC_MPX_SEL_MASK                    0xFF
#define MT6353_REG_TYPE_C_PHY_RG_CC_MPX_SEL_SHIFT                   8
#define MT6353_REG_TYPE_C_PHY_RG_CC_RESERVE_MASK                    0xFF
#define MT6353_REG_TYPE_C_PHY_RG_CC_RESERVE_SHIFT                   0
#define MT6353_REG_TYPE_C_VCMP_CC2_SW_SEL_ST_CNT_VAL_MASK           0x1F
#define MT6353_REG_TYPE_C_VCMP_CC2_SW_SEL_ST_CNT_VAL_SHIFT          0
#define MT6353_REG_TYPE_C_VCMP_BIAS_EN_ST_CNT_VAL_MASK              0x3
#define MT6353_REG_TYPE_C_VCMP_BIAS_EN_ST_CNT_VAL_SHIFT             5
#define MT6353_REG_TYPE_C_VCMP_DAC_EN_ST_CNT_VAL_MASK               0x1
#define MT6353_REG_TYPE_C_VCMP_DAC_EN_ST_CNT_VAL_SHIFT              7
#define MT6353_REG_TYPE_C_PORT_SUPPORT_ROLE_MASK                    0x3
#define MT6353_REG_TYPE_C_PORT_SUPPORT_ROLE_SHIFT                   0
#define MT6353_REG_TYPE_C_ADC_EN_MASK                               0x1
#define MT6353_REG_TYPE_C_ADC_EN_SHIFT                              2
#define MT6353_REG_TYPE_C_ACC_EN_MASK                               0x1
#define MT6353_REG_TYPE_C_ACC_EN_SHIFT                              3
#define MT6353_REG_TYPE_C_AUDIO_ACC_EN_MASK                         0x1
#define MT6353_REG_TYPE_C_AUDIO_ACC_EN_SHIFT                        4
#define MT6353_REG_TYPE_C_DEBUG_ACC_EN_MASK                         0x1
#define MT6353_REG_TYPE_C_DEBUG_ACC_EN_SHIFT                        5
#define MT6353_REG_TYPE_C_TRY_SRC_ST_EN_MASK                        0x1
#define MT6353_REG_TYPE_C_TRY_SRC_ST_EN_SHIFT                       6
#define MT6353_REG_TYPE_C_ATTACH_SRC_2_TRY_WAIT_SNK_ST_EN_MASK      0x1
#define MT6353_REG_TYPE_C_ATTACH_SRC_2_TRY_WAIT_SNK_ST_EN_SHIFT     7
#define MT6353_REG_TYPE_C_PD2CC_DET_DISABLE_EN_MASK                 0x1
#define MT6353_REG_TYPE_C_PD2CC_DET_DISABLE_EN_SHIFT                8
#define MT6353_REG_TYPE_C_ATTACH_SRC_OPEN_PDDEBOUNCE_EN_MASK        0x1
#define MT6353_REG_TYPE_C_ATTACH_SRC_OPEN_PDDEBOUNCE_EN_SHIFT       9
#define MT6353_REG_TYPE_C_DISABLE_ST_RD_EN_MASK                     0x1
#define MT6353_REG_TYPE_C_DISABLE_ST_RD_EN_SHIFT                    10
#define MT6353_W1_TYPE_C_SW_ENT_DISABLE_CMD_MASK                    0x1
#define MT6353_W1_TYPE_C_SW_ENT_DISABLE_CMD_SHIFT                   0
#define MT6353_W1_TYPE_C_SW_ENT_UNATCH_SRC_CMD_MASK                 0x1
#define MT6353_W1_TYPE_C_SW_ENT_UNATCH_SRC_CMD_SHIFT                1
#define MT6353_W1_TYPE_C_SW_ENT_UNATCH_SNK_CMD_MASK                 0x1
#define MT6353_W1_TYPE_C_SW_ENT_UNATCH_SNK_CMD_SHIFT                2
#define MT6353_W1_TYPE_C_SW_PR_SWAP_INDICATE_CMD_MASK               0x1
#define MT6353_W1_TYPE_C_SW_PR_SWAP_INDICATE_CMD_SHIFT              3
#define MT6353_W1_TYPE_C_SW_VCONN_SWAP_INDICATE_CMD_MASK            0x1
#define MT6353_W1_TYPE_C_SW_VCONN_SWAP_INDICATE_CMD_SHIFT           4
#define MT6353_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_DEFAULT_CMD_MASK     0x1
#define MT6353_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_DEFAULT_CMD_SHIFT    5
#define MT6353_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_15_CMD_MASK          0x1
#define MT6353_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_15_CMD_SHIFT         6
#define MT6353_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_30_CMD_MASK          0x1
#define MT6353_W1_TYPE_C_SW_ADC_RESULT_MET_VRD_30_CMD_SHIFT         7
#define MT6353_TYPE_C_SW_VBUS_PRESENT_MASK                          0x1
#define MT6353_TYPE_C_SW_VBUS_PRESENT_SHIFT                         8
#define MT6353_TYPE_C_SW_DA_DRIVE_VCONN_EN_MASK                     0x1
#define MT6353_TYPE_C_SW_DA_DRIVE_VCONN_EN_SHIFT                    9
#define MT6353_TYPE_C_SW_VBUS_DET_DIS_MASK                          0x1
#define MT6353_TYPE_C_SW_VBUS_DET_DIS_SHIFT                         10
#define MT6353_TYPE_C_SW_CC_DET_DIS_MASK                            0x1
#define MT6353_TYPE_C_SW_CC_DET_DIS_SHIFT                           11
#define MT6353_TYPE_C_SW_PD_EN_MASK                                 0x1
#define MT6353_TYPE_C_SW_PD_EN_SHIFT                                12
#define MT6353_W1_TYPE_C_SW_ENT_SNK_PWR_REDETECT_CMD_MASK           0x1
#define MT6353_W1_TYPE_C_SW_ENT_SNK_PWR_REDETECT_CMD_SHIFT          15
#define MT6353_REG_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL_MASK             0x1FFF
#define MT6353_REG_TYPE_C_CC_VOL_PERIODIC_MEAS_VAL_SHIFT            0
#define MT6353_REG_TYPE_C_CC_VOL_CC_DEBOUNCE_CNT_VAL_MASK           0xFF
#define MT6353_REG_TYPE_C_CC_VOL_CC_DEBOUNCE_CNT_VAL_SHIFT          0
#define MT6353_REG_TYPE_C_CC_VOL_PD_DEBOUNCE_CNT_VAL_MASK           0x1F
#define MT6353_REG_TYPE_C_CC_VOL_PD_DEBOUNCE_CNT_VAL_SHIFT          8
#define MT6353_REG_TYPE_C_DRP_SRC_CNT_VAL_0_MASK                    0xFFFF
#define MT6353_REG_TYPE_C_DRP_SRC_CNT_VAL_0_SHIFT                   0
#define MT6353_REG_TYPE_C_DRP_SNK_CNT_VAL_0_MASK                    0xFFFF
#define MT6353_REG_TYPE_C_DRP_SNK_CNT_VAL_0_SHIFT                   0
#define MT6353_REG_TYPE_C_DRP_TRY_CNT_VAL_0_MASK                    0xFFFF
#define MT6353_REG_TYPE_C_DRP_TRY_CNT_VAL_0_SHIFT                   0
#define MT6353_REG_TYPE_C_DRP_TRY_WAIT_CNT_VAL_0_MASK               0xFFFF
#define MT6353_REG_TYPE_C_DRP_TRY_WAIT_CNT_VAL_0_SHIFT              0
#define MT6353_REG_TYPE_C_DRP_TRY_WAIT_CNT_VAL_1_MASK               0xF
#define MT6353_REG_TYPE_C_DRP_TRY_WAIT_CNT_VAL_1_SHIFT              0
#define MT6353_REG_TYPE_C_CC_SRC_VOPEN_DEFAULT_DAC_VAL_MASK         0x3F
#define MT6353_REG_TYPE_C_CC_SRC_VOPEN_DEFAULT_DAC_VAL_SHIFT        0
#define MT6353_REG_TYPE_C_CC_SRC_VRD_DEFAULT_DAC_VAL_MASK           0x3F
#define MT6353_REG_TYPE_C_CC_SRC_VRD_DEFAULT_DAC_VAL_SHIFT          8
#define MT6353_REG_TYPE_C_CC_SRC_VOPEN_15_DAC_VAL_MASK              0x3F
#define MT6353_REG_TYPE_C_CC_SRC_VOPEN_15_DAC_VAL_SHIFT             0
#define MT6353_REG_TYPE_C_CC_SRC_VRD_15_DAC_VAL_MASK                0x3F
#define MT6353_REG_TYPE_C_CC_SRC_VRD_15_DAC_VAL_SHIFT               8
#define MT6353_REG_TYPE_C_CC_SRC_VOPEN_30_DAC_VAL_MASK              0x3F
#define MT6353_REG_TYPE_C_CC_SRC_VOPEN_30_DAC_VAL_SHIFT             0
#define MT6353_REG_TYPE_C_CC_SRC_VRD_30_DAC_VAL_MASK                0x3F
#define MT6353_REG_TYPE_C_CC_SRC_VRD_30_DAC_VAL_SHIFT               8
#define MT6353_REG_TYPE_C_CC_SNK_VRP30_DAC_VAL_MASK                 0x3F
#define MT6353_REG_TYPE_C_CC_SNK_VRP30_DAC_VAL_SHIFT                0
#define MT6353_REG_TYPE_C_CC_SNK_VRP15_DAC_VAL_MASK                 0x3F
#define MT6353_REG_TYPE_C_CC_SNK_VRP15_DAC_VAL_SHIFT                8
#define MT6353_REG_TYPE_C_CC_SNK_VRPUSB_DAC_VAL_MASK                0x3F
#define MT6353_REG_TYPE_C_CC_SNK_VRPUSB_DAC_VAL_SHIFT               0
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_SRC_INTR_EN_MASK            0x1
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_SRC_INTR_EN_SHIFT           0
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_SNK_INTR_EN_MASK            0x1
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_SNK_INTR_EN_SHIFT           1
#define MT6353_REG_TYPE_C_CC_ENT_AUDIO_ACC_INTR_EN_MASK             0x1
#define MT6353_REG_TYPE_C_CC_ENT_AUDIO_ACC_INTR_EN_SHIFT            2
#define MT6353_REG_TYPE_C_CC_ENT_DBG_ACC_INTR_EN_MASK               0x1
#define MT6353_REG_TYPE_C_CC_ENT_DBG_ACC_INTR_EN_SHIFT              3
#define MT6353_REG_TYPE_C_CC_ENT_DISABLE_INTR_EN_MASK               0x1
#define MT6353_REG_TYPE_C_CC_ENT_DISABLE_INTR_EN_SHIFT              4
#define MT6353_REG_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_EN_MASK          0x1
#define MT6353_REG_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_EN_SHIFT         5
#define MT6353_REG_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_EN_MASK          0x1
#define MT6353_REG_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_EN_SHIFT         6
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_EN_MASK       0x1
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_EN_SHIFT      7
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_EN_MASK       0x1
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_EN_SHIFT      8
#define MT6353_REG_TYPE_C_CC_ENT_TRY_SRC_INTR_EN_MASK               0x1
#define MT6353_REG_TYPE_C_CC_ENT_TRY_SRC_INTR_EN_SHIFT              9
#define MT6353_REG_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_EN_MASK          0x1
#define MT6353_REG_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_EN_SHIFT         10
#define MT6353_REG_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_EN_MASK          0x1
#define MT6353_REG_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_EN_SHIFT         11
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_EN_MASK       0x1
#define MT6353_REG_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_EN_SHIFT      12
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_EN_MASK          0x1
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_EN_SHIFT         0
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_EN_MASK       0x1
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_EN_SHIFT      1
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_15_INTR_EN_MASK            0x1
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_15_INTR_EN_SHIFT           2
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_30_INTR_EN_MASK            0x1
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_30_INTR_EN_SHIFT           3
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_EN_MASK      0x1
#define MT6353_REG_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_EN_SHIFT     4
#define MT6353_TYPE_C_CC_ENT_ATTACH_SRC_INTR_MASK                   0x1
#define MT6353_TYPE_C_CC_ENT_ATTACH_SRC_INTR_SHIFT                  0
#define MT6353_TYPE_C_CC_ENT_ATTACH_SNK_INTR_MASK                   0x1
#define MT6353_TYPE_C_CC_ENT_ATTACH_SNK_INTR_SHIFT                  1
#define MT6353_TYPE_C_CC_ENT_AUDIO_ACC_INTR_MASK                    0x1
#define MT6353_TYPE_C_CC_ENT_AUDIO_ACC_INTR_SHIFT                   2
#define MT6353_TYPE_C_CC_ENT_DBG_ACC_INTR_MASK                      0x1
#define MT6353_TYPE_C_CC_ENT_DBG_ACC_INTR_SHIFT                     3
#define MT6353_TYPE_C_CC_ENT_DISABLE_INTR_MASK                      0x1
#define MT6353_TYPE_C_CC_ENT_DISABLE_INTR_SHIFT                     4
#define MT6353_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_MASK                 0x1
#define MT6353_TYPE_C_CC_ENT_UNATTACH_SRC_INTR_SHIFT                5
#define MT6353_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_MASK                 0x1
#define MT6353_TYPE_C_CC_ENT_UNATTACH_SNK_INTR_SHIFT                6
#define MT6353_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_MASK              0x1
#define MT6353_TYPE_C_CC_ENT_ATTACH_WAIT_SRC_INTR_SHIFT             7
#define MT6353_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_MASK              0x1
#define MT6353_TYPE_C_CC_ENT_ATTACH_WAIT_SNK_INTR_SHIFT             8
#define MT6353_TYPE_C_CC_ENT_TRY_SRC_INTR_MASK                      0x1
#define MT6353_TYPE_C_CC_ENT_TRY_SRC_INTR_SHIFT                     9
#define MT6353_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_MASK                 0x1
#define MT6353_TYPE_C_CC_ENT_TRY_WAIT_SNK_INTR_SHIFT                10
#define MT6353_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_MASK                 0x1
#define MT6353_TYPE_C_CC_ENT_UNATTACH_ACC_INTR_SHIFT                11
#define MT6353_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_MASK              0x1
#define MT6353_TYPE_C_CC_ENT_ATTACH_WAIT_ACC_INTR_SHIFT             12
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_MASK                 0x1
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_IDLE_INTR_SHIFT                0
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_MASK              0x1
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_DEFAULT_INTR_SHIFT             1
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_15_INTR_MASK                   0x1
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_15_INTR_SHIFT                  2
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_30_INTR_MASK                   0x1
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_30_INTR_SHIFT                  3
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_MASK             0x1
#define MT6353_TYPE_C_CC_ENT_SNK_PWR_REDETECT_INTR_SHIFT            4
#define MT6353_RO_TYPE_C_CC_ST_MASK                                 0xF
#define MT6353_RO_TYPE_C_CC_ST_SHIFT                                0
#define MT6353_RO_TYPE_C_ROUTED_CC_MASK                             0x1
#define MT6353_RO_TYPE_C_ROUTED_CC_SHIFT                            15
#define MT6353_RO_TYPE_C_CC_SNK_PWR_ST_MASK                         0x7
#define MT6353_RO_TYPE_C_CC_SNK_PWR_ST_SHIFT                        0
#define MT6353_RO_TYPE_C_CC_PWR_ROLE_MASK                           0x1
#define MT6353_RO_TYPE_C_CC_PWR_ROLE_SHIFT                          4
#define MT6353_RO_TYPE_C_DRIVE_VCONN_CAPABLE_MASK                   0x1
#define MT6353_RO_TYPE_C_DRIVE_VCONN_CAPABLE_SHIFT                  5
#define MT6353_RO_TYPE_C_AD_CC_CMP_OUT_MASK                         0x1
#define MT6353_RO_TYPE_C_AD_CC_CMP_OUT_SHIFT                        6
#define MT6353_RO_AD_CC_VUSB33_RDY_MASK                             0x1
#define MT6353_RO_AD_CC_VUSB33_RDY_SHIFT                            7
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RPDE_MASK                      0x7
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RPDE_SHIFT                     0
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RP15_MASK                      0x1F
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RP15_SHIFT                     8
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RP3_MASK                       0x1F
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RP3_SHIFT                      0
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RD_MASK                        0x1F
#define MT6353_REG_TYPE_C_PHY_RG_CC1_RD_SHIFT                       8
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RPDE_MASK                      0x7
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RPDE_SHIFT                     0
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RP15_MASK                      0x1F
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RP15_SHIFT                     8
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RP3_MASK                       0x1F
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RP3_SHIFT                      0
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RD_MASK                        0x1F
#define MT6353_REG_TYPE_C_PHY_RG_CC2_RD_SHIFT                       8
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC1_MASK          0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC1_SHIFT         0
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC2_MASK          0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_RCC2_SHIFT         1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LEV_EN_MASK        0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LEV_EN_SHIFT       2
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SW_SEL_MASK        0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SW_SEL_SHIFT       3
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_BIAS_EN_MASK       0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_BIAS_EN_SHIFT      4
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LPF_EN_MASK        0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_LPF_EN_SHIFT       5
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_ADCSW_EN_MASK      0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_ADCSW_EN_SHIFT     6
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SASW_EN_MASK       0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SASW_EN_SHIFT      7
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_EN_MASK        0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_EN_SHIFT       8
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SACLK_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_SACLK_SHIFT        9
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_IN_MASK        0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_IN_SHIFT       10
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_CAL_MASK       0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_CAL_SHIFT      11
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_GAIN_CAL_MASK  0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_EN_DA_CC_DAC_GAIN_CAL_SHIFT 12
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC1_EN_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC1_EN_SHIFT        0
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC1_EN_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC1_EN_SHIFT        1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC1_EN_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC1_EN_SHIFT        2
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC2_EN_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RPCC2_EN_SHIFT        3
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC2_EN_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RDCC2_EN_SHIFT        4
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC2_EN_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_RACC2_EN_SHIFT        5
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LEV_EN_MASK           0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LEV_EN_SHIFT          6
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SW_SEL_MASK           0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SW_SEL_SHIFT          7
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_BIAS_EN_MASK          0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_BIAS_EN_SHIFT         8
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LPF_EN_MASK           0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_LPF_EN_SHIFT          9
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_ADCSW_EN_MASK         0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_ADCSW_EN_SHIFT        10
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SASW_EN_MASK          0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SASW_EN_SHIFT         11
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_EN_MASK           0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_EN_SHIFT          12
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SACLK_MASK            0x1
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_SACLK_SHIFT           13
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_IN_MASK           0x3F
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_IN_SHIFT          0
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_CAL_MASK          0xF
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_CAL_SHIFT         8
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_GAIN_CAL_MASK     0xF
#define MT6353_REG_TYPE_C_SW_FORCE_MODE_DA_CC_DAC_GAIN_CAL_SHIFT    12
#define MT6353_TYPE_C_DAC_CAL_START_MASK                            0x1
#define MT6353_TYPE_C_DAC_CAL_START_SHIFT                           0
#define MT6353_REG_TYPE_C_DAC_CAL_STAGE_MASK                        0x1
#define MT6353_REG_TYPE_C_DAC_CAL_STAGE_SHIFT                       1
#define MT6353_RO_TYPE_C_DAC_OK_MASK                                0x1
#define MT6353_RO_TYPE_C_DAC_OK_SHIFT                               4
#define MT6353_RO_TYPE_C_DAC_FAIL_MASK                              0x1
#define MT6353_RO_TYPE_C_DAC_FAIL_SHIFT                             5
#define MT6353_RO_DA_CC_DAC_CAL_MASK                                0xF
#define MT6353_RO_DA_CC_DAC_CAL_SHIFT                               0
#define MT6353_RO_DA_CC_DAC_GAIN_CAL_MASK                           0xF
#define MT6353_RO_DA_CC_DAC_GAIN_CAL_SHIFT                          4
#define MT6353_REG_TYPE_C_DBG_PORT_SEL_0_MASK                       0xFFFF
#define MT6353_REG_TYPE_C_DBG_PORT_SEL_0_SHIFT                      0
#define MT6353_REG_TYPE_C_DBG_PORT_SEL_1_MASK                       0xFFFF
#define MT6353_REG_TYPE_C_DBG_PORT_SEL_1_SHIFT                      0
#define MT6353_REG_TYPE_C_DBG_MOD_SEL_MASK                          0xFFFF
#define MT6353_REG_TYPE_C_DBG_MOD_SEL_SHIFT                         0
#define MT6353_RO_TYPE_C_DBG_OUT_READ_0_MASK                        0xFFFF
#define MT6353_RO_TYPE_C_DBG_OUT_READ_0_SHIFT                       0
#define MT6353_RO_TYPE_C_DBG_OUT_READ_1_MASK                        0xFFFF
#define MT6353_RO_TYPE_C_DBG_OUT_READ_1_SHIFT                       0
#define MT6353_HWCID_MASK                                           0xFFFF
#define MT6353_HWCID_SHIFT                                          0
#define MT6353_SWCID_MASK                                           0xFFFF
#define MT6353_SWCID_SHIFT                                          0
#define MT6353_RG_SRCLKEN_IN0_EN_MASK                               0x1
#define MT6353_RG_SRCLKEN_IN0_EN_SHIFT                              0
#define MT6353_RG_SRCLKEN_IN1_EN_MASK                               0x1
#define MT6353_RG_SRCLKEN_IN1_EN_SHIFT                              1
#define MT6353_RG_OSC_SEL_MASK                                      0x1
#define MT6353_RG_OSC_SEL_SHIFT                                     2
#define MT6353_RG_SRCLKEN_IN2_EN_MASK                               0x1
#define MT6353_RG_SRCLKEN_IN2_EN_SHIFT                              3
#define MT6353_RG_SRCLKEN_IN0_HW_MODE_MASK                          0x1
#define MT6353_RG_SRCLKEN_IN0_HW_MODE_SHIFT                         4
#define MT6353_RG_SRCLKEN_IN1_HW_MODE_MASK                          0x1
#define MT6353_RG_SRCLKEN_IN1_HW_MODE_SHIFT                         5
#define MT6353_RG_OSC_SEL_HW_MODE_MASK                              0x1
#define MT6353_RG_OSC_SEL_HW_MODE_SHIFT                             6
#define MT6353_RG_SRCLKEN_IN_SYNC_EN_MASK                           0x1
#define MT6353_RG_SRCLKEN_IN_SYNC_EN_SHIFT                          8
#define MT6353_RG_OSC_EN_AUTO_OFF_MASK                              0x1
#define MT6353_RG_OSC_EN_AUTO_OFF_SHIFT                             9
#define MT6353_TEST_OUT_MASK                                        0xFF
#define MT6353_TEST_OUT_SHIFT                                       0
#define MT6353_RG_MON_FLAG_SEL_MASK                                 0xFF
#define MT6353_RG_MON_FLAG_SEL_SHIFT                                0
#define MT6353_RG_MON_GRP_SEL_MASK                                  0x1F
#define MT6353_RG_MON_GRP_SEL_SHIFT                                 8
#define MT6353_RG_NANDTREE_MODE_MASK                                0x1
#define MT6353_RG_NANDTREE_MODE_SHIFT                               0
#define MT6353_RG_TEST_AUXADC_MASK                                  0x1
#define MT6353_RG_TEST_AUXADC_SHIFT                                 1
#define MT6353_RG_EFUSE_MODE_MASK                                   0x1
#define MT6353_RG_EFUSE_MODE_SHIFT                                  2
#define MT6353_RG_TEST_STRUP_MASK                                   0x1
#define MT6353_RG_TEST_STRUP_SHIFT                                  3
#define MT6353_TESTMODE_SW_MASK                                     0x1
#define MT6353_TESTMODE_SW_SHIFT                                    0
#define MT6353_EN_STATUS_VDRAM_MASK                                 0x1
#define MT6353_EN_STATUS_VDRAM_SHIFT                                0
#define MT6353_EN_STATUS_VSRAM_PROC_MASK                            0x1
#define MT6353_EN_STATUS_VSRAM_PROC_SHIFT                           1
#define MT6353_EN_STATUS_VAUD28_MASK                                0x1
#define MT6353_EN_STATUS_VAUD28_SHIFT                               2
#define MT6353_EN_STATUS_VAUX18_MASK                                0x1
#define MT6353_EN_STATUS_VAUX18_SHIFT                               3
#define MT6353_EN_STATUS_VCAMD_MASK                                 0x1
#define MT6353_EN_STATUS_VCAMD_SHIFT                                4
#define MT6353_EN_STATUS_VLDO28_MASK                                0x1
#define MT6353_EN_STATUS_VLDO28_SHIFT                               5
#define MT6353_EN_STATUS_VCAMIO_MASK                                0x1
#define MT6353_EN_STATUS_VCAMIO_SHIFT                               6
#define MT6353_EN_STATUS_VCAMA_MASK                                 0x1
#define MT6353_EN_STATUS_VCAMA_SHIFT                                7
#define MT6353_EN_STATUS_VCN18_MASK                                 0x1
#define MT6353_EN_STATUS_VCN18_SHIFT                                8
#define MT6353_EN_STATUS_VCN28_MASK                                 0x1
#define MT6353_EN_STATUS_VCN28_SHIFT                                9
#define MT6353_EN_STATUS_VCN33_MASK                                 0x1
#define MT6353_EN_STATUS_VCN33_SHIFT                                10
#define MT6353_EN_STATUS_VRF12_MASK                                 0x1
#define MT6353_EN_STATUS_VRF12_SHIFT                                11
#define MT6353_EN_STATUS_VRF18_MASK                                 0x1
#define MT6353_EN_STATUS_VRF18_SHIFT                                12
#define MT6353_EN_STATUS_VXO22_MASK                                 0x1
#define MT6353_EN_STATUS_VXO22_SHIFT                                13
#define MT6353_EN_STATUS_VTCXO24_MASK                               0x1
#define MT6353_EN_STATUS_VTCXO24_SHIFT                              14
#define MT6353_EN_STATUS_VTCXO28_MASK                               0x1
#define MT6353_EN_STATUS_VTCXO28_SHIFT                              15
#define MT6353_EN_STATUS_VS1_MASK                                   0x1
#define MT6353_EN_STATUS_VS1_SHIFT                                  1
#define MT6353_EN_STATUS_VCORE_MASK                                 0x1
#define MT6353_EN_STATUS_VCORE_SHIFT                                2
#define MT6353_EN_STATUS_VPROC_MASK                                 0x1
#define MT6353_EN_STATUS_VPROC_SHIFT                                3
#define MT6353_EN_STATUS_VPA_MASK                                   0x1
#define MT6353_EN_STATUS_VPA_SHIFT                                  4
#define MT6353_EN_STATUS_VRTC_MASK                                  0x1
#define MT6353_EN_STATUS_VRTC_SHIFT                                 5
#define MT6353_EN_STATUS_TREF_MASK                                  0x1
#define MT6353_EN_STATUS_TREF_SHIFT                                 6
#define MT6353_EN_STATUS_VIBR_MASK                                  0x1
#define MT6353_EN_STATUS_VIBR_SHIFT                                 7
#define MT6353_EN_STATUS_VIO18_MASK                                 0x1
#define MT6353_EN_STATUS_VIO18_SHIFT                                8
#define MT6353_EN_STATUS_VEMC33_MASK                                0x1
#define MT6353_EN_STATUS_VEMC33_SHIFT                               9
#define MT6353_EN_STATUS_VUSB33_MASK                                0x1
#define MT6353_EN_STATUS_VUSB33_SHIFT                               10
#define MT6353_EN_STATUS_VMCH_MASK                                  0x1
#define MT6353_EN_STATUS_VMCH_SHIFT                                 11
#define MT6353_EN_STATUS_VMC_MASK                                   0x1
#define MT6353_EN_STATUS_VMC_SHIFT                                  12
#define MT6353_EN_STATUS_VIO28_MASK                                 0x1
#define MT6353_EN_STATUS_VIO28_SHIFT                                13
#define MT6353_EN_STATUS_VSIM2_MASK                                 0x1
#define MT6353_EN_STATUS_VSIM2_SHIFT                                14
#define MT6353_EN_STATUS_VSIM1_MASK                                 0x1
#define MT6353_EN_STATUS_VSIM1_SHIFT                                15
#define MT6353_OC_STATUS_VDRAM_MASK                                 0x1
#define MT6353_OC_STATUS_VDRAM_SHIFT                                0
#define MT6353_OC_STATUS_VSRAM_PROC_MASK                            0x1
#define MT6353_OC_STATUS_VSRAM_PROC_SHIFT                           1
#define MT6353_OC_STATUS_VAUD28_MASK                                0x1
#define MT6353_OC_STATUS_VAUD28_SHIFT                               2
#define MT6353_OC_STATUS_VAUX18_MASK                                0x1
#define MT6353_OC_STATUS_VAUX18_SHIFT                               3
#define MT6353_OC_STATUS_VCAMD_MASK                                 0x1
#define MT6353_OC_STATUS_VCAMD_SHIFT                                4
#define MT6353_OC_STATUS_VLDO28_MASK                                0x1
#define MT6353_OC_STATUS_VLDO28_SHIFT                               5
#define MT6353_OC_STATUS_VCAMIO_MASK                                0x1
#define MT6353_OC_STATUS_VCAMIO_SHIFT                               6
#define MT6353_OC_STATUS_VCAMA_MASK                                 0x1
#define MT6353_OC_STATUS_VCAMA_SHIFT                                7
#define MT6353_OC_STATUS_VCN18_MASK                                 0x1
#define MT6353_OC_STATUS_VCN18_SHIFT                                8
#define MT6353_OC_STATUS_VCN28_MASK                                 0x1
#define MT6353_OC_STATUS_VCN28_SHIFT                                9
#define MT6353_OC_STATUS_VCN33_MASK                                 0x1
#define MT6353_OC_STATUS_VCN33_SHIFT                                10
#define MT6353_OC_STATUS_VRF12_MASK                                 0x1
#define MT6353_OC_STATUS_VRF12_SHIFT                                11
#define MT6353_OC_STATUS_VRF18_MASK                                 0x1
#define MT6353_OC_STATUS_VRF18_SHIFT                                12
#define MT6353_OC_STATUS_VXO22_MASK                                 0x1
#define MT6353_OC_STATUS_VXO22_SHIFT                                13
#define MT6353_OC_STATUS_VTCXO24_MASK                               0x1
#define MT6353_OC_STATUS_VTCXO24_SHIFT                              14
#define MT6353_OC_STATUS_VTCXO28_MASK                               0x1
#define MT6353_OC_STATUS_VTCXO28_SHIFT                              15
#define MT6353_OC_STATUS_VS1_MASK                                   0x1
#define MT6353_OC_STATUS_VS1_SHIFT                                  2
#define MT6353_OC_STATUS_VCORE_MASK                                 0x1
#define MT6353_OC_STATUS_VCORE_SHIFT                                3
#define MT6353_OC_STATUS_VPROC_MASK                                 0x1
#define MT6353_OC_STATUS_VPROC_SHIFT                                4
#define MT6353_OC_STATUS_VPA_MASK                                   0x1
#define MT6353_OC_STATUS_VPA_SHIFT                                  5
#define MT6353_OC_STATUS_TREF_MASK                                  0x1
#define MT6353_OC_STATUS_TREF_SHIFT                                 6
#define MT6353_OC_STATUS_VIBR_MASK                                  0x1
#define MT6353_OC_STATUS_VIBR_SHIFT                                 7
#define MT6353_OC_STATUS_VIO18_MASK                                 0x1
#define MT6353_OC_STATUS_VIO18_SHIFT                                8
#define MT6353_OC_STATUS_VEMC33_MASK                                0x1
#define MT6353_OC_STATUS_VEMC33_SHIFT                               9
#define MT6353_OC_STATUS_VUSB33_MASK                                0x1
#define MT6353_OC_STATUS_VUSB33_SHIFT                               10
#define MT6353_OC_STATUS_VMCH_MASK                                  0x1
#define MT6353_OC_STATUS_VMCH_SHIFT                                 11
#define MT6353_OC_STATUS_VMC_MASK                                   0x1
#define MT6353_OC_STATUS_VMC_SHIFT                                  12
#define MT6353_OC_STATUS_VIO28_MASK                                 0x1
#define MT6353_OC_STATUS_VIO28_SHIFT                                13
#define MT6353_OC_STATUS_VSIM2_MASK                                 0x1
#define MT6353_OC_STATUS_VSIM2_SHIFT                                14
#define MT6353_OC_STATUS_VSIM1_MASK                                 0x1
#define MT6353_OC_STATUS_VSIM1_SHIFT                                15
#define MT6353_VCORE2_PG_DEB_MASK                                   0x1
#define MT6353_VCORE2_PG_DEB_SHIFT                                  0
#define MT6353_VS1_PG_DEB_MASK                                      0x1
#define MT6353_VS1_PG_DEB_SHIFT                                     1
#define MT6353_VCORE_PG_DEB_MASK                                    0x1
#define MT6353_VCORE_PG_DEB_SHIFT                                   2
#define MT6353_VPROC_PG_DEB_MASK                                    0x1
#define MT6353_VPROC_PG_DEB_SHIFT                                   3
#define MT6353_VIO18_PG_DEB_MASK                                    0x1
#define MT6353_VIO18_PG_DEB_SHIFT                                   4
#define MT6353_VEMC33_PG_DEB_MASK                                   0x1
#define MT6353_VEMC33_PG_DEB_SHIFT                                  5
#define MT6353_VUSB33_PG_DEB_MASK                                   0x1
#define MT6353_VUSB33_PG_DEB_SHIFT                                  6
#define MT6353_VMCH_PG_DEB_MASK                                     0x1
#define MT6353_VMCH_PG_DEB_SHIFT                                    7
#define MT6353_VMC_PG_DEB_MASK                                      0x1
#define MT6353_VMC_PG_DEB_SHIFT                                     8
#define MT6353_VIO28_PG_DEB_MASK                                    0x1
#define MT6353_VIO28_PG_DEB_SHIFT                                   9
#define MT6353_VDRAM_PG_DEB_MASK                                    0x1
#define MT6353_VDRAM_PG_DEB_SHIFT                                   10
#define MT6353_VSRAM_PROC_PG_DEB_MASK                               0x1
#define MT6353_VSRAM_PROC_PG_DEB_SHIFT                              11
#define MT6353_VAUD28_PG_DEB_MASK                                   0x1
#define MT6353_VAUD28_PG_DEB_SHIFT                                  12
#define MT6353_VAUX18_PG_DEB_MASK                                   0x1
#define MT6353_VAUX18_PG_DEB_SHIFT                                  13
#define MT6353_VXO22_PG_DEB_MASK                                    0x1
#define MT6353_VXO22_PG_DEB_SHIFT                                   14
#define MT6353_VTCXO24_PG_DEB_MASK                                  0x1
#define MT6353_VTCXO24_PG_DEB_SHIFT                                 15
#define MT6353_STRUP_VMCH_PG_STATUS_GATED_MASK                      0x1
#define MT6353_STRUP_VMCH_PG_STATUS_GATED_SHIFT                     0
#define MT6353_STRUP_VMC_PG_STATUS_GATED_MASK                       0x1
#define MT6353_STRUP_VMC_PG_STATUS_GATED_SHIFT                      1
#define MT6353_STRUP_VXO22_PG_STATUS_GATED_MASK                     0x1
#define MT6353_STRUP_VXO22_PG_STATUS_GATED_SHIFT                    2
#define MT6353_STRUP_VTCXO24_PG_STATUS_GATED_MASK                   0x1
#define MT6353_STRUP_VTCXO24_PG_STATUS_GATED_SHIFT                  3
#define MT6353_STRUP_VUSB33_PG_STATUS_GATED_MASK                    0x1
#define MT6353_STRUP_VUSB33_PG_STATUS_GATED_SHIFT                   4
#define MT6353_STRUP_VSRAM_PROC_PG_STATUS_GATED_MASK                0x1
#define MT6353_STRUP_VSRAM_PROC_PG_STATUS_GATED_SHIFT               5
#define MT6353_STRUP_VPROC_PG_STATUS_GATED_MASK                     0x1
#define MT6353_STRUP_VPROC_PG_STATUS_GATED_SHIFT                    6
#define MT6353_STRUP_VDRAM_PG_STATUS_GATED_MASK                     0x1
#define MT6353_STRUP_VDRAM_PG_STATUS_GATED_SHIFT                    7
#define MT6353_STRUP_VAUD28_PG_STATUS_GATED_MASK                    0x1
#define MT6353_STRUP_VAUD28_PG_STATUS_GATED_SHIFT                   8
#define MT6353_STRUP_VIO28_PG_STATUS_GATED_MASK                     0x1
#define MT6353_STRUP_VIO28_PG_STATUS_GATED_SHIFT                    9
#define MT6353_STRUP_VEMC33_PG_STATUS_GATED_MASK                    0x1
#define MT6353_STRUP_VEMC33_PG_STATUS_GATED_SHIFT                   10
#define MT6353_STRUP_VIO18_PG_STATUS_GATED_MASK                     0x1
#define MT6353_STRUP_VIO18_PG_STATUS_GATED_SHIFT                    11
#define MT6353_STRUP_VS1_PG_STATUS_GATED_MASK                       0x1
#define MT6353_STRUP_VS1_PG_STATUS_GATED_SHIFT                      12
#define MT6353_STRUP_VCORE_PG_STATUS_GATED_MASK                     0x1
#define MT6353_STRUP_VCORE_PG_STATUS_GATED_SHIFT                    13
#define MT6353_STRUP_VAUX18_PG_STATUS_GATED_MASK                    0x1
#define MT6353_STRUP_VAUX18_PG_STATUS_GATED_SHIFT                   14
#define MT6353_STRUP_VCORE2_PG_STATUS_GATED_MASK                    0x1
#define MT6353_STRUP_VCORE2_PG_STATUS_GATED_SHIFT                   15
#define MT6353_PMU_THERMAL_DEB_MASK                                 0x1
#define MT6353_PMU_THERMAL_DEB_SHIFT                                14
#define MT6353_STRUP_THERMAL_STATUS_MASK                            0x1
#define MT6353_STRUP_THERMAL_STATUS_SHIFT                           15
#define MT6353_PMU_TEST_MODE_SCAN_MASK                              0x1
#define MT6353_PMU_TEST_MODE_SCAN_SHIFT                             0
#define MT6353_PWRKEY_DEB_MASK                                      0x1
#define MT6353_PWRKEY_DEB_SHIFT                                     1
#define MT6353_HOMEKEY_DEB_MASK                                     0x1
#define MT6353_HOMEKEY_DEB_SHIFT                                    2
#define MT6353_RTC_XTAL_DET_DONE_MASK                               0x1
#define MT6353_RTC_XTAL_DET_DONE_SHIFT                              6
#define MT6353_XOSC32_ENB_DET_MASK                                  0x1
#define MT6353_XOSC32_ENB_DET_SHIFT                                 7
#define MT6353_RTC_XTAL_DET_RSV_MASK                                0xF
#define MT6353_RTC_XTAL_DET_RSV_SHIFT                               8
#define MT6353_RG_PMU_TDSEL_MASK                                    0x1
#define MT6353_RG_PMU_TDSEL_SHIFT                                   0
#define MT6353_RG_SPI_TDSEL_MASK                                    0x1
#define MT6353_RG_SPI_TDSEL_SHIFT                                   1
#define MT6353_RG_AUD_TDSEL_MASK                                    0x1
#define MT6353_RG_AUD_TDSEL_SHIFT                                   2
#define MT6353_RG_E32CAL_TDSEL_MASK                                 0x1
#define MT6353_RG_E32CAL_TDSEL_SHIFT                                3
#define MT6353_RG_PMU_RDSEL_MASK                                    0x1
#define MT6353_RG_PMU_RDSEL_SHIFT                                   0
#define MT6353_RG_SPI_RDSEL_MASK                                    0x1
#define MT6353_RG_SPI_RDSEL_SHIFT                                   1
#define MT6353_RG_AUD_RDSEL_MASK                                    0x1
#define MT6353_RG_AUD_RDSEL_SHIFT                                   2
#define MT6353_RG_E32CAL_RDSEL_MASK                                 0x1
#define MT6353_RG_E32CAL_RDSEL_SHIFT                                3
#define MT6353_RG_SMT_WDTRSTB_IN_MASK                               0x1
#define MT6353_RG_SMT_WDTRSTB_IN_SHIFT                              0
#define MT6353_RG_SMT_HOMEKEY_MASK                                  0x1
#define MT6353_RG_SMT_HOMEKEY_SHIFT                                 1
#define MT6353_RG_SMT_SRCLKEN_IN0_MASK                              0x1
#define MT6353_RG_SMT_SRCLKEN_IN0_SHIFT                             2
#define MT6353_RG_SMT_SRCLKEN_IN1_MASK                              0x1
#define MT6353_RG_SMT_SRCLKEN_IN1_SHIFT                             3
#define MT6353_RG_SMT_RTC_32K1V8_0_MASK                             0x1
#define MT6353_RG_SMT_RTC_32K1V8_0_SHIFT                            4
#define MT6353_RG_SMT_RTC_32K1V8_1_MASK                             0x1
#define MT6353_RG_SMT_RTC_32K1V8_1_SHIFT                            5
#define MT6353_RG_SMT_SPI_CLK_MASK                                  0x1
#define MT6353_RG_SMT_SPI_CLK_SHIFT                                 0
#define MT6353_RG_SMT_SPI_CSN_MASK                                  0x1
#define MT6353_RG_SMT_SPI_CSN_SHIFT                                 1
#define MT6353_RG_SMT_SPI_MOSI_MASK                                 0x1
#define MT6353_RG_SMT_SPI_MOSI_SHIFT                                2
#define MT6353_RG_SMT_SPI_MISO_MASK                                 0x1
#define MT6353_RG_SMT_SPI_MISO_SHIFT                                3
#define MT6353_RG_SMT_AUD_CLK_MASK                                  0x1
#define MT6353_RG_SMT_AUD_CLK_SHIFT                                 0
#define MT6353_RG_SMT_AUD_DAT_MOSI_MASK                             0x1
#define MT6353_RG_SMT_AUD_DAT_MOSI_SHIFT                            1
#define MT6353_RG_SMT_AUD_DAT_MISO_MASK                             0x1
#define MT6353_RG_SMT_AUD_DAT_MISO_SHIFT                            2
#define MT6353_RG_SMT_ANC_DAT_MOSI_MASK                             0x1
#define MT6353_RG_SMT_ANC_DAT_MOSI_SHIFT                            3
#define MT6353_RG_SMT_VOW_CLK_MISO_MASK                             0x1
#define MT6353_RG_SMT_VOW_CLK_MISO_SHIFT                            4
#define MT6353_RG_SMT_ENBB_MASK                                     0x1
#define MT6353_RG_SMT_ENBB_SHIFT                                    5
#define MT6353_RG_SMT_XOSC_EN_MASK                                  0x1
#define MT6353_RG_SMT_XOSC_EN_SHIFT                                 6
#define MT6353_RG_OCTL_SRCLKEN_IN0_MASK                             0xF
#define MT6353_RG_OCTL_SRCLKEN_IN0_SHIFT                            0
#define MT6353_RG_OCTL_SRCLKEN_IN1_MASK                             0xF
#define MT6353_RG_OCTL_SRCLKEN_IN1_SHIFT                            4
#define MT6353_RG_OCTL_RTC_32K1V8_0_MASK                            0xF
#define MT6353_RG_OCTL_RTC_32K1V8_0_SHIFT                           8
#define MT6353_RG_OCTL_RTC_32K1V8_1_MASK                            0xF
#define MT6353_RG_OCTL_RTC_32K1V8_1_SHIFT                           12
#define MT6353_RG_OCTL_SPI_CLK_MASK                                 0xF
#define MT6353_RG_OCTL_SPI_CLK_SHIFT                                0
#define MT6353_RG_OCTL_SPI_CSN_MASK                                 0xF
#define MT6353_RG_OCTL_SPI_CSN_SHIFT                                4
#define MT6353_RG_OCTL_SPI_MOSI_MASK                                0xF
#define MT6353_RG_OCTL_SPI_MOSI_SHIFT                               8
#define MT6353_RG_OCTL_SPI_MISO_MASK                                0xF
#define MT6353_RG_OCTL_SPI_MISO_SHIFT                               12
#define MT6353_RG_OCTL_AUD_DAT_MOSI_MASK                            0xF
#define MT6353_RG_OCTL_AUD_DAT_MOSI_SHIFT                           0
#define MT6353_RG_OCTL_AUD_DAT_MISO_MASK                            0xF
#define MT6353_RG_OCTL_AUD_DAT_MISO_SHIFT                           4
#define MT6353_RG_OCTL_AUD_CLK_MASK                                 0xF
#define MT6353_RG_OCTL_AUD_CLK_SHIFT                                8
#define MT6353_RG_OCTL_ANC_DAT_MOSI_MASK                            0xF
#define MT6353_RG_OCTL_ANC_DAT_MOSI_SHIFT                           12
#define MT6353_RG_OCTL_HOMEKEY_MASK                                 0xF
#define MT6353_RG_OCTL_HOMEKEY_SHIFT                                0
#define MT6353_RG_OCTL_ENBB_MASK                                    0xF
#define MT6353_RG_OCTL_ENBB_SHIFT                                   4
#define MT6353_RG_OCTL_XOSC_EN_MASK                                 0xF
#define MT6353_RG_OCTL_XOSC_EN_SHIFT                                8
#define MT6353_RG_OCTL_VOW_CLK_MISO_MASK                            0xF
#define MT6353_RG_OCTL_VOW_CLK_MISO_SHIFT                           12
#define MT6353_TOP_STATUS_MASK                                      0xF
#define MT6353_TOP_STATUS_SHIFT                                     0
#define MT6353_TOP_STATUS_SET_MASK                                  0x3
#define MT6353_TOP_STATUS_SET_SHIFT                                 0
#define MT6353_TOP_STATUS_CLR_MASK                                  0x3
#define MT6353_TOP_STATUS_CLR_SHIFT                                 0
#define MT6353_CLK_RSV_CON0_RSV_MASK                                0x3FFF
#define MT6353_CLK_RSV_CON0_RSV_SHIFT                               0
#define MT6353_RG_DCXO_PWRKEY_RSTB_SEL_MASK                         0x1
#define MT6353_RG_DCXO_PWRKEY_RSTB_SEL_SHIFT                        14
#define MT6353_CLK_SRCVOLTEN_SW_MASK                                0x1
#define MT6353_CLK_SRCVOLTEN_SW_SHIFT                               0
#define MT6353_CLK_BUCK_OSC_SEL_SW_MASK                             0x1
#define MT6353_CLK_BUCK_OSC_SEL_SW_SHIFT                            2
#define MT6353_CLK_VOWEN_SW_MASK                                    0x1
#define MT6353_CLK_VOWEN_SW_SHIFT                                   3
#define MT6353_CLK_SRCVOLTEN_MODE_MASK                              0x1
#define MT6353_CLK_SRCVOLTEN_MODE_SHIFT                             4
#define MT6353_CLK_BUCK_OSC_SEL_MODE_MASK                           0x1
#define MT6353_CLK_BUCK_OSC_SEL_MODE_SHIFT                          6
#define MT6353_CLK_VOWEN_MODE_MASK                                  0x1
#define MT6353_CLK_VOWEN_MODE_SHIFT                                 7
#define MT6353_RG_TOP_CKSEL_CON2_RSV_MASK                           0x3F
#define MT6353_RG_TOP_CKSEL_CON2_RSV_SHIFT                          8
#define MT6353_CLK_BUCK_CON0_RSV_MASK                               0x3
#define MT6353_CLK_BUCK_CON0_RSV_SHIFT                              14
#define MT6353_CLK_BUCK_CON0_SET_MASK                               0xFFFF
#define MT6353_CLK_BUCK_CON0_SET_SHIFT                              0
#define MT6353_CLK_BUCK_CON0_CLR_MASK                               0xFFFF
#define MT6353_CLK_BUCK_CON0_CLR_SHIFT                              0
#define MT6353_CLK_BUCK_VCORE_OSC_SEL_SW_MASK                       0x1
#define MT6353_CLK_BUCK_VCORE_OSC_SEL_SW_SHIFT                      0
#define MT6353_CLK_BUCK_VCORE2_OSC_SEL_SW_MASK                      0x1
#define MT6353_CLK_BUCK_VCORE2_OSC_SEL_SW_SHIFT                     1
#define MT6353_CLK_BUCK_VPROC_OSC_SEL_SW_MASK                       0x1
#define MT6353_CLK_BUCK_VPROC_OSC_SEL_SW_SHIFT                      2
#define MT6353_CLK_BUCK_VPA_OSC_SEL_SW_MASK                         0x1
#define MT6353_CLK_BUCK_VPA_OSC_SEL_SW_SHIFT                        3
#define MT6353_CLK_BUCK_VS1_OSC_SEL_SW_MASK                         0x1
#define MT6353_CLK_BUCK_VS1_OSC_SEL_SW_SHIFT                        4
#define MT6353_CLK_LDO_VSRAM_PROC_OSC_SEL_SW_MASK                   0x1
#define MT6353_CLK_LDO_VSRAM_PROC_OSC_SEL_SW_SHIFT                  5
#define MT6353_CLK_BUCK_VCORE_OSC_SEL_MODE_MASK                     0x1
#define MT6353_CLK_BUCK_VCORE_OSC_SEL_MODE_SHIFT                    8
#define MT6353_CLK_BUCK_VCORE2_OSC_SEL_MODE_MASK                    0x1
#define MT6353_CLK_BUCK_VCORE2_OSC_SEL_MODE_SHIFT                   9
#define MT6353_CLK_BUCK_VPROC_OSC_SEL_MODE_MASK                     0x1
#define MT6353_CLK_BUCK_VPROC_OSC_SEL_MODE_SHIFT                    10
#define MT6353_CLK_BUCK_VPA_OSC_SEL_MODE_MASK                       0x1
#define MT6353_CLK_BUCK_VPA_OSC_SEL_MODE_SHIFT                      11
#define MT6353_CLK_BUCK_VS1_OSC_SEL_MODE_MASK                       0x1
#define MT6353_CLK_BUCK_VS1_OSC_SEL_MODE_SHIFT                      12
#define MT6353_CLK_LDO_VSRAM_PROC_OSC_SEL_MODE_MASK                 0x1
#define MT6353_CLK_LDO_VSRAM_PROC_OSC_SEL_MODE_SHIFT                13
#define MT6353_CLK_BUCK_CON1_RSV_MASK                               0x3
#define MT6353_CLK_BUCK_CON1_RSV_SHIFT                              14
#define MT6353_CLK_BUCK_CON1_SET_MASK                               0xFFFF
#define MT6353_CLK_BUCK_CON1_SET_SHIFT                              0
#define MT6353_CLK_BUCK_CON1_CLR_MASK                               0xFFFF
#define MT6353_CLK_BUCK_CON1_CLR_SHIFT                              0
#define MT6353_RG_CLKSQ_EN_AUD_MASK                                 0x1
#define MT6353_RG_CLKSQ_EN_AUD_SHIFT                                0
#define MT6353_RG_CLKSQ_EN_FQR_MASK                                 0x1
#define MT6353_RG_CLKSQ_EN_FQR_SHIFT                                1
#define MT6353_RG_CLKSQ_EN_AUX_AP_MASK                              0x1
#define MT6353_RG_CLKSQ_EN_AUX_AP_SHIFT                             2
#define MT6353_RG_CLKSQ_EN_AUX_MD_MASK                              0x1
#define MT6353_RG_CLKSQ_EN_AUX_MD_SHIFT                             3
#define MT6353_RG_CLKSQ_EN_AUX_GPS_MASK                             0x1
#define MT6353_RG_CLKSQ_EN_AUX_GPS_SHIFT                            4
#define MT6353_RG_CLKSQ_EN_AUX_RSV_MASK                             0x1
#define MT6353_RG_CLKSQ_EN_AUX_RSV_SHIFT                            5
#define MT6353_RG_CLKSQ_EN_AUX_AP_MODE_MASK                         0x1
#define MT6353_RG_CLKSQ_EN_AUX_AP_MODE_SHIFT                        8
#define MT6353_RG_CLKSQ_EN_AUX_MD_MODE_MASK                         0x1
#define MT6353_RG_CLKSQ_EN_AUX_MD_MODE_SHIFT                        9
#define MT6353_RG_CLKSQ_IN_SEL_VA18_MASK                            0x1
#define MT6353_RG_CLKSQ_IN_SEL_VA18_SHIFT                           10
#define MT6353_RG_CLKSQ_IN_SEL_VA18_SWCTRL_MASK                     0x1
#define MT6353_RG_CLKSQ_IN_SEL_VA18_SWCTRL_SHIFT                    11
#define MT6353_TOP_CLKSQ_RSV_MASK                                   0x7
#define MT6353_TOP_CLKSQ_RSV_SHIFT                                  12
#define MT6353_DA_CLKSQ_EN_VA28_MASK                                0x1
#define MT6353_DA_CLKSQ_EN_VA28_SHIFT                               15
#define MT6353_TOP_CLKSQ_SET_MASK                                   0xFFFF
#define MT6353_TOP_CLKSQ_SET_SHIFT                                  0
#define MT6353_TOP_CLKSQ_CLR_MASK                                   0xFFFF
#define MT6353_TOP_CLKSQ_CLR_SHIFT                                  0
#define MT6353_RG_CLKSQ_RTC_EN_MASK                                 0x1
#define MT6353_RG_CLKSQ_RTC_EN_SHIFT                                0
#define MT6353_RG_CLKSQ_RTC_EN_HW_MODE_MASK                         0x1
#define MT6353_RG_CLKSQ_RTC_EN_HW_MODE_SHIFT                        1
#define MT6353_TOP_CLKSQ_RTC_RSV0_MASK                              0xF
#define MT6353_TOP_CLKSQ_RTC_RSV0_SHIFT                             2
#define MT6353_RG_ENBB_SEL_MASK                                     0x1
#define MT6353_RG_ENBB_SEL_SHIFT                                    8
#define MT6353_RG_XOSC_EN_SEL_MASK                                  0x1
#define MT6353_RG_XOSC_EN_SEL_SHIFT                                 9
#define MT6353_TOP_CLKSQ_RTC_RSV1_MASK                              0x3
#define MT6353_TOP_CLKSQ_RTC_RSV1_SHIFT                             10
#define MT6353_DA_CLKSQ_EN_VDIG18_MASK                              0x1
#define MT6353_DA_CLKSQ_EN_VDIG18_SHIFT                             15
#define MT6353_TOP_CLKSQ_RTC_SET_MASK                               0xFFFF
#define MT6353_TOP_CLKSQ_RTC_SET_SHIFT                              0
#define MT6353_TOP_CLKSQ_RTC_CLR_MASK                               0xFFFF
#define MT6353_TOP_CLKSQ_RTC_CLR_SHIFT                              0
#define MT6353_OSC_75K_TRIM_MASK                                    0x1F
#define MT6353_OSC_75K_TRIM_SHIFT                                   0
#define MT6353_RG_OSC_75K_TRIM_EN_MASK                              0x1
#define MT6353_RG_OSC_75K_TRIM_EN_SHIFT                             5
#define MT6353_RG_OSC_75K_TRIM_RATE_MASK                            0x3
#define MT6353_RG_OSC_75K_TRIM_RATE_SHIFT                           6
#define MT6353_DA_OSC_75K_TRIM_MASK                                 0x1F
#define MT6353_DA_OSC_75K_TRIM_SHIFT                                8
#define MT6353_CLK_PMU75K_CK_TST_DIS_MASK                           0x1
#define MT6353_CLK_PMU75K_CK_TST_DIS_SHIFT                          0
#define MT6353_CLK_SMPS_CK_TST_DIS_MASK                             0x1
#define MT6353_CLK_SMPS_CK_TST_DIS_SHIFT                            1
#define MT6353_CLK_AUD26M_CK_TST_DIS_MASK                           0x1
#define MT6353_CLK_AUD26M_CK_TST_DIS_SHIFT                          2
#define MT6353_CLK_VOW12M_CK_TST_DIS_MASK                           0x1
#define MT6353_CLK_VOW12M_CK_TST_DIS_SHIFT                          3
#define MT6353_CLK_RTC32K_CK_TST_DIS_MASK                           0x1
#define MT6353_CLK_RTC32K_CK_TST_DIS_SHIFT                          4
#define MT6353_CLK_RTC26M_CK_TST_DIS_MASK                           0x1
#define MT6353_CLK_RTC26M_CK_TST_DIS_SHIFT                          5
#define MT6353_CLK_FG_CK_TST_DIS_MASK                               0x1
#define MT6353_CLK_FG_CK_TST_DIS_SHIFT                              6
#define MT6353_CLK_SPK_CK_TST_DIS_MASK                              0x1
#define MT6353_CLK_SPK_CK_TST_DIS_SHIFT                             7
#define MT6353_CLK_CKROOTTST_CON0_RSV_MASK                          0x7F
#define MT6353_CLK_CKROOTTST_CON0_RSV_SHIFT                         8
#define MT6353_CLK_BUCK_ANA_AUTO_OFF_DIS_MASK                       0x1
#define MT6353_CLK_BUCK_ANA_AUTO_OFF_DIS_SHIFT                      15
#define MT6353_CLK_PMU75K_CK_TSTSEL_MASK                            0x1
#define MT6353_CLK_PMU75K_CK_TSTSEL_SHIFT                           0
#define MT6353_CLK_SMPS_CK_TSTSEL_MASK                              0x1
#define MT6353_CLK_SMPS_CK_TSTSEL_SHIFT                             1
#define MT6353_CLK_AUD26M_CK_TSTSEL_MASK                            0x1
#define MT6353_CLK_AUD26M_CK_TSTSEL_SHIFT                           2
#define MT6353_CLK_VOW12M_CK_TSTSEL_MASK                            0x1
#define MT6353_CLK_VOW12M_CK_TSTSEL_SHIFT                           3
#define MT6353_CLK_RTC32K_CK_TSTSEL_MASK                            0x1
#define MT6353_CLK_RTC32K_CK_TSTSEL_SHIFT                           4
#define MT6353_CLK_RTC26M_CK_TSTSEL_MASK                            0x1
#define MT6353_CLK_RTC26M_CK_TSTSEL_SHIFT                           5
#define MT6353_CLK_FG_CK_TSTSEL_MASK                                0x1
#define MT6353_CLK_FG_CK_TSTSEL_SHIFT                               6
#define MT6353_CLK_SPK_CK_TSTSEL_MASK                               0x1
#define MT6353_CLK_SPK_CK_TSTSEL_SHIFT                              7
#define MT6353_CLK_CKROOTTST_CON1_RSV_MASK                          0xFF
#define MT6353_CLK_CKROOTTST_CON1_RSV_SHIFT                         8
#define MT6353_CLK_RTC32K_1V8_0_O_PDN_MASK                          0x1
#define MT6353_CLK_RTC32K_1V8_0_O_PDN_SHIFT                         0
#define MT6353_CLK_RTC32K_1V8_1_O_PDN_MASK                          0x1
#define MT6353_CLK_RTC32K_1V8_1_O_PDN_SHIFT                         1
#define MT6353_CLK_RTC_2SEC_OFF_DET_PDN_MASK                        0x1
#define MT6353_CLK_RTC_2SEC_OFF_DET_PDN_SHIFT                       2
#define MT6353_CLK_PDN_CON0_RSV_MASK                                0x1FFF
#define MT6353_CLK_PDN_CON0_RSV_SHIFT                               3
#define MT6353_CLK_PDN_CON0_SET_MASK                                0xFFFF
#define MT6353_CLK_PDN_CON0_SET_SHIFT                               0
#define MT6353_CLK_PDN_CON0_CLR_MASK                                0xFFFF
#define MT6353_CLK_PDN_CON0_CLR_SHIFT                               0
#define MT6353_CLK_ZCD13M_CK_PDN_MASK                               0x1
#define MT6353_CLK_ZCD13M_CK_PDN_SHIFT                              0
#define MT6353_CLK_SMPS_CK_DIV_PDN_MASK                             0x1
#define MT6353_CLK_SMPS_CK_DIV_PDN_SHIFT                            1
#define MT6353_CLK_BUCK_ANA_CK_PDN_MASK                             0x1
#define MT6353_CLK_BUCK_ANA_CK_PDN_SHIFT                            3
#define MT6353_CLK_PDN_CON1_RSV_MASK                                0xFFF
#define MT6353_CLK_PDN_CON1_RSV_SHIFT                               4
#define MT6353_CLK_PDN_CON1_SET_MASK                                0xFFFF
#define MT6353_CLK_PDN_CON1_SET_SHIFT                               0
#define MT6353_CLK_PDN_CON1_CLR_MASK                                0xFFFF
#define MT6353_CLK_PDN_CON1_CLR_SHIFT                               0
#define MT6353_CLK_OSC_SEL_HW_SRC_SEL_MASK                          0x3
#define MT6353_CLK_OSC_SEL_HW_SRC_SEL_SHIFT                         0
#define MT6353_CLK_SRCLKEN_SRC_SEL_MASK                             0x3
#define MT6353_CLK_SRCLKEN_SRC_SEL_SHIFT                            2
#define MT6353_CLK_SEL_CON0_RSV_MASK                                0xFFF
#define MT6353_CLK_SEL_CON0_RSV_SHIFT                               4
#define MT6353_CLK_SEL_CON0_SET_MASK                                0xFFFF
#define MT6353_CLK_SEL_CON0_SET_SHIFT                               0
#define MT6353_CLK_SEL_CON0_CLR_MASK                                0xFFFF
#define MT6353_CLK_SEL_CON0_CLR_SHIFT                               0
#define MT6353_CLK_AUXADC_CK_CKSEL_HWEN_MASK                        0x1
#define MT6353_CLK_AUXADC_CK_CKSEL_HWEN_SHIFT                       0
#define MT6353_CLK_AUXADC_CK_CKSEL_MASK                             0x1
#define MT6353_CLK_AUXADC_CK_CKSEL_SHIFT                            1
#define MT6353_CLK_75K_32K_SEL_MASK                                 0x1
#define MT6353_CLK_75K_32K_SEL_SHIFT                                2
#define MT6353_CLK_SEL_CON1_RSV_MASK                                0xFFF
#define MT6353_CLK_SEL_CON1_RSV_SHIFT                               4
#define MT6353_CLK_SEL_CON1_SET_MASK                                0xFFFF
#define MT6353_CLK_SEL_CON1_SET_SHIFT                               0
#define MT6353_CLK_SEL_CON1_CLR_MASK                                0xFFFF
#define MT6353_CLK_SEL_CON1_CLR_SHIFT                               0
#define MT6353_CLK_G_SMPS_PD_CK_PDN_MASK                            0x1
#define MT6353_CLK_G_SMPS_PD_CK_PDN_SHIFT                           0
#define MT6353_CLK_G_SMPS_AUD_CK_PDN_MASK                           0x1
#define MT6353_CLK_G_SMPS_AUD_CK_PDN_SHIFT                          1
#define MT6353_CLK_G_SMPS_TEST_CK_PDN_MASK                          0x1
#define MT6353_CLK_G_SMPS_TEST_CK_PDN_SHIFT                         2
#define MT6353_CLK_ACCDET_CK_PDN_MASK                               0x1
#define MT6353_CLK_ACCDET_CK_PDN_SHIFT                              3
#define MT6353_CLK_AUDIF_CK_PDN_MASK                                0x1
#define MT6353_CLK_AUDIF_CK_PDN_SHIFT                               4
#define MT6353_CLK_AUD_CK_PDN_MASK                                  0x1
#define MT6353_CLK_AUD_CK_PDN_SHIFT                                 5
#define MT6353_CLK_AUDNCP_CK_PDN_MASK                               0x1
#define MT6353_CLK_AUDNCP_CK_PDN_SHIFT                              6
#define MT6353_CLK_AUXADC_1M_CK_PDN_MASK                            0x1
#define MT6353_CLK_AUXADC_1M_CK_PDN_SHIFT                           7
#define MT6353_CLK_AUXADC_SMPS_CK_PDN_MASK                          0x1
#define MT6353_CLK_AUXADC_SMPS_CK_PDN_SHIFT                         8
#define MT6353_CLK_AUXADC_RNG_CK_PDN_MASK                           0x1
#define MT6353_CLK_AUXADC_RNG_CK_PDN_SHIFT                          9
#define MT6353_CLK_AUXADC_26M_CK_PDN_MASK                           0x1
#define MT6353_CLK_AUXADC_26M_CK_PDN_SHIFT                          10
#define MT6353_CLK_AUXADC_CK_PDN_MASK                               0x1
#define MT6353_CLK_AUXADC_CK_PDN_SHIFT                              11
#define MT6353_CLK_DRV_ISINK0_CK_PDN_MASK                           0x1
#define MT6353_CLK_DRV_ISINK0_CK_PDN_SHIFT                          12
#define MT6353_CLK_DRV_ISINK1_CK_PDN_MASK                           0x1
#define MT6353_CLK_DRV_ISINK1_CK_PDN_SHIFT                          13
#define MT6353_CLK_DRV_ISINK2_CK_PDN_MASK                           0x1
#define MT6353_CLK_DRV_ISINK2_CK_PDN_SHIFT                          14
#define MT6353_CLK_DRV_ISINK3_CK_PDN_MASK                           0x1
#define MT6353_CLK_DRV_ISINK3_CK_PDN_SHIFT                          15
#define MT6353_CLK_CKPDN_CON0_SET_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON0_SET_SHIFT                             0
#define MT6353_CLK_CKPDN_CON0_CLR_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON0_CLR_SHIFT                             0
#define MT6353_CLK_DRV_CHRIND_CK_PDN_MASK                           0x1
#define MT6353_CLK_DRV_CHRIND_CK_PDN_SHIFT                          0
#define MT6353_CLK_DRV_32K_CK_PDN_MASK                              0x1
#define MT6353_CLK_DRV_32K_CK_PDN_SHIFT                             1
#define MT6353_CLK_BUCK_1M_CK_PDN_MASK                              0x1
#define MT6353_CLK_BUCK_1M_CK_PDN_SHIFT                             2
#define MT6353_CLK_BUCK_32K_CK_PDN_MASK                             0x1
#define MT6353_CLK_BUCK_32K_CK_PDN_SHIFT                            3
#define MT6353_CLK_BUCK_9M_CK_PDN_MASK                              0x1
#define MT6353_CLK_BUCK_9M_CK_PDN_SHIFT                             4
#define MT6353_CLK_PWMOC_6M_CK_PDN_MASK                             0x1
#define MT6353_CLK_PWMOC_6M_CK_PDN_SHIFT                            5
#define MT6353_CLK_BUCK_VPROC_9M_CK_PDN_MASK                        0x1
#define MT6353_CLK_BUCK_VPROC_9M_CK_PDN_SHIFT                       6
#define MT6353_CLK_BUCK_VCORE_9M_CK_PDN_MASK                        0x1
#define MT6353_CLK_BUCK_VCORE_9M_CK_PDN_SHIFT                       7
#define MT6353_CLK_BUCK_VCORE2_9M_CK_PDN_MASK                       0x1
#define MT6353_CLK_BUCK_VCORE2_9M_CK_PDN_SHIFT                      8
#define MT6353_CLK_BUCK_VPA_9M_CK_PDN_MASK                          0x1
#define MT6353_CLK_BUCK_VPA_9M_CK_PDN_SHIFT                         9
#define MT6353_CLK_BUCK_VS1_9M_CK_PDN_MASK                          0x1
#define MT6353_CLK_BUCK_VS1_9M_CK_PDN_SHIFT                         10
#define MT6353_CLK_FQMTR_CK_PDN_MASK                                0x1
#define MT6353_CLK_FQMTR_CK_PDN_SHIFT                               11
#define MT6353_CLK_FQMTR_32K_CK_PDN_MASK                            0x1
#define MT6353_CLK_FQMTR_32K_CK_PDN_SHIFT                           12
#define MT6353_CLK_INTRP_CK_PDN_MASK                                0x1
#define MT6353_CLK_INTRP_CK_PDN_SHIFT                               13
#define MT6353_CLK_INTRP_PRE_OC_CK_PDN_MASK                         0x1
#define MT6353_CLK_INTRP_PRE_OC_CK_PDN_SHIFT                        14
#define MT6353_CLK_STB_1M_CK_PDN_MASK                               0x1
#define MT6353_CLK_STB_1M_CK_PDN_SHIFT                              15
#define MT6353_CLK_CKPDN_CON1_SET_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON1_SET_SHIFT                             0
#define MT6353_CLK_CKPDN_CON1_CLR_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON1_CLR_SHIFT                             0
#define MT6353_CLK_LDO_CALI_75K_CK_PDN_MASK                         0x1
#define MT6353_CLK_LDO_CALI_75K_CK_PDN_SHIFT                        0
#define MT6353_CLK_LDO_VSRAM_PROC_9M_CK_PDN_MASK                    0x1
#define MT6353_CLK_LDO_VSRAM_PROC_9M_CK_PDN_SHIFT                   1
#define MT6353_CLK_RTC_26M_CK_PDN_MASK                              0x1
#define MT6353_CLK_RTC_26M_CK_PDN_SHIFT                             2
#define MT6353_CLK_RTC_32K_CK_PDN_MASK                              0x1
#define MT6353_CLK_RTC_32K_CK_PDN_SHIFT                             3
#define MT6353_CLK_RTC_MCLK_PDN_MASK                                0x1
#define MT6353_CLK_RTC_MCLK_PDN_SHIFT                               4
#define MT6353_CLK_RTC_75K_CK_PDN_MASK                              0x1
#define MT6353_CLK_RTC_75K_CK_PDN_SHIFT                             5
#define MT6353_CLK_RTCDET_CK_PDN_MASK                               0x1
#define MT6353_CLK_RTCDET_CK_PDN_SHIFT                              6
#define MT6353_CLK_RTC_EOSC32_CK_PDN_MASK                           0x1
#define MT6353_CLK_RTC_EOSC32_CK_PDN_SHIFT                          7
#define MT6353_CLK_EOSC_CALI_TEST_CK_PDN_MASK                       0x1
#define MT6353_CLK_EOSC_CALI_TEST_CK_PDN_SHIFT                      8
#define MT6353_CLK_FGADC_ANA_CK_PDN_MASK                            0x1
#define MT6353_CLK_FGADC_ANA_CK_PDN_SHIFT                           9
#define MT6353_CLK_FGADC_DIG_CK_PDN_MASK                            0x1
#define MT6353_CLK_FGADC_DIG_CK_PDN_SHIFT                           10
#define MT6353_CLK_FGADC_FT_CK_PDN_MASK                             0x1
#define MT6353_CLK_FGADC_FT_CK_PDN_SHIFT                            11
#define MT6353_CLK_TRIM_75K_CK_PDN_MASK                             0x1
#define MT6353_CLK_TRIM_75K_CK_PDN_SHIFT                            12
#define MT6353_CLK_EFUSE_CK_PDN_MASK                                0x1
#define MT6353_CLK_EFUSE_CK_PDN_SHIFT                               13
#define MT6353_CLK_STRUP_75K_CK_PDN_MASK                            0x1
#define MT6353_CLK_STRUP_75K_CK_PDN_SHIFT                           14
#define MT6353_CLK_STRUP_32K_CK_PDN_MASK                            0x1
#define MT6353_CLK_STRUP_32K_CK_PDN_SHIFT                           15
#define MT6353_CLK_CKPDN_CON2_SET_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON2_SET_SHIFT                             0
#define MT6353_CLK_CKPDN_CON2_CLR_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON2_CLR_SHIFT                             0
#define MT6353_CLK_PCHR_32K_CK_PDN_MASK                             0x1
#define MT6353_CLK_PCHR_32K_CK_PDN_SHIFT                            0
#define MT6353_CLK_PCHR_TEST_CK_PDN_MASK                            0x1
#define MT6353_CLK_PCHR_TEST_CK_PDN_SHIFT                           1
#define MT6353_CLK_SPI_CK_PDN_MASK                                  0x1
#define MT6353_CLK_SPI_CK_PDN_SHIFT                                 2
#define MT6353_CLK_BGR_TEST_CK_PDN_MASK                             0x1
#define MT6353_CLK_BGR_TEST_CK_PDN_SHIFT                            3
#define MT6353_CLK_TYPE_C_CC_CK_PDN_MASK                            0x1
#define MT6353_CLK_TYPE_C_CC_CK_PDN_SHIFT                           4
#define MT6353_CLK_TYPE_C_CSR_CK_PDN_MASK                           0x1
#define MT6353_CLK_TYPE_C_CSR_CK_PDN_SHIFT                          5
#define MT6353_CLK_SPK_CK_PDN_MASK                                  0x1
#define MT6353_CLK_SPK_CK_PDN_SHIFT                                 6
#define MT6353_CLK_SPK_PWM_CK_PDN_MASK                              0x1
#define MT6353_CLK_SPK_PWM_CK_PDN_SHIFT                             7
#define MT6353_CLK_RSV_PDN_MASK                                     0xFF
#define MT6353_CLK_RSV_PDN_SHIFT                                    8
#define MT6353_CLK_CKPDN_CON3_SET_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON3_SET_SHIFT                             0
#define MT6353_CLK_CKPDN_CON3_CLR_MASK                              0xFFFF
#define MT6353_CLK_CKPDN_CON3_CLR_SHIFT                             0
#define MT6353_CLK_G_SMPS_PD_CK_PDN_HWEN_MASK                       0x1
#define MT6353_CLK_G_SMPS_PD_CK_PDN_HWEN_SHIFT                      0
#define MT6353_CLK_G_SMPS_AUD_CK_PDN_HWEN_MASK                      0x1
#define MT6353_CLK_G_SMPS_AUD_CK_PDN_HWEN_SHIFT                     1
#define MT6353_CLK_AUXADC_SMPS_CK_PDN_HWEN_MASK                     0x1
#define MT6353_CLK_AUXADC_SMPS_CK_PDN_HWEN_SHIFT                    2
#define MT6353_CLK_AUXADC_26M_CK_PDN_HWEN_MASK                      0x1
#define MT6353_CLK_AUXADC_26M_CK_PDN_HWEN_SHIFT                     3
#define MT6353_CLK_AUXADC_CK_PDN_HWEN_MASK                          0x1
#define MT6353_CLK_AUXADC_CK_PDN_HWEN_SHIFT                         4
#define MT6353_CLK_BUCK_1M_CK_PDN_HWEN_MASK                         0x1
#define MT6353_CLK_BUCK_1M_CK_PDN_HWEN_SHIFT                        5
#define MT6353_CLK_BUCK_VPROC_9M_CK_PDN_HWEN_MASK                   0x1
#define MT6353_CLK_BUCK_VPROC_9M_CK_PDN_HWEN_SHIFT                  6
#define MT6353_CLK_BUCK_VCORE_9M_CK_PDN_HWEN_MASK                   0x1
#define MT6353_CLK_BUCK_VCORE_9M_CK_PDN_HWEN_SHIFT                  7
#define MT6353_CLK_BUCK_VCORE2_9M_CK_PDN_HWEN_MASK                  0x1
#define MT6353_CLK_BUCK_VCORE2_9M_CK_PDN_HWEN_SHIFT                 8
#define MT6353_CLK_BUCK_VPA_9M_CK_PDN_HWEN_MASK                     0x1
#define MT6353_CLK_BUCK_VPA_9M_CK_PDN_HWEN_SHIFT                    9
#define MT6353_CLK_BUCK_VS1_9M_CK_PDN_HWEN_MASK                     0x1
#define MT6353_CLK_BUCK_VS1_9M_CK_PDN_HWEN_SHIFT                    10
#define MT6353_CLK_STB_1M_CK_PDN_HWEN_MASK                          0x1
#define MT6353_CLK_STB_1M_CK_PDN_HWEN_SHIFT                         11
#define MT6353_CLK_LDO_VSRAM_PROC_9M_CK_PDN_HWEN_MASK               0x1
#define MT6353_CLK_LDO_VSRAM_PROC_9M_CK_PDN_HWEN_SHIFT              12
#define MT6353_CLK_RTC_26M_CK_PDN_HWEN_MASK                         0x1
#define MT6353_CLK_RTC_26M_CK_PDN_HWEN_SHIFT                        13
#define MT6353_CLK_RSV_PDN_HWEN_MASK                                0x3
#define MT6353_CLK_RSV_PDN_HWEN_SHIFT                               14
#define MT6353_CLK_CKPDN_HWEN_CON0_SET_MASK                         0xFFFF
#define MT6353_CLK_CKPDN_HWEN_CON0_SET_SHIFT                        0
#define MT6353_CLK_CKPDN_HWEN_CON0_CLR_MASK                         0xFFFF
#define MT6353_CLK_CKPDN_HWEN_CON0_CLR_SHIFT                        0
#define MT6353_CLK_AUDIF_CK_CKSEL_MASK                              0x1
#define MT6353_CLK_AUDIF_CK_CKSEL_SHIFT                             0
#define MT6353_CLK_AUD_CK_CKSEL_MASK                                0x1
#define MT6353_CLK_AUD_CK_CKSEL_SHIFT                               1
#define MT6353_CLK_FQMTR_CK_CKSEL_MASK                              0x7
#define MT6353_CLK_FQMTR_CK_CKSEL_SHIFT                             2
#define MT6353_CLK_FGADC_ANA_CK_CKSEL_MASK                          0x1
#define MT6353_CLK_FGADC_ANA_CK_CKSEL_SHIFT                         5
#define MT6353_CLK_PCHR_TEST_CK_CKSEL_MASK                          0x1
#define MT6353_CLK_PCHR_TEST_CK_CKSEL_SHIFT                         6
#define MT6353_CLK_BGR_TEST_CK_CKSEL_MASK                           0x1
#define MT6353_CLK_BGR_TEST_CK_CKSEL_SHIFT                          7
#define MT6353_CLK_EFUSE_CK_PDN_HWEN_MASK                           0x1
#define MT6353_CLK_EFUSE_CK_PDN_HWEN_SHIFT                          8
#define MT6353_CLK_RSV_CKSEL_MASK                                   0x7F
#define MT6353_CLK_RSV_CKSEL_SHIFT                                  9
#define MT6353_CLK_CKSEL_CON0_SET_MASK                              0xFFFF
#define MT6353_CLK_CKSEL_CON0_SET_SHIFT                             0
#define MT6353_CLK_CKSEL_CON0_CLR_MASK                              0xFFFF
#define MT6353_CLK_CKSEL_CON0_CLR_SHIFT                             0
#define MT6353_CLK_AUXADC_SMPS_CK_DIVSEL_MASK                       0x3
#define MT6353_CLK_AUXADC_SMPS_CK_DIVSEL_SHIFT                      0
#define MT6353_CLK_AUXADC_26M_CK_DIVSEL_MASK                        0x3
#define MT6353_CLK_AUXADC_26M_CK_DIVSEL_SHIFT                       2
#define MT6353_CLK_BUCK_9M_CK_DIVSEL_MASK                           0x1
#define MT6353_CLK_BUCK_9M_CK_DIVSEL_SHIFT                          4
#define MT6353_CLK_REG_CK_DIVSEL_MASK                               0x3
#define MT6353_CLK_REG_CK_DIVSEL_SHIFT                              7
#define MT6353_CLK_SPK_CK_DIVSEL_MASK                               0x3
#define MT6353_CLK_SPK_CK_DIVSEL_SHIFT                              9
#define MT6353_CLK_SPK_PWM_CK_DIVSEL_MASK                           0x3
#define MT6353_CLK_SPK_PWM_CK_DIVSEL_SHIFT                          11
#define MT6353_CLK_RSV_DIVSEL_MASK                                  0x7
#define MT6353_CLK_RSV_DIVSEL_SHIFT                                 13
#define MT6353_CLK_CKDIVSEL_CON0_SET_MASK                           0xFFFF
#define MT6353_CLK_CKDIVSEL_CON0_SET_SHIFT                          0
#define MT6353_CLK_CKDIVSEL_CON0_CLR_MASK                           0xFFFF
#define MT6353_CLK_CKDIVSEL_CON0_CLR_SHIFT                          0
#define MT6353_CLK_AUDIF_CK_TSTSEL_MASK                             0x1
#define MT6353_CLK_AUDIF_CK_TSTSEL_SHIFT                            0
#define MT6353_CLK_AUD_CK_TSTSEL_MASK                               0x1
#define MT6353_CLK_AUD_CK_TSTSEL_SHIFT                              1
#define MT6353_CLK_AUXADC_SMPS_CK_TSTSEL_MASK                       0x1
#define MT6353_CLK_AUXADC_SMPS_CK_TSTSEL_SHIFT                      2
#define MT6353_CLK_AUXADC_26M_CK_TSTSEL_MASK                        0x1
#define MT6353_CLK_AUXADC_26M_CK_TSTSEL_SHIFT                       3
#define MT6353_CLK_AUXADC_CK_TSTSEL_MASK                            0x1
#define MT6353_CLK_AUXADC_CK_TSTSEL_SHIFT                           4
#define MT6353_CLK_DRV_CHRIND_CK_TSTSEL_MASK                        0x1
#define MT6353_CLK_DRV_CHRIND_CK_TSTSEL_SHIFT                       5
#define MT6353_CLK_FQMTR_CK_TSTSEL_MASK                             0x1
#define MT6353_CLK_FQMTR_CK_TSTSEL_SHIFT                            6
#define MT6353_CLK_RTCDET_CK_TSTSEL_MASK                            0x1
#define MT6353_CLK_RTCDET_CK_TSTSEL_SHIFT                           7
#define MT6353_CLK_RTC_EOSC32_CK_TSTSEL_MASK                        0x1
#define MT6353_CLK_RTC_EOSC32_CK_TSTSEL_SHIFT                       8
#define MT6353_CLK_EOSC_CALI_TEST_CK_TSTSEL_MASK                    0x1
#define MT6353_CLK_EOSC_CALI_TEST_CK_TSTSEL_SHIFT                   9
#define MT6353_CLK_FGADC_ANA_CK_TSTSEL_MASK                         0x1
#define MT6353_CLK_FGADC_ANA_CK_TSTSEL_SHIFT                        10
#define MT6353_CLK_PCHR_TEST_CK_TSTSEL_MASK                         0x1
#define MT6353_CLK_PCHR_TEST_CK_TSTSEL_SHIFT                        11
#define MT6353_CLK_BGR_TEST_CK_TSTSEL_MASK                          0x1
#define MT6353_CLK_BGR_TEST_CK_TSTSEL_SHIFT                         12
#define MT6353_CLK_RSV_TSTSEL_MASK                                  0x7
#define MT6353_CLK_RSV_TSTSEL_SHIFT                                 13
#define MT6353_RG_EFUSE_MAN_RST_MASK                                0x1
#define MT6353_RG_EFUSE_MAN_RST_SHIFT                               0
#define MT6353_RG_AUXADC_RST_MASK                                   0x1
#define MT6353_RG_AUXADC_RST_SHIFT                                  1
#define MT6353_RG_AUXADC_REG_RST_MASK                               0x1
#define MT6353_RG_AUXADC_REG_RST_SHIFT                              2
#define MT6353_RG_AUDIO_RST_MASK                                    0x1
#define MT6353_RG_AUDIO_RST_SHIFT                                   3
#define MT6353_RG_ACCDET_RST_MASK                                   0x1
#define MT6353_RG_ACCDET_RST_SHIFT                                  4
#define MT6353_RG_BIF_RST_MASK                                      0x1
#define MT6353_RG_BIF_RST_SHIFT                                     5
#define MT6353_RG_DRIVER_RST_MASK                                   0x1
#define MT6353_RG_DRIVER_RST_SHIFT                                  6
#define MT6353_RG_FGADC_RST_MASK                                    0x1
#define MT6353_RG_FGADC_RST_SHIFT                                   7
#define MT6353_RG_FQMTR_RST_MASK                                    0x1
#define MT6353_RG_FQMTR_RST_SHIFT                                   8
#define MT6353_RG_RTC_RST_MASK                                      0x1
#define MT6353_RG_RTC_RST_SHIFT                                     9
#define MT6353_RG_TYPE_C_CC_RST_MASK                                0x1
#define MT6353_RG_TYPE_C_CC_RST_SHIFT                               10
#define MT6353_RG_CHRWDT_RST_MASK                                   0x1
#define MT6353_RG_CHRWDT_RST_SHIFT                                  11
#define MT6353_RG_ZCD_RST_MASK                                      0x1
#define MT6353_RG_ZCD_RST_SHIFT                                     12
#define MT6353_RG_AUDNCP_RST_MASK                                   0x1
#define MT6353_RG_AUDNCP_RST_SHIFT                                  13
#define MT6353_RG_CLK_TRIM_RST_MASK                                 0x1
#define MT6353_RG_CLK_TRIM_RST_SHIFT                                14
#define MT6353_RG_BUCK_SRCLKEN_RST_MASK                             0x1
#define MT6353_RG_BUCK_SRCLKEN_RST_SHIFT                            15
#define MT6353_TOP_RST_CON0_SET_MASK                                0xFFFF
#define MT6353_TOP_RST_CON0_SET_SHIFT                               0
#define MT6353_TOP_RST_CON0_CLR_MASK                                0xFFFF
#define MT6353_TOP_RST_CON0_CLR_SHIFT                               0
#define MT6353_RG_STRUP_LONG_PRESS_RST_MASK                         0x1
#define MT6353_RG_STRUP_LONG_PRESS_RST_SHIFT                        0
#define MT6353_RG_BUCK_PROT_PMPP_RST_MASK                           0x1
#define MT6353_RG_BUCK_PROT_PMPP_RST_SHIFT                          1
#define MT6353_RG_SPK_RST_MASK                                      0x1
#define MT6353_RG_SPK_RST_SHIFT                                     2
#define MT6353_TOP_RST_CON1_RSV_MASK                                0x1F
#define MT6353_TOP_RST_CON1_RSV_SHIFT                               3
#define MT6353_TOP_RST_CON1_SET_MASK                                0xFFFF
#define MT6353_TOP_RST_CON1_SET_SHIFT                               0
#define MT6353_TOP_RST_CON1_CLR_MASK                                0xFFFF
#define MT6353_TOP_RST_CON1_CLR_SHIFT                               0
#define MT6353_RG_CHR_LDO_DET_MODE_MASK                             0x1
#define MT6353_RG_CHR_LDO_DET_MODE_SHIFT                            0
#define MT6353_RG_CHR_LDO_DET_SW_MASK                               0x1
#define MT6353_RG_CHR_LDO_DET_SW_SHIFT                              1
#define MT6353_RG_CHRWDT_FLAG_MODE_MASK                             0x1
#define MT6353_RG_CHRWDT_FLAG_MODE_SHIFT                            2
#define MT6353_RG_CHRWDT_FLAG_SW_MASK                               0x1
#define MT6353_RG_CHRWDT_FLAG_SW_SHIFT                              3
#define MT6353_TOP_RST_CON2_RSV_MASK                                0xF
#define MT6353_TOP_RST_CON2_RSV_SHIFT                               4
#define MT6353_RG_WDTRSTB_EN_MASK                                   0x1
#define MT6353_RG_WDTRSTB_EN_SHIFT                                  0
#define MT6353_RG_WDTRSTB_MODE_MASK                                 0x1
#define MT6353_RG_WDTRSTB_MODE_SHIFT                                1
#define MT6353_WDTRSTB_STATUS_MASK                                  0x1
#define MT6353_WDTRSTB_STATUS_SHIFT                                 2
#define MT6353_WDTRSTB_STATUS_CLR_MASK                              0x1
#define MT6353_WDTRSTB_STATUS_CLR_SHIFT                             3
#define MT6353_RG_WDTRSTB_FB_EN_MASK                                0x1
#define MT6353_RG_WDTRSTB_FB_EN_SHIFT                               4
#define MT6353_RG_WDTRSTB_DEB_MASK                                  0x1
#define MT6353_RG_WDTRSTB_DEB_SHIFT                                 5
#define MT6353_RG_HOMEKEY_RST_EN_MASK                               0x1
#define MT6353_RG_HOMEKEY_RST_EN_SHIFT                              8
#define MT6353_RG_PWRKEY_RST_EN_MASK                                0x1
#define MT6353_RG_PWRKEY_RST_EN_SHIFT                               9
#define MT6353_RG_PWRRST_TMR_DIS_MASK                               0x1
#define MT6353_RG_PWRRST_TMR_DIS_SHIFT                              10
#define MT6353_RG_PWRKEY_RST_TD_MASK                                0x3
#define MT6353_RG_PWRKEY_RST_TD_SHIFT                               12
#define MT6353_TOP_RST_MISC_RSV_MASK                                0x3
#define MT6353_TOP_RST_MISC_RSV_SHIFT                               14
#define MT6353_TOP_RST_MISC_SET_MASK                                0xFFFF
#define MT6353_TOP_RST_MISC_SET_SHIFT                               0
#define MT6353_TOP_RST_MISC_CLR_MASK                                0xFFFF
#define MT6353_TOP_RST_MISC_CLR_SHIFT                               0
#define MT6353_VPWRIN_RSTB_STATUS_MASK                              0x1
#define MT6353_VPWRIN_RSTB_STATUS_SHIFT                             0
#define MT6353_DDLO_RSTB_STATUS_MASK                                0x1
#define MT6353_DDLO_RSTB_STATUS_SHIFT                               1
#define MT6353_UVLO_RSTB_STATUS_MASK                                0x1
#define MT6353_UVLO_RSTB_STATUS_SHIFT                               2
#define MT6353_RTC_DDLO_RSTB_STATUS_MASK                            0x1
#define MT6353_RTC_DDLO_RSTB_STATUS_SHIFT                           3
#define MT6353_CHRWDT_REG_RSTB_STATUS_MASK                          0x1
#define MT6353_CHRWDT_REG_RSTB_STATUS_SHIFT                         4
#define MT6353_CHRDET_REG_RSTB_STATUS_MASK                          0x1
#define MT6353_CHRDET_REG_RSTB_STATUS_SHIFT                         5
#define MT6353_TOP_RST_STATUS_RSV_MASK                              0x3
#define MT6353_TOP_RST_STATUS_RSV_SHIFT                             6
#define MT6353_TOP_RST_STATUS_SET_MASK                              0xFFFF
#define MT6353_TOP_RST_STATUS_SET_SHIFT                             0
#define MT6353_TOP_RST_STATUS_CLR_MASK                              0xFFFF
#define MT6353_TOP_RST_STATUS_CLR_SHIFT                             0
#define MT6353_TOP_RST_RSV_CON0_MASK                                0xFFFF
#define MT6353_TOP_RST_RSV_CON0_SHIFT                               0
#define MT6353_TOP_RST_RSV_CON1_MASK                                0xFFFF
#define MT6353_TOP_RST_RSV_CON1_SHIFT                               0
#define MT6353_RG_INT_EN_PWRKEY_MASK                                0x1
#define MT6353_RG_INT_EN_PWRKEY_SHIFT                               0
#define MT6353_RG_INT_EN_HOMEKEY_MASK                               0x1
#define MT6353_RG_INT_EN_HOMEKEY_SHIFT                              1
#define MT6353_RG_INT_EN_PWRKEY_R_MASK                              0x1
#define MT6353_RG_INT_EN_PWRKEY_R_SHIFT                             2
#define MT6353_RG_INT_EN_HOMEKEY_R_MASK                             0x1
#define MT6353_RG_INT_EN_HOMEKEY_R_SHIFT                            3
#define MT6353_RG_INT_EN_THR_H_MASK                                 0x1
#define MT6353_RG_INT_EN_THR_H_SHIFT                                4
#define MT6353_RG_INT_EN_THR_L_MASK                                 0x1
#define MT6353_RG_INT_EN_THR_L_SHIFT                                5
#define MT6353_RG_INT_EN_BAT_H_MASK                                 0x1
#define MT6353_RG_INT_EN_BAT_H_SHIFT                                6
#define MT6353_RG_INT_EN_BAT_L_MASK                                 0x1
#define MT6353_RG_INT_EN_BAT_L_SHIFT                                7
#define MT6353_RG_INT_EN_RTC_MASK                                   0x1
#define MT6353_RG_INT_EN_RTC_SHIFT                                  9
#define MT6353_RG_INT_EN_AUDIO_MASK                                 0x1
#define MT6353_RG_INT_EN_AUDIO_SHIFT                                10
#define MT6353_RG_INT_EN_ACCDET_MASK                                0x1
#define MT6353_RG_INT_EN_ACCDET_SHIFT                               12
#define MT6353_RG_INT_EN_ACCDET_EINT_MASK                           0x1
#define MT6353_RG_INT_EN_ACCDET_EINT_SHIFT                          13
#define MT6353_RG_INT_EN_ACCDET_NEGV_MASK                           0x1
#define MT6353_RG_INT_EN_ACCDET_NEGV_SHIFT                          14
#define MT6353_RG_INT_EN_NI_LBAT_INT_MASK                           0x1
#define MT6353_RG_INT_EN_NI_LBAT_INT_SHIFT                          15
#define MT6353_INT_CON0_SET_MASK                                    0xFFFF
#define MT6353_INT_CON0_SET_SHIFT                                   0
#define MT6353_INT_CON0_CLR_MASK                                    0xFFFF
#define MT6353_INT_CON0_CLR_SHIFT                                   0
#define MT6353_RG_INT_EN_VCORE_OC_MASK                              0x1
#define MT6353_RG_INT_EN_VCORE_OC_SHIFT                             0
#define MT6353_RG_INT_EN_VPROC_OC_MASK                              0x1
#define MT6353_RG_INT_EN_VPROC_OC_SHIFT                             1
#define MT6353_RG_INT_EN_VS1_OC_MASK                                0x1
#define MT6353_RG_INT_EN_VS1_OC_SHIFT                               2
#define MT6353_RG_INT_EN_VPA_OC_MASK                                0x1
#define MT6353_RG_INT_EN_VPA_OC_SHIFT                               3
#define MT6353_RG_INT_EN_SPKL_D_MASK                                0x1
#define MT6353_RG_INT_EN_SPKL_D_SHIFT                               4
#define MT6353_RG_INT_EN_SPKL_AB_MASK                               0x1
#define MT6353_RG_INT_EN_SPKL_AB_SHIFT                              5
#define MT6353_RG_INT_EN_LDO_OC_MASK                                0x1
#define MT6353_RG_INT_EN_LDO_OC_SHIFT                               15
#define MT6353_INT_CON1_SET_MASK                                    0xFFFF
#define MT6353_INT_CON1_SET_SHIFT                                   0
#define MT6353_INT_CON1_CLR_MASK                                    0xFFFF
#define MT6353_INT_CON1_CLR_SHIFT                                   0
#define MT6353_RG_INT_EN_TYPE_C_L_MIN_MASK                          0x1
#define MT6353_RG_INT_EN_TYPE_C_L_MIN_SHIFT                         0
#define MT6353_RG_INT_EN_TYPE_C_L_MAX_MASK                          0x1
#define MT6353_RG_INT_EN_TYPE_C_L_MAX_SHIFT                         1
#define MT6353_RG_INT_EN_TYPE_C_H_MIN_MASK                          0x1
#define MT6353_RG_INT_EN_TYPE_C_H_MIN_SHIFT                         2
#define MT6353_RG_INT_EN_TYPE_C_H_MAX_MASK                          0x1
#define MT6353_RG_INT_EN_TYPE_C_H_MAX_SHIFT                         3
#define MT6353_RG_INT_EN_AUXADC_IMP_MASK                            0x1
#define MT6353_RG_INT_EN_AUXADC_IMP_SHIFT                           4
#define MT6353_RG_INT_EN_NAG_C_DLTV_MASK                            0x1
#define MT6353_RG_INT_EN_NAG_C_DLTV_SHIFT                           5
#define MT6353_RG_INT_EN_TYPE_C_CC_IRQ_MASK                         0x1
#define MT6353_RG_INT_EN_TYPE_C_CC_IRQ_SHIFT                        6
#define MT6353_RG_INT_EN_CHRDET_EDGE_MASK                           0x1
#define MT6353_RG_INT_EN_CHRDET_EDGE_SHIFT                          7
#define MT6353_RG_INT_EN_OV_MASK                                    0x1
#define MT6353_RG_INT_EN_OV_SHIFT                                   8
#define MT6353_RG_INT_EN_BVALID_DET_MASK                            0x1
#define MT6353_RG_INT_EN_BVALID_DET_SHIFT                           9
#define MT6353_RG_INT_EN_RGS_BATON_HV_MASK                          0x1
#define MT6353_RG_INT_EN_RGS_BATON_HV_SHIFT                         10
#define MT6353_RG_INT_EN_VBATON_UNDET_MASK                          0x1
#define MT6353_RG_INT_EN_VBATON_UNDET_SHIFT                         11
#define MT6353_RG_INT_EN_WATCHDOG_MASK                              0x1
#define MT6353_RG_INT_EN_WATCHDOG_SHIFT                             12
#define MT6353_RG_INT_EN_PCHR_CM_VDEC_MASK                          0x1
#define MT6353_RG_INT_EN_PCHR_CM_VDEC_SHIFT                         13
#define MT6353_RG_INT_EN_CHRDET_MASK                                0x1
#define MT6353_RG_INT_EN_CHRDET_SHIFT                               14
#define MT6353_RG_INT_EN_PCHR_CM_VINC_MASK                          0x1
#define MT6353_RG_INT_EN_PCHR_CM_VINC_SHIFT                         15
#define MT6353_INT_CON2_SET_MASK                                    0xFFFF
#define MT6353_INT_CON2_SET_SHIFT                                   0
#define MT6353_INT_CON2_CLR_MASK                                    0xFFFF
#define MT6353_INT_CON2_CLR_SHIFT                                   0
#define MT6353_RG_INT_EN_FG_BAT_H_MASK                              0x1
#define MT6353_RG_INT_EN_FG_BAT_H_SHIFT                             0
#define MT6353_RG_INT_EN_FG_BAT_L_MASK                              0x1
#define MT6353_RG_INT_EN_FG_BAT_L_SHIFT                             1
#define MT6353_RG_INT_EN_FG_CUR_H_MASK                              0x1
#define MT6353_RG_INT_EN_FG_CUR_H_SHIFT                             2
#define MT6353_RG_INT_EN_FG_CUR_L_MASK                              0x1
#define MT6353_RG_INT_EN_FG_CUR_L_SHIFT                             3
#define MT6353_RG_INT_EN_FG_ZCV_MASK                                0x1
#define MT6353_RG_INT_EN_FG_ZCV_SHIFT                               4
#define MT6353_INT_CON3_SET_MASK                                    0xFFFF
#define MT6353_INT_CON3_SET_SHIFT                                   0
#define MT6353_INT_CON3_CLR_MASK                                    0xFFFF
#define MT6353_INT_CON3_CLR_SHIFT                                   0
#define MT6353_POLARITY_MASK                                        0x1
#define MT6353_POLARITY_SHIFT                                       0
#define MT6353_RG_HOMEKEY_INT_SEL_MASK                              0x1
#define MT6353_RG_HOMEKEY_INT_SEL_SHIFT                             1
#define MT6353_RG_PWRKEY_INT_SEL_MASK                               0x1
#define MT6353_RG_PWRKEY_INT_SEL_SHIFT                              2
#define MT6353_RG_CHRDET_INT_SEL_MASK                               0x1
#define MT6353_RG_CHRDET_INT_SEL_SHIFT                              3
#define MT6353_RG_PCHR_CM_VINC_POLARITY_RSV_MASK                    0x1
#define MT6353_RG_PCHR_CM_VINC_POLARITY_RSV_SHIFT                   4
#define MT6353_RG_PCHR_CM_VDEC_POLARITY_RSV_MASK                    0x1
#define MT6353_RG_PCHR_CM_VDEC_POLARITY_RSV_SHIFT                   5
#define MT6353_INT_MISC_CON_SET_MASK                                0xFFFF
#define MT6353_INT_MISC_CON_SET_SHIFT                               0
#define MT6353_INT_MISC_CON_CLR_MASK                                0xFFFF
#define MT6353_INT_MISC_CON_CLR_SHIFT                               0
#define MT6353_RG_INT_STATUS_PWRKEY_MASK                            0x1
#define MT6353_RG_INT_STATUS_PWRKEY_SHIFT                           0
#define MT6353_RG_INT_STATUS_HOMEKEY_MASK                           0x1
#define MT6353_RG_INT_STATUS_HOMEKEY_SHIFT                          1
#define MT6353_RG_INT_STATUS_PWRKEY_R_MASK                          0x1
#define MT6353_RG_INT_STATUS_PWRKEY_R_SHIFT                         2
#define MT6353_RG_INT_STATUS_HOMEKEY_R_MASK                         0x1
#define MT6353_RG_INT_STATUS_HOMEKEY_R_SHIFT                        3
#define MT6353_RG_INT_STATUS_THR_H_MASK                             0x1
#define MT6353_RG_INT_STATUS_THR_H_SHIFT                            4
#define MT6353_RG_INT_STATUS_THR_L_MASK                             0x1
#define MT6353_RG_INT_STATUS_THR_L_SHIFT                            5
#define MT6353_RG_INT_STATUS_BAT_H_MASK                             0x1
#define MT6353_RG_INT_STATUS_BAT_H_SHIFT                            6
#define MT6353_RG_INT_STATUS_BAT_L_MASK                             0x1
#define MT6353_RG_INT_STATUS_BAT_L_SHIFT                            7
#define MT6353_RG_INT_STATUS_RTC_MASK                               0x1
#define MT6353_RG_INT_STATUS_RTC_SHIFT                              9
#define MT6353_RG_INT_STATUS_AUDIO_MASK                             0x1
#define MT6353_RG_INT_STATUS_AUDIO_SHIFT                            10
#define MT6353_RG_INT_STATUS_ACCDET_MASK                            0x1
#define MT6353_RG_INT_STATUS_ACCDET_SHIFT                           12
#define MT6353_RG_INT_STATUS_ACCDET_EINT_MASK                       0x1
#define MT6353_RG_INT_STATUS_ACCDET_EINT_SHIFT                      13
#define MT6353_RG_INT_STATUS_ACCDET_NEGV_MASK                       0x1
#define MT6353_RG_INT_STATUS_ACCDET_NEGV_SHIFT                      14
#define MT6353_RG_INT_STATUS_NI_LBAT_INT_MASK                       0x1
#define MT6353_RG_INT_STATUS_NI_LBAT_INT_SHIFT                      15
#define MT6353_RG_INT_STATUS_VCORE_OC_MASK                          0x1
#define MT6353_RG_INT_STATUS_VCORE_OC_SHIFT                         0
#define MT6353_RG_INT_STATUS_VPROC_OC_MASK                          0x1
#define MT6353_RG_INT_STATUS_VPROC_OC_SHIFT                         1
#define MT6353_RG_INT_STATUS_VS1_OC_MASK                            0x1
#define MT6353_RG_INT_STATUS_VS1_OC_SHIFT                           2
#define MT6353_RG_INT_STATUS_VPA_OC_MASK                            0x1
#define MT6353_RG_INT_STATUS_VPA_OC_SHIFT                           3
#define MT6353_RG_INT_STATUS_SPKL_D_MASK                            0x1
#define MT6353_RG_INT_STATUS_SPKL_D_SHIFT                           4
#define MT6353_RG_INT_STATUS_SPKL_AB_MASK                           0x1
#define MT6353_RG_INT_STATUS_SPKL_AB_SHIFT                          5
#define MT6353_RG_INT_STATUS_LDO_OC_MASK                            0x1
#define MT6353_RG_INT_STATUS_LDO_OC_SHIFT                           15
#define MT6353_RG_INT_STATUS_TYPE_C_L_MIN_MASK                      0x1
#define MT6353_RG_INT_STATUS_TYPE_C_L_MIN_SHIFT                     0
#define MT6353_RG_INT_STATUS_TYPE_C_L_MAX_MASK                      0x1
#define MT6353_RG_INT_STATUS_TYPE_C_L_MAX_SHIFT                     1
#define MT6353_RG_INT_STATUS_TYPE_C_H_MIN_MASK                      0x1
#define MT6353_RG_INT_STATUS_TYPE_C_H_MIN_SHIFT                     2
#define MT6353_RG_INT_STATUS_TYPE_C_H_MAX_MASK                      0x1
#define MT6353_RG_INT_STATUS_TYPE_C_H_MAX_SHIFT                     3
#define MT6353_RG_INT_STATUS_AUXADC_IMP_MASK                        0x1
#define MT6353_RG_INT_STATUS_AUXADC_IMP_SHIFT                       4
#define MT6353_RG_INT_STATUS_NAG_C_DLTV_MASK                        0x1
#define MT6353_RG_INT_STATUS_NAG_C_DLTV_SHIFT                       5
#define MT6353_RG_INT_STATUS_TYPE_C_CC_IRQ_MASK                     0x1
#define MT6353_RG_INT_STATUS_TYPE_C_CC_IRQ_SHIFT                    6
#define MT6353_RG_INT_STATUS_CHRDET_EDGE_MASK                       0x1
#define MT6353_RG_INT_STATUS_CHRDET_EDGE_SHIFT                      7
#define MT6353_RG_INT_STATUS_OV_MASK                                0x1
#define MT6353_RG_INT_STATUS_OV_SHIFT                               8
#define MT6353_RG_INT_STATUS_BVALID_DET_MASK                        0x1
#define MT6353_RG_INT_STATUS_BVALID_DET_SHIFT                       9
#define MT6353_RG_INT_STATUS_RGS_BATON_HV_MASK                      0x1
#define MT6353_RG_INT_STATUS_RGS_BATON_HV_SHIFT                     10
#define MT6353_RG_INT_STATUS_VBATON_UNDET_MASK                      0x1
#define MT6353_RG_INT_STATUS_VBATON_UNDET_SHIFT                     11
#define MT6353_RG_INT_STATUS_WATCHDOG_MASK                          0x1
#define MT6353_RG_INT_STATUS_WATCHDOG_SHIFT                         12
#define MT6353_RG_INT_STATUS_PCHR_CM_VDEC_MASK                      0x1
#define MT6353_RG_INT_STATUS_PCHR_CM_VDEC_SHIFT                     13
#define MT6353_RG_INT_STATUS_CHRDET_MASK                            0x1
#define MT6353_RG_INT_STATUS_CHRDET_SHIFT                           14
#define MT6353_RG_INT_STATUS_PCHR_CM_VINC_MASK                      0x1
#define MT6353_RG_INT_STATUS_PCHR_CM_VINC_SHIFT                     15
#define MT6353_RG_INT_STATUS_FG_BAT_H_MASK                          0x1
#define MT6353_RG_INT_STATUS_FG_BAT_H_SHIFT                         0
#define MT6353_RG_INT_STATUS_FG_BAT_L_MASK                          0x1
#define MT6353_RG_INT_STATUS_FG_BAT_L_SHIFT                         1
#define MT6353_RG_INT_STATUS_FG_CUR_H_MASK                          0x1
#define MT6353_RG_INT_STATUS_FG_CUR_H_SHIFT                         2
#define MT6353_RG_INT_STATUS_FG_CUR_L_MASK                          0x1
#define MT6353_RG_INT_STATUS_FG_CUR_L_SHIFT                         3
#define MT6353_RG_INT_STATUS_FG_ZCV_MASK                            0x1
#define MT6353_RG_INT_STATUS_FG_ZCV_SHIFT                           4
#define MT6353_OC_GEAR_LDO_MASK                                     0x3
#define MT6353_OC_GEAR_LDO_SHIFT                                    0
#define MT6353_SPK_EN_L_MASK                                        0x1
#define MT6353_SPK_EN_L_SHIFT                                       0
#define MT6353_SPKMODE_L_MASK                                       0x1
#define MT6353_SPKMODE_L_SHIFT                                      2
#define MT6353_SPK_TRIM_EN_L_MASK                                   0x1
#define MT6353_SPK_TRIM_EN_L_SHIFT                                  3
#define MT6353_SPK_OC_SHDN_DL_MASK                                  0x1
#define MT6353_SPK_OC_SHDN_DL_SHIFT                                 8
#define MT6353_SPK_THER_SHDN_L_EN_MASK                              0x1
#define MT6353_SPK_THER_SHDN_L_EN_SHIFT                             9
#define MT6353_SPK_OUT_STAGE_SEL_MASK                               0x1
#define MT6353_SPK_OUT_STAGE_SEL_SHIFT                              10
#define MT6353_RG_SPK_GAINL_MASK                                    0x3
#define MT6353_RG_SPK_GAINL_SHIFT                                   12
#define MT6353_DA_SPK_OFFSET_L_MASK                                 0x1F
#define MT6353_DA_SPK_OFFSET_L_SHIFT                                0
#define MT6353_DA_SPK_LEAD_DGLH_L_MASK                              0x1
#define MT6353_DA_SPK_LEAD_DGLH_L_SHIFT                             5
#define MT6353_AD_NI_SPK_LEAD_L_MASK                                0x1
#define MT6353_AD_NI_SPK_LEAD_L_SHIFT                               6
#define MT6353_SPK_OFFSET_L_OV_MASK                                 0x1
#define MT6353_SPK_OFFSET_L_OV_SHIFT                                7
#define MT6353_SPK_OFFSET_L_SW_MASK                                 0x1F
#define MT6353_SPK_OFFSET_L_SW_SHIFT                                8
#define MT6353_SPK_LEAD_L_SW_MASK                                   0x1
#define MT6353_SPK_LEAD_L_SW_SHIFT                                  13
#define MT6353_SPK_OFFSET_L_MODE_MASK                               0x1
#define MT6353_SPK_OFFSET_L_MODE_SHIFT                              14
#define MT6353_SPK_TRIM_DONE_L_MASK                                 0x1
#define MT6353_SPK_TRIM_DONE_L_SHIFT                                15
#define MT6353_RG_SPK_INTG_RST_L_MASK                               0x1
#define MT6353_RG_SPK_INTG_RST_L_SHIFT                              0
#define MT6353_RG_SPK_FORCE_EN_L_MASK                               0x1
#define MT6353_RG_SPK_FORCE_EN_L_SHIFT                              1
#define MT6353_RG_SPK_SLEW_L_MASK                                   0x3
#define MT6353_RG_SPK_SLEW_L_SHIFT                                  2
#define MT6353_RG_SPKAB_OBIAS_L_MASK                                0x3
#define MT6353_RG_SPKAB_OBIAS_L_SHIFT                               4
#define MT6353_RG_SPKRCV_EN_L_MASK                                  0x1
#define MT6353_RG_SPKRCV_EN_L_SHIFT                                 6
#define MT6353_RG_SPK_DRC_EN_L_MASK                                 0x1
#define MT6353_RG_SPK_DRC_EN_L_SHIFT                                7
#define MT6353_RG_SPK_TEST_EN_L_MASK                                0x1
#define MT6353_RG_SPK_TEST_EN_L_SHIFT                               8
#define MT6353_RG_SPKAB_OC_EN_L_MASK                                0x1
#define MT6353_RG_SPKAB_OC_EN_L_SHIFT                               9
#define MT6353_RG_SPK_OC_EN_L_MASK                                  0x1
#define MT6353_RG_SPK_OC_EN_L_SHIFT                                 10
#define MT6353_SPK_EN_R_MASK                                        0x1
#define MT6353_SPK_EN_R_SHIFT                                       0
#define MT6353_SPKMODE_R_MASK                                       0x1
#define MT6353_SPKMODE_R_SHIFT                                      2
#define MT6353_SPK_TRIM_EN_R_MASK                                   0x1
#define MT6353_SPK_TRIM_EN_R_SHIFT                                  3
#define MT6353_SPK_OC_SHDN_DR_MASK                                  0x1
#define MT6353_SPK_OC_SHDN_DR_SHIFT                                 8
#define MT6353_SPK_THER_SHDN_R_EN_MASK                              0x1
#define MT6353_SPK_THER_SHDN_R_EN_SHIFT                             9
#define MT6353_RG_SPK_GAINR_MASK                                    0x3
#define MT6353_RG_SPK_GAINR_SHIFT                                   12
#define MT6353_DA_SPK_OFFSET_R_MASK                                 0x1F
#define MT6353_DA_SPK_OFFSET_R_SHIFT                                0
#define MT6353_DA_SPK_LEAD_DGLH_R_MASK                              0x1
#define MT6353_DA_SPK_LEAD_DGLH_R_SHIFT                             5
#define MT6353_NI_SPK_LEAD_R_MASK                                   0x1
#define MT6353_NI_SPK_LEAD_R_SHIFT                                  6
#define MT6353_SPK_OFFSET_R_OV_MASK                                 0x1
#define MT6353_SPK_OFFSET_R_OV_SHIFT                                7
#define MT6353_SPK_OFFSET_R_SW_MASK                                 0x1F
#define MT6353_SPK_OFFSET_R_SW_SHIFT                                8
#define MT6353_SPK_LEAD_R_SW_MASK                                   0x1
#define MT6353_SPK_LEAD_R_SW_SHIFT                                  13
#define MT6353_SPK_OFFSET_R_MODE_MASK                               0x1
#define MT6353_SPK_OFFSET_R_MODE_SHIFT                              14
#define MT6353_SPK_TRIM_DONE_R_MASK                                 0x1
#define MT6353_SPK_TRIM_DONE_R_SHIFT                                15
#define MT6353_RG_SPK_INTG_RST_R_MASK                               0x1
#define MT6353_RG_SPK_INTG_RST_R_SHIFT                              0
#define MT6353_RG_SPK_FORCE_EN_R_MASK                               0x1
#define MT6353_RG_SPK_FORCE_EN_R_SHIFT                              1
#define MT6353_RG_SPK_SLEW_R_MASK                                   0x3
#define MT6353_RG_SPK_SLEW_R_SHIFT                                  2
#define MT6353_RG_SPKAB_OBIAS_R_MASK                                0x3
#define MT6353_RG_SPKAB_OBIAS_R_SHIFT                               4
#define MT6353_RG_SPKRCV_EN_R_MASK                                  0x1
#define MT6353_RG_SPKRCV_EN_R_SHIFT                                 6
#define MT6353_RG_SPK_DRC_EN_R_MASK                                 0x1
#define MT6353_RG_SPK_DRC_EN_R_SHIFT                                7
#define MT6353_RG_SPK_TEST_EN_R_MASK                                0x1
#define MT6353_RG_SPK_TEST_EN_R_SHIFT                               8
#define MT6353_RG_SPKAB_OC_EN_R_MASK                                0x1
#define MT6353_RG_SPKAB_OC_EN_R_SHIFT                               9
#define MT6353_RG_SPK_OC_EN_R_MASK                                  0x1
#define MT6353_RG_SPK_OC_EN_R_SHIFT                                 10
#define MT6353_RG_SPKPGA_GAINR_MASK                                 0xF
#define MT6353_RG_SPKPGA_GAINR_SHIFT                                11
#define MT6353_SPK_TRIM_WND_MASK                                    0x7
#define MT6353_SPK_TRIM_WND_SHIFT                                   0
#define MT6353_SPK_TRIM_THD_MASK                                    0x3
#define MT6353_SPK_TRIM_THD_SHIFT                                   4
#define MT6353_SPK_OC_WND_MASK                                      0x3
#define MT6353_SPK_OC_WND_SHIFT                                     8
#define MT6353_SPK_OC_THD_MASK                                      0x3
#define MT6353_SPK_OC_THD_SHIFT                                     10
#define MT6353_SPK_D_OC_R_DEG_MASK                                  0x1
#define MT6353_SPK_D_OC_R_DEG_SHIFT                                 12
#define MT6353_SPK_AB_OC_R_DEG_MASK                                 0x1
#define MT6353_SPK_AB_OC_R_DEG_SHIFT                                13
#define MT6353_SPK_D_OC_L_DEG_MASK                                  0x1
#define MT6353_SPK_D_OC_L_DEG_SHIFT                                 14
#define MT6353_SPK_AB_OC_L_DEG_MASK                                 0x1
#define MT6353_SPK_AB_OC_L_DEG_SHIFT                                15
#define MT6353_SPK_TD1_MASK                                         0xF
#define MT6353_SPK_TD1_SHIFT                                        0
#define MT6353_SPK_TD2_MASK                                         0xF
#define MT6353_SPK_TD2_SHIFT                                        4
#define MT6353_SPK_TD3_MASK                                         0xF
#define MT6353_SPK_TD3_SHIFT                                        8
#define MT6353_SPK_TRIM_DIV_MASK                                    0x7
#define MT6353_SPK_TRIM_DIV_SHIFT                                   12
#define MT6353_RG_BTL_SET_MASK                                      0x3
#define MT6353_RG_BTL_SET_SHIFT                                     0
#define MT6353_RG_SPK_IBIAS_SEL_MASK                                0x3
#define MT6353_RG_SPK_IBIAS_SEL_SHIFT                               2
#define MT6353_RG_SPK_CCODE_MASK                                    0xF
#define MT6353_RG_SPK_CCODE_SHIFT                                   4
#define MT6353_RG_SPK_EN_VIEW_VCM_MASK                              0x1
#define MT6353_RG_SPK_EN_VIEW_VCM_SHIFT                             8
#define MT6353_RG_SPK_EN_VIEW_CLK_MASK                              0x1
#define MT6353_RG_SPK_EN_VIEW_CLK_SHIFT                             9
#define MT6353_RG_SPK_VCM_SEL_MASK                                  0x1
#define MT6353_RG_SPK_VCM_SEL_SHIFT                                 10
#define MT6353_RG_SPK_VCM_IBSEL_MASK                                0x1
#define MT6353_RG_SPK_VCM_IBSEL_SHIFT                               11
#define MT6353_RG_SPK_FBRC_EN_MASK                                  0x1
#define MT6353_RG_SPK_FBRC_EN_SHIFT                                 12
#define MT6353_RG_SPKAB_OVDRV_MASK                                  0x1
#define MT6353_RG_SPKAB_OVDRV_SHIFT                                 13
#define MT6353_RG_SPK_OCTH_D_MASK                                   0x1
#define MT6353_RG_SPK_OCTH_D_SHIFT                                  14
#define MT6353_RG_SPKPGA_GAINL_MASK                                 0xF
#define MT6353_RG_SPKPGA_GAINL_SHIFT                                8
#define MT6353_SPK_RSV0_MASK                                        0x1
#define MT6353_SPK_RSV0_SHIFT                                       12
#define MT6353_SPK_VCM_FAST_EN_MASK                                 0x1
#define MT6353_SPK_VCM_FAST_EN_SHIFT                                13
#define MT6353_SPK_TEST_MODE0_MASK                                  0x1
#define MT6353_SPK_TEST_MODE0_SHIFT                                 14
#define MT6353_SPK_TEST_MODE1_MASK                                  0x1
#define MT6353_SPK_TEST_MODE1_SHIFT                                 15
#define MT6353_SPK_TD_WAIT_MASK                                     0x7
#define MT6353_SPK_TD_WAIT_SHIFT                                    0
#define MT6353_SPK_TD_DONE_MASK                                     0x7
#define MT6353_SPK_TD_DONE_SHIFT                                    4
#define MT6353_SPK_EN_MODE_MASK                                     0x1
#define MT6353_SPK_EN_MODE_SHIFT                                    0
#define MT6353_SPK_VCM_FAST_SW_MASK                                 0x1
#define MT6353_SPK_VCM_FAST_SW_SHIFT                                1
#define MT6353_SPK_RST_R_SW_MASK                                    0x1
#define MT6353_SPK_RST_R_SW_SHIFT                                   2
#define MT6353_SPK_RST_L_SW_MASK                                    0x1
#define MT6353_SPK_RST_L_SW_SHIFT                                   3
#define MT6353_SPKMODE_R_SW_MASK                                    0x1
#define MT6353_SPKMODE_R_SW_SHIFT                                   4
#define MT6353_SPKMODE_L_SW_MASK                                    0x1
#define MT6353_SPKMODE_L_SW_SHIFT                                   5
#define MT6353_SPK_DEPOP_EN_R_SW_MASK                               0x1
#define MT6353_SPK_DEPOP_EN_R_SW_SHIFT                              6
#define MT6353_SPK_DEPOP_EN_L_SW_MASK                               0x1
#define MT6353_SPK_DEPOP_EN_L_SW_SHIFT                              7
#define MT6353_SPK_EN_R_SW_MASK                                     0x1
#define MT6353_SPK_EN_R_SW_SHIFT                                    8
#define MT6353_SPK_EN_L_SW_MASK                                     0x1
#define MT6353_SPK_EN_L_SW_SHIFT                                    9
#define MT6353_SPK_OUTSTG_EN_R_SW_MASK                              0x1
#define MT6353_SPK_OUTSTG_EN_R_SW_SHIFT                             10
#define MT6353_SPK_OUTSTG_EN_L_SW_MASK                              0x1
#define MT6353_SPK_OUTSTG_EN_L_SW_SHIFT                             11
#define MT6353_SPK_TRIM_EN_R_SW_MASK                                0x1
#define MT6353_SPK_TRIM_EN_R_SW_SHIFT                               12
#define MT6353_SPK_TRIM_EN_L_SW_MASK                                0x1
#define MT6353_SPK_TRIM_EN_L_SW_SHIFT                               13
#define MT6353_SPK_TRIM_STOP_R_SW_MASK                              0x1
#define MT6353_SPK_TRIM_STOP_R_SW_SHIFT                             14
#define MT6353_SPK_TRIM_STOP_L_SW_MASK                              0x1
#define MT6353_SPK_TRIM_STOP_L_SW_SHIFT                             15
#define MT6353_RG_SPK_ISENSE_TEST_EN_MASK                           0x1
#define MT6353_RG_SPK_ISENSE_TEST_EN_SHIFT                          7
#define MT6353_RG_SPK_ISENSE_REFSEL_MASK                            0x7
#define MT6353_RG_SPK_ISENSE_REFSEL_SHIFT                           8
#define MT6353_RG_SPK_ISENSE_GAINSEL_MASK                           0x7
#define MT6353_RG_SPK_ISENSE_GAINSEL_SHIFT                          11
#define MT6353_RG_SPK_ISENSE_PDRESET_MASK                           0x1
#define MT6353_RG_SPK_ISENSE_PDRESET_SHIFT                          14
#define MT6353_RG_SPK_ISENSE_EN_MASK                                0x1
#define MT6353_RG_SPK_ISENSE_EN_SHIFT                               15
#define MT6353_RG_SPK_RSV1_MASK                                     0xFF
#define MT6353_RG_SPK_RSV1_SHIFT                                    0
#define MT6353_RG_SPK_RSV0_MASK                                     0xFF
#define MT6353_RG_SPK_RSV0_SHIFT                                    8
#define MT6353_RG_SPK_ABD_VOLSEN_GAIN_MASK                          0x3
#define MT6353_RG_SPK_ABD_VOLSEN_GAIN_SHIFT                         4
#define MT6353_RG_SPK_ABD_VOLSEN_EN_MASK                            0x1
#define MT6353_RG_SPK_ABD_VOLSEN_EN_SHIFT                           6
#define MT6353_RG_SPK_ABD_CURSEN_SEL_MASK                           0x1
#define MT6353_RG_SPK_ABD_CURSEN_SEL_SHIFT                          7
#define MT6353_RG_SPK_RSV2_MASK                                     0xFF
#define MT6353_RG_SPK_RSV2_SHIFT                                    8
#define MT6353_RG_SPK_TRIM2_MASK                                    0xFF
#define MT6353_RG_SPK_TRIM2_SHIFT                                   0
#define MT6353_RG_SPK_TRIM1_MASK                                    0xFF
#define MT6353_RG_SPK_TRIM1_SHIFT                                   8
#define MT6353_RG_SPK_D_CURSEN_RSETSEL_MASK                         0x1F
#define MT6353_RG_SPK_D_CURSEN_RSETSEL_SHIFT                        0
#define MT6353_RG_SPK_D_CURSEN_GAIN_MASK                            0x3
#define MT6353_RG_SPK_D_CURSEN_GAIN_SHIFT                           5
#define MT6353_RG_SPK_D_CURSEN_EN_MASK                              0x1
#define MT6353_RG_SPK_D_CURSEN_EN_SHIFT                             7
#define MT6353_RG_SPK_AB_CURSEN_RSETSEL_MASK                        0x1F
#define MT6353_RG_SPK_AB_CURSEN_RSETSEL_SHIFT                       8
#define MT6353_RG_SPK_AB_CURSEN_GAIN_MASK                           0x3
#define MT6353_RG_SPK_AB_CURSEN_GAIN_SHIFT                          13
#define MT6353_RG_SPK_AB_CURSEN_EN_MASK                             0x1
#define MT6353_RG_SPK_AB_CURSEN_EN_SHIFT                            15
#define MT6353_RG_SPKPGA_GAIN_MASK                                  0xF
#define MT6353_RG_SPKPGA_GAIN_SHIFT                                 11
#define MT6353_RG_SPK_RSV_MASK                                      0xFF
#define MT6353_RG_SPK_RSV_SHIFT                                     0
#define MT6353_RG_ISENSE_PD_RESET_MASK                              0x1
#define MT6353_RG_ISENSE_PD_RESET_SHIFT                             11
#define MT6353_RG_AUDIVLPWRUP_VAUDP12_MASK                          0x1
#define MT6353_RG_AUDIVLPWRUP_VAUDP12_SHIFT                         4
#define MT6353_RG_AUDIVLSTARTUP_VAUDP12_MASK                        0x1
#define MT6353_RG_AUDIVLSTARTUP_VAUDP12_SHIFT                       5
#define MT6353_RG_AUDIVLMUXSEL_VAUDP12_MASK                         0x7
#define MT6353_RG_AUDIVLMUXSEL_VAUDP12_SHIFT                        6
#define MT6353_RG_AUDIVLMUTE_VAUDP12_MASK                           0x1
#define MT6353_RG_AUDIVLMUTE_VAUDP12_SHIFT                          9
#define MT6353_FQMTR_TCKSEL_MASK                                    0x7
#define MT6353_FQMTR_TCKSEL_SHIFT                                   0
#define MT6353_FQMTR_BUSY_MASK                                      0x1
#define MT6353_FQMTR_BUSY_SHIFT                                     3
#define MT6353_FQMTR_DCXO26M_EN_MASK                                0x1
#define MT6353_FQMTR_DCXO26M_EN_SHIFT                               4
#define MT6353_FQMTR_EN_MASK                                        0x1
#define MT6353_FQMTR_EN_SHIFT                                       15
#define MT6353_FQMTR_WINSET_MASK                                    0xFFFF
#define MT6353_FQMTR_WINSET_SHIFT                                   0
#define MT6353_FQMTR_DATA_MASK                                      0xFFFF
#define MT6353_FQMTR_DATA_SHIFT                                     0
#define MT6353_RG_TRIM_EN_MASK                                      0x1
#define MT6353_RG_TRIM_EN_SHIFT                                     0
#define MT6353_RG_TRIM_SEL_MASK                                     0x7
#define MT6353_RG_TRIM_SEL_SHIFT                                    1
#define MT6353_RG_ISINKS_RSV_MASK                                   0xFF
#define MT6353_RG_ISINKS_RSV_SHIFT                                  4
#define MT6353_RG_ISINK0_DOUBLE_EN_MASK                             0x1
#define MT6353_RG_ISINK0_DOUBLE_EN_SHIFT                            12
#define MT6353_RG_ISINK1_DOUBLE_EN_MASK                             0x1
#define MT6353_RG_ISINK1_DOUBLE_EN_SHIFT                            13
#define MT6353_RG_ISINK2_DOUBLE_EN_MASK                             0x1
#define MT6353_RG_ISINK2_DOUBLE_EN_SHIFT                            14
#define MT6353_RG_ISINK3_DOUBLE_EN_MASK                             0x1
#define MT6353_RG_ISINK3_DOUBLE_EN_SHIFT                            15
#define MT6353_ISINK_DIM0_FSEL_MASK                                 0xFFFF
#define MT6353_ISINK_DIM0_FSEL_SHIFT                                0
#define MT6353_ISINK0_RSV1_MASK                                     0xF
#define MT6353_ISINK0_RSV1_SHIFT                                    0
#define MT6353_ISINK0_RSV0_MASK                                     0x7
#define MT6353_ISINK0_RSV0_SHIFT                                    4
#define MT6353_ISINK_DIM0_DUTY_MASK                                 0x1F
#define MT6353_ISINK_DIM0_DUTY_SHIFT                                7
#define MT6353_ISINK_CH0_STEP_MASK                                  0x7
#define MT6353_ISINK_CH0_STEP_SHIFT                                 12
#define MT6353_ISINK_BREATH0_TF2_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH0_TF2_SEL_SHIFT                          0
#define MT6353_ISINK_BREATH0_TF1_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH0_TF1_SEL_SHIFT                          4
#define MT6353_ISINK_BREATH0_TR2_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH0_TR2_SEL_SHIFT                          8
#define MT6353_ISINK_BREATH0_TR1_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH0_TR1_SEL_SHIFT                          12
#define MT6353_ISINK_BREATH0_TOFF_SEL_MASK                          0xF
#define MT6353_ISINK_BREATH0_TOFF_SEL_SHIFT                         0
#define MT6353_ISINK_BREATH0_TON_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH0_TON_SEL_SHIFT                          8
#define MT6353_ISINK_DIM1_FSEL_MASK                                 0xFFFF
#define MT6353_ISINK_DIM1_FSEL_SHIFT                                0
#define MT6353_ISINK1_RSV1_MASK                                     0xF
#define MT6353_ISINK1_RSV1_SHIFT                                    0
#define MT6353_ISINK1_RSV0_MASK                                     0x7
#define MT6353_ISINK1_RSV0_SHIFT                                    4
#define MT6353_ISINK_DIM1_DUTY_MASK                                 0x1F
#define MT6353_ISINK_DIM1_DUTY_SHIFT                                7
#define MT6353_ISINK_CH1_STEP_MASK                                  0x7
#define MT6353_ISINK_CH1_STEP_SHIFT                                 12
#define MT6353_ISINK_BREATH1_TF2_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH1_TF2_SEL_SHIFT                          0
#define MT6353_ISINK_BREATH1_TF1_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH1_TF1_SEL_SHIFT                          4
#define MT6353_ISINK_BREATH1_TR2_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH1_TR2_SEL_SHIFT                          8
#define MT6353_ISINK_BREATH1_TR1_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH1_TR1_SEL_SHIFT                          12
#define MT6353_ISINK_BREATH1_TOFF_SEL_MASK                          0xF
#define MT6353_ISINK_BREATH1_TOFF_SEL_SHIFT                         0
#define MT6353_ISINK_BREATH1_TON_SEL_MASK                           0xF
#define MT6353_ISINK_BREATH1_TON_SEL_SHIFT                          8
#define MT6353_AD_NI_ISINK3_STATUS_MASK                             0x1
#define MT6353_AD_NI_ISINK3_STATUS_SHIFT                            0
#define MT6353_AD_NI_ISINK2_STATUS_MASK                             0x1
#define MT6353_AD_NI_ISINK2_STATUS_SHIFT                            1
#define MT6353_AD_NI_ISINK1_STATUS_MASK                             0x1
#define MT6353_AD_NI_ISINK1_STATUS_SHIFT                            2
#define MT6353_AD_NI_ISINK0_STATUS_MASK                             0x1
#define MT6353_AD_NI_ISINK0_STATUS_SHIFT                            3
#define MT6353_ISINK_PHASE0_DLY_EN_MASK                             0x1
#define MT6353_ISINK_PHASE0_DLY_EN_SHIFT                            0
#define MT6353_ISINK_PHASE1_DLY_EN_MASK                             0x1
#define MT6353_ISINK_PHASE1_DLY_EN_SHIFT                            1
#define MT6353_ISINK_PHASE_DLY_TC_MASK                              0x3
#define MT6353_ISINK_PHASE_DLY_TC_SHIFT                             4
#define MT6353_ISINK_CHOP0_SW_MASK                                  0x1
#define MT6353_ISINK_CHOP0_SW_SHIFT                                 12
#define MT6353_ISINK_CHOP1_SW_MASK                                  0x1
#define MT6353_ISINK_CHOP1_SW_SHIFT                                 13
#define MT6353_ISINK_SFSTR1_EN_MASK                                 0x1
#define MT6353_ISINK_SFSTR1_EN_SHIFT                                8
#define MT6353_ISINK_SFSTR1_TC_MASK                                 0x3
#define MT6353_ISINK_SFSTR1_TC_SHIFT                                9
#define MT6353_ISINK_SFSTR0_EN_MASK                                 0x1
#define MT6353_ISINK_SFSTR0_EN_SHIFT                                12
#define MT6353_ISINK_SFSTR0_TC_MASK                                 0x3
#define MT6353_ISINK_SFSTR0_TC_SHIFT                                13
#define MT6353_ISINK_CH0_EN_MASK                                    0x1
#define MT6353_ISINK_CH0_EN_SHIFT                                   0
#define MT6353_ISINK_CH1_EN_MASK                                    0x1
#define MT6353_ISINK_CH1_EN_SHIFT                                   1
#define MT6353_ISINK_CHOP0_EN_MASK                                  0x1
#define MT6353_ISINK_CHOP0_EN_SHIFT                                 4
#define MT6353_ISINK_CHOP1_EN_MASK                                  0x1
#define MT6353_ISINK_CHOP1_EN_SHIFT                                 5
#define MT6353_ISINK_CH0_BIAS_EN_MASK                               0x1
#define MT6353_ISINK_CH0_BIAS_EN_SHIFT                              8
#define MT6353_ISINK_CH1_BIAS_EN_MASK                               0x1
#define MT6353_ISINK_CH1_BIAS_EN_SHIFT                              9
#define MT6353_ISINK_RSV_MASK                                       0x1F
#define MT6353_ISINK_RSV_SHIFT                                      0
#define MT6353_ISINK_CH1_MODE_MASK                                  0x3
#define MT6353_ISINK_CH1_MODE_SHIFT                                 12
#define MT6353_ISINK_CH0_MODE_MASK                                  0x3
#define MT6353_ISINK_CH0_MODE_SHIFT                                 14
#define MT6353_DA_QI_ISINKS_CH3_STEP_MASK                           0x7
#define MT6353_DA_QI_ISINKS_CH3_STEP_SHIFT                          0
#define MT6353_DA_QI_ISINKS_CH2_STEP_MASK                           0x7
#define MT6353_DA_QI_ISINKS_CH2_STEP_SHIFT                          3
#define MT6353_DA_QI_ISINKS_CH1_STEP_MASK                           0x7
#define MT6353_DA_QI_ISINKS_CH1_STEP_SHIFT                          6
#define MT6353_DA_QI_ISINKS_CH0_STEP_MASK                           0x7
#define MT6353_DA_QI_ISINKS_CH0_STEP_SHIFT                          9
#define MT6353_ISINK2_RSV1_MASK                                     0xF
#define MT6353_ISINK2_RSV1_SHIFT                                    0
#define MT6353_ISINK2_RSV0_MASK                                     0x7
#define MT6353_ISINK2_RSV0_SHIFT                                    4
#define MT6353_ISINK_CH2_STEP_MASK                                  0x7
#define MT6353_ISINK_CH2_STEP_SHIFT                                 12
#define MT6353_ISINK3_RSV1_MASK                                     0xF
#define MT6353_ISINK3_RSV1_SHIFT                                    0
#define MT6353_ISINK3_RSV0_MASK                                     0x7
#define MT6353_ISINK3_RSV0_SHIFT                                    4
#define MT6353_ISINK_CH3_STEP_MASK                                  0x7
#define MT6353_ISINK_CH3_STEP_SHIFT                                 12
#define MT6353_ISINK_CHOP3_SW_MASK                                  0x1
#define MT6353_ISINK_CHOP3_SW_SHIFT                                 14
#define MT6353_ISINK_CHOP2_SW_MASK                                  0x1
#define MT6353_ISINK_CHOP2_SW_SHIFT                                 15
#define MT6353_ISINK_CH3_EN_MASK                                    0x1
#define MT6353_ISINK_CH3_EN_SHIFT                                   2
#define MT6353_ISINK_CH2_EN_MASK                                    0x1
#define MT6353_ISINK_CH2_EN_SHIFT                                   3
#define MT6353_ISINK_CHOP3_EN_MASK                                  0x1
#define MT6353_ISINK_CHOP3_EN_SHIFT                                 6
#define MT6353_ISINK_CHOP2_EN_MASK                                  0x1
#define MT6353_ISINK_CHOP2_EN_SHIFT                                 7
#define MT6353_ISINK_CH3_BIAS_EN_MASK                               0x1
#define MT6353_ISINK_CH3_BIAS_EN_SHIFT                              10
#define MT6353_ISINK_CH2_BIAS_EN_MASK                               0x1
#define MT6353_ISINK_CH2_BIAS_EN_SHIFT                              11
#define MT6353_CHRIND_DIM_FSEL_MASK                                 0xFFFF
#define MT6353_CHRIND_DIM_FSEL_SHIFT                                0
#define MT6353_CHRIND_RSV1_MASK                                     0xF
#define MT6353_CHRIND_RSV1_SHIFT                                    0
#define MT6353_CHRIND_RSV0_MASK                                     0x7
#define MT6353_CHRIND_RSV0_SHIFT                                    4
#define MT6353_CHRIND_DIM_DUTY_MASK                                 0x1F
#define MT6353_CHRIND_DIM_DUTY_SHIFT                                7
#define MT6353_CHRIND_STEP_MASK                                     0x7
#define MT6353_CHRIND_STEP_SHIFT                                    12
#define MT6353_CHRIND_BREATH_TF2_SEL_MASK                           0xF
#define MT6353_CHRIND_BREATH_TF2_SEL_SHIFT                          0
#define MT6353_CHRIND_BREATH_TF1_SEL_MASK                           0xF
#define MT6353_CHRIND_BREATH_TF1_SEL_SHIFT                          4
#define MT6353_CHRIND_BREATH_TR2_SEL_MASK                           0xF
#define MT6353_CHRIND_BREATH_TR2_SEL_SHIFT                          8
#define MT6353_CHRIND_BREATH_TR1_SEL_MASK                           0xF
#define MT6353_CHRIND_BREATH_TR1_SEL_SHIFT                          12
#define MT6353_CHRIND_BREATH_TOFF_SEL_MASK                          0xF
#define MT6353_CHRIND_BREATH_TOFF_SEL_SHIFT                         0
#define MT6353_CHRIND_BREATH_TON_SEL_MASK                           0xF
#define MT6353_CHRIND_BREATH_TON_SEL_SHIFT                          8
#define MT6353_CHRIND_SFSTR_EN_MASK                                 0x1
#define MT6353_CHRIND_SFSTR_EN_SHIFT                                0
#define MT6353_CHRIND_SFSTR_TC_MASK                                 0x3
#define MT6353_CHRIND_SFSTR_TC_SHIFT                                1
#define MT6353_CHRIND_EN_SEL_MASK                                   0x1
#define MT6353_CHRIND_EN_SEL_SHIFT                                  3
#define MT6353_CHRIND_EN_MASK                                       0x1
#define MT6353_CHRIND_EN_SHIFT                                      4
#define MT6353_CHRIND_CHOP_EN_MASK                                  0x1
#define MT6353_CHRIND_CHOP_EN_SHIFT                                 5
#define MT6353_CHRIND_MODE_MASK                                     0x3
#define MT6353_CHRIND_MODE_SHIFT                                    6
#define MT6353_CHRIND_CHOP_SW_MASK                                  0x1
#define MT6353_CHRIND_CHOP_SW_SHIFT                                 8
#define MT6353_CHRIND_BIAS_EN_MASK                                  0x1
#define MT6353_CHRIND_BIAS_EN_SHIFT                                 9
#define MT6353_RG_SLP_RW_EN_MASK                                    0x1
#define MT6353_RG_SLP_RW_EN_SHIFT                                   0
#define MT6353_RG_SPI_RSV_MASK                                      0x7FFF
#define MT6353_RG_SPI_RSV_SHIFT                                     1
#define MT6353_DEW_DIO_EN_MASK                                      0x1
#define MT6353_DEW_DIO_EN_SHIFT                                     0
#define MT6353_DEW_READ_TEST_MASK                                   0xFFFF
#define MT6353_DEW_READ_TEST_SHIFT                                  0
#define MT6353_DEW_WRITE_TEST_MASK                                  0xFFFF
#define MT6353_DEW_WRITE_TEST_SHIFT                                 0
#define MT6353_DEW_CRC_SWRST_MASK                                   0x1
#define MT6353_DEW_CRC_SWRST_SHIFT                                  0
#define MT6353_DEW_CRC_EN_MASK                                      0x1
#define MT6353_DEW_CRC_EN_SHIFT                                     0
#define MT6353_DEW_CRC_VAL_MASK                                     0xFF
#define MT6353_DEW_CRC_VAL_SHIFT                                    0
#define MT6353_DEW_DBG_MON_SEL_MASK                                 0xF
#define MT6353_DEW_DBG_MON_SEL_SHIFT                                0
#define MT6353_DEW_CIPHER_KEY_SEL_MASK                              0x3
#define MT6353_DEW_CIPHER_KEY_SEL_SHIFT                             0
#define MT6353_DEW_CIPHER_IV_SEL_MASK                               0x3
#define MT6353_DEW_CIPHER_IV_SEL_SHIFT                              0
#define MT6353_DEW_CIPHER_EN_MASK                                   0x1
#define MT6353_DEW_CIPHER_EN_SHIFT                                  0
#define MT6353_DEW_CIPHER_RDY_MASK                                  0x1
#define MT6353_DEW_CIPHER_RDY_SHIFT                                 0
#define MT6353_DEW_CIPHER_MODE_MASK                                 0x1
#define MT6353_DEW_CIPHER_MODE_SHIFT                                0
#define MT6353_DEW_CIPHER_SWRST_MASK                                0x1
#define MT6353_DEW_CIPHER_SWRST_SHIFT                               0
#define MT6353_DEW_RDDMY_NO_MASK                                    0xF
#define MT6353_DEW_RDDMY_NO_SHIFT                                   0
#define MT6353_INT_TYPE_CON0_MASK                                   0xFFFF
#define MT6353_INT_TYPE_CON0_SHIFT                                  0
#define MT6353_INT_TYPE_CON0_SET_MASK                               0xFFFF
#define MT6353_INT_TYPE_CON0_SET_SHIFT                              0
#define MT6353_INT_TYPE_CON0_CLR_MASK                               0xFFFF
#define MT6353_INT_TYPE_CON0_CLR_SHIFT                              0
#define MT6353_INT_TYPE_CON1_MASK                                   0xFFFF
#define MT6353_INT_TYPE_CON1_SHIFT                                  0
#define MT6353_INT_TYPE_CON1_SET_MASK                               0xFFFF
#define MT6353_INT_TYPE_CON1_SET_SHIFT                              0
#define MT6353_INT_TYPE_CON1_CLR_MASK                               0xFFFF
#define MT6353_INT_TYPE_CON1_CLR_SHIFT                              0
#define MT6353_INT_TYPE_CON2_MASK                                   0xFFFF
#define MT6353_INT_TYPE_CON2_SHIFT                                  0
#define MT6353_INT_TYPE_CON2_SET_MASK                               0xFFFF
#define MT6353_INT_TYPE_CON2_SET_SHIFT                              0
#define MT6353_INT_TYPE_CON2_CLR_MASK                               0xFFFF
#define MT6353_INT_TYPE_CON2_CLR_SHIFT                              0
#define MT6353_INT_TYPE_CON3_MASK                                   0x1F
#define MT6353_INT_TYPE_CON3_SHIFT                                  0
#define MT6353_INT_TYPE_CON3_SET_MASK                               0x1F
#define MT6353_INT_TYPE_CON3_SET_SHIFT                              0
#define MT6353_INT_TYPE_CON3_CLR_MASK                               0x1F
#define MT6353_INT_TYPE_CON3_CLR_SHIFT                              0
#define MT6353_CPU_INT_STA_MASK                                     0x1
#define MT6353_CPU_INT_STA_SHIFT                                    0
#define MT6353_MD32_INT_STA_MASK                                    0x1
#define MT6353_MD32_INT_STA_SHIFT                                   1
#define MT6353_BUCK_LDO_FT_TESTMODE_EN_MASK                         0x1
#define MT6353_BUCK_LDO_FT_TESTMODE_EN_SHIFT                        0
#define MT6353_EFUSE_VOSEL_LIMIT_MASK                               0x1
#define MT6353_EFUSE_VOSEL_LIMIT_SHIFT                              1
#define MT6353_EFUSE_OC_EN_SEL_MASK                                 0x1
#define MT6353_EFUSE_OC_EN_SEL_SHIFT                                2
#define MT6353_EFUSE_OC_SDN_EN_MASK                                 0x1
#define MT6353_EFUSE_OC_SDN_EN_SHIFT                                3
#define MT6353_BUCK_FOR_LDO_OSC_SEL_MASK                            0x7
#define MT6353_BUCK_FOR_LDO_OSC_SEL_SHIFT                           4
#define MT6353_BUCK_ALL_CON0_RSV0_MASK                              0xFF
#define MT6353_BUCK_ALL_CON0_RSV0_SHIFT                             8
#define MT6353_BUCK_BUCK_RSV_MASK                                   0xFFFF
#define MT6353_BUCK_BUCK_RSV_SHIFT                                  0
#define MT6353_BUCK_VCORE_VOSEL_CTRL_PROT_MASK                      0x1
#define MT6353_BUCK_VCORE_VOSEL_CTRL_PROT_SHIFT                     0
#define MT6353_BUCK_VCORE_VOSEL_CTRL_PROT_EN_MASK                   0x1
#define MT6353_BUCK_VCORE_VOSEL_CTRL_PROT_EN_SHIFT                  1
#define MT6353_BUCK_ALL_CON2_RSV0_MASK                              0x1F
#define MT6353_BUCK_ALL_CON2_RSV0_SHIFT                             11
#define MT6353_BUCK_VSLEEP_SRC0_MASK                                0x1FF
#define MT6353_BUCK_VSLEEP_SRC0_SHIFT                               0
#define MT6353_BUCK_VSLEEP_SRC1_MASK                                0xF
#define MT6353_BUCK_VSLEEP_SRC1_SHIFT                               12
#define MT6353_BUCK_R2R_SRC0_MASK                                   0x1FF
#define MT6353_BUCK_R2R_SRC0_SHIFT                                  0
#define MT6353_BUCK_R2R_SRC1_MASK                                   0xF
#define MT6353_BUCK_R2R_SRC1_SHIFT                                  12
#define MT6353_BUCK_BUCK_OSC_SEL_SRC0_MASK                          0x1FF
#define MT6353_BUCK_BUCK_OSC_SEL_SRC0_SHIFT                         0
#define MT6353_BUCK_SRCLKEN_DLY_SRC1_MASK                           0xF
#define MT6353_BUCK_SRCLKEN_DLY_SRC1_SHIFT                          12
#define MT6353_BUCK_VPA_VOSEL_DLC011_MASK                           0x3F
#define MT6353_BUCK_VPA_VOSEL_DLC011_SHIFT                          0
#define MT6353_BUCK_VPA_VOSEL_DLC111_MASK                           0x3F
#define MT6353_BUCK_VPA_VOSEL_DLC111_SHIFT                          8
#define MT6353_BUCK_VPA_DLC_MAP_EN_MASK                             0x1
#define MT6353_BUCK_VPA_DLC_MAP_EN_SHIFT                            0
#define MT6353_BUCK_VPA_VOSEL_DLC001_MASK                           0x3F
#define MT6353_BUCK_VPA_VOSEL_DLC001_SHIFT                          8
#define MT6353_BUCK_VPA_DLC_MASK                                    0x7
#define MT6353_BUCK_VPA_DLC_SHIFT                                   0
#define MT6353_DA_NI_VPA_DLC_MASK                                   0x7
#define MT6353_DA_NI_VPA_DLC_SHIFT                                  12
#define MT6353_BUCK_VSRAM_PROC_TRACK_SLEEP_CTRL_MASK                0x1
#define MT6353_BUCK_VSRAM_PROC_TRACK_SLEEP_CTRL_SHIFT               0
#define MT6353_BUCK_VSRAM_PROC_TRACK_ON_CTRL_MASK                   0x1
#define MT6353_BUCK_VSRAM_PROC_TRACK_ON_CTRL_SHIFT                  1
#define MT6353_BUCK_VPROC_TRACK_ON_CTRL_MASK                        0x1
#define MT6353_BUCK_VPROC_TRACK_ON_CTRL_SHIFT                       2
#define MT6353_BUCK_VSRAM_PROC_VOSEL_DELTA_MASK                     0x7F
#define MT6353_BUCK_VSRAM_PROC_VOSEL_DELTA_SHIFT                    0
#define MT6353_BUCK_VSRAM_PROC_VOSEL_OFFSET_MASK                    0x7F
#define MT6353_BUCK_VSRAM_PROC_VOSEL_OFFSET_SHIFT                   8
#define MT6353_BUCK_VSRAM_PROC_VOSEL_ON_LB_MASK                     0x7F
#define MT6353_BUCK_VSRAM_PROC_VOSEL_ON_LB_SHIFT                    0
#define MT6353_BUCK_VSRAM_PROC_VOSEL_ON_HB_MASK                     0x7F
#define MT6353_BUCK_VSRAM_PROC_VOSEL_ON_HB_SHIFT                    8
#define MT6353_BUCK_VSRAM_PROC_VOSEL_SLEEP_LB_MASK                  0x7F
#define MT6353_BUCK_VSRAM_PROC_VOSEL_SLEEP_LB_SHIFT                 0
#define MT6353_AD_QI_VCORE_OC_STATUS_MASK                           0x1
#define MT6353_AD_QI_VCORE_OC_STATUS_SHIFT                          0
#define MT6353_AD_QI_VPROC_OC_STATUS_MASK                           0x1
#define MT6353_AD_QI_VPROC_OC_STATUS_SHIFT                          1
#define MT6353_AD_QI_VS1_OC_STATUS_MASK                             0x1
#define MT6353_AD_QI_VS1_OC_STATUS_SHIFT                            2
#define MT6353_AD_QI_VPA_OC_STATUS_MASK                             0x1
#define MT6353_AD_QI_VPA_OC_STATUS_SHIFT                            3
#define MT6353_BUCK_ANA_STATUS_MASK                                 0xF
#define MT6353_BUCK_ANA_STATUS_SHIFT                                12
#define MT6353_AD_QI_VCORE_DIG_MON_MASK                             0xF
#define MT6353_AD_QI_VCORE_DIG_MON_SHIFT                            0
#define MT6353_AD_QI_VPROC_DIG_MON_MASK                             0xF
#define MT6353_AD_QI_VPROC_DIG_MON_SHIFT                            4
#define MT6353_AD_QI_VS1_DIG_MON_MASK                               0xF
#define MT6353_AD_QI_VS1_DIG_MON_SHIFT                              8
#define MT6353_BUCK_VCORE_OC_STATUS_MASK                            0x1
#define MT6353_BUCK_VCORE_OC_STATUS_SHIFT                           0
#define MT6353_BUCK_VCORE2_OC_STATUS_MASK                           0x1
#define MT6353_BUCK_VCORE2_OC_STATUS_SHIFT                          1
#define MT6353_BUCK_VPROC_OC_STATUS_MASK                            0x1
#define MT6353_BUCK_VPROC_OC_STATUS_SHIFT                           2
#define MT6353_BUCK_VS1_OC_STATUS_MASK                              0x1
#define MT6353_BUCK_VS1_OC_STATUS_SHIFT                             3
#define MT6353_BUCK_VPA_OC_STATUS_MASK                              0x1
#define MT6353_BUCK_VPA_OC_STATUS_SHIFT                             4
#define MT6353_BUCK_VCORE_OC_INT_EN_MASK                            0x1
#define MT6353_BUCK_VCORE_OC_INT_EN_SHIFT                           0
#define MT6353_BUCK_VCORE2_OC_INT_EN_MASK                           0x1
#define MT6353_BUCK_VCORE2_OC_INT_EN_SHIFT                          1
#define MT6353_BUCK_VPROC_OC_INT_EN_MASK                            0x1
#define MT6353_BUCK_VPROC_OC_INT_EN_SHIFT                           2
#define MT6353_BUCK_VS1_OC_INT_EN_MASK                              0x1
#define MT6353_BUCK_VS1_OC_INT_EN_SHIFT                             3
#define MT6353_BUCK_VPA_OC_INT_EN_MASK                              0x1
#define MT6353_BUCK_VPA_OC_INT_EN_SHIFT                             4
#define MT6353_BUCK_VCORE_EN_OC_SDN_SEL_MASK                        0x1
#define MT6353_BUCK_VCORE_EN_OC_SDN_SEL_SHIFT                       0
#define MT6353_BUCK_VCORE2_EN_OC_SDN_SEL_MASK                       0x1
#define MT6353_BUCK_VCORE2_EN_OC_SDN_SEL_SHIFT                      1
#define MT6353_BUCK_VPROC_EN_OC_SDN_SEL_MASK                        0x1
#define MT6353_BUCK_VPROC_EN_OC_SDN_SEL_SHIFT                       2
#define MT6353_BUCK_VS1_EN_OC_SDN_SEL_MASK                          0x1
#define MT6353_BUCK_VS1_EN_OC_SDN_SEL_SHIFT                         3
#define MT6353_BUCK_VPA_EN_OC_SDN_SEL_MASK                          0x1
#define MT6353_BUCK_VPA_EN_OC_SDN_SEL_SHIFT                         4
#define MT6353_BUCK_VCORE_OC_FLAG_CLR_MASK                          0x1
#define MT6353_BUCK_VCORE_OC_FLAG_CLR_SHIFT                         0
#define MT6353_BUCK_VCORE2_OC_FLAG_CLR_MASK                         0x1
#define MT6353_BUCK_VCORE2_OC_FLAG_CLR_SHIFT                        1
#define MT6353_BUCK_VPROC_OC_FLAG_CLR_MASK                          0x1
#define MT6353_BUCK_VPROC_OC_FLAG_CLR_SHIFT                         2
#define MT6353_BUCK_VS1_OC_FLAG_CLR_MASK                            0x1
#define MT6353_BUCK_VS1_OC_FLAG_CLR_SHIFT                           3
#define MT6353_BUCK_VPA_OC_FLAG_CLR_MASK                            0x1
#define MT6353_BUCK_VPA_OC_FLAG_CLR_SHIFT                           4
#define MT6353_BUCK_VCORE_OC_FLAG_CLR_SEL_MASK                      0x1
#define MT6353_BUCK_VCORE_OC_FLAG_CLR_SEL_SHIFT                     0
#define MT6353_BUCK_VCORE2_OC_FLAG_CLR_SEL_MASK                     0x1
#define MT6353_BUCK_VCORE2_OC_FLAG_CLR_SEL_SHIFT                    1
#define MT6353_BUCK_VPROC_OC_FLAG_CLR_SEL_MASK                      0x1
#define MT6353_BUCK_VPROC_OC_FLAG_CLR_SEL_SHIFT                     2
#define MT6353_BUCK_VS1_OC_FLAG_CLR_SEL_MASK                        0x1
#define MT6353_BUCK_VS1_OC_FLAG_CLR_SEL_SHIFT                       3
#define MT6353_BUCK_VPA_OC_FLAG_CLR_SEL_MASK                        0x1
#define MT6353_BUCK_VPA_OC_FLAG_CLR_SEL_SHIFT                       4
#define MT6353_BUCK_VCORE_OC_DEG_EN_MASK                            0x1
#define MT6353_BUCK_VCORE_OC_DEG_EN_SHIFT                           1
#define MT6353_BUCK_VCORE_OC_WND_MASK                               0x3
#define MT6353_BUCK_VCORE_OC_WND_SHIFT                              2
#define MT6353_BUCK_VCORE_OC_THD_MASK                               0x3
#define MT6353_BUCK_VCORE_OC_THD_SHIFT                              6
#define MT6353_BUCK_VCORE2_OC_DEG_EN_MASK                           0x1
#define MT6353_BUCK_VCORE2_OC_DEG_EN_SHIFT                          1
#define MT6353_BUCK_VCORE2_OC_WND_MASK                              0x3
#define MT6353_BUCK_VCORE2_OC_WND_SHIFT                             2
#define MT6353_BUCK_VCORE2_OC_THD_MASK                              0x3
#define MT6353_BUCK_VCORE2_OC_THD_SHIFT                             6
#define MT6353_BUCK_VPROC_OC_DEG_EN_MASK                            0x1
#define MT6353_BUCK_VPROC_OC_DEG_EN_SHIFT                           1
#define MT6353_BUCK_VPROC_OC_WND_MASK                               0x3
#define MT6353_BUCK_VPROC_OC_WND_SHIFT                              2
#define MT6353_BUCK_VPROC_OC_THD_MASK                               0x3
#define MT6353_BUCK_VPROC_OC_THD_SHIFT                              6
#define MT6353_BUCK_VS1_OC_DEG_EN_MASK                              0x1
#define MT6353_BUCK_VS1_OC_DEG_EN_SHIFT                             1
#define MT6353_BUCK_VS1_OC_WND_MASK                                 0x3
#define MT6353_BUCK_VS1_OC_WND_SHIFT                                2
#define MT6353_BUCK_VS1_OC_THD_MASK                                 0x3
#define MT6353_BUCK_VS1_OC_THD_SHIFT                                6
#define MT6353_BUCK_VPA_OC_DEG_EN_MASK                              0x1
#define MT6353_BUCK_VPA_OC_DEG_EN_SHIFT                             1
#define MT6353_BUCK_VPA_OC_WND_MASK                                 0x3
#define MT6353_BUCK_VPA_OC_WND_SHIFT                                2
#define MT6353_BUCK_VPA_OC_THD_MASK                                 0x3
#define MT6353_BUCK_VPA_OC_THD_SHIFT                                6
#define MT6353_RG_SMPS_TESTMODE_B_MASK                              0x1FF
#define MT6353_RG_SMPS_TESTMODE_B_SHIFT                             0
#define MT6353_RG_VSRAM_PROC_TRIMH_MASK                             0x1F
#define MT6353_RG_VSRAM_PROC_TRIMH_SHIFT                            9
#define MT6353_RG_VSRAM_PROC_TRIML_MASK                             0x1F
#define MT6353_RG_VSRAM_PROC_TRIML_SHIFT                            0
#define MT6353_RG_VPROC_TRIMH_MASK                                  0x1F
#define MT6353_RG_VPROC_TRIMH_SHIFT                                 5
#define MT6353_RG_VPROC_TRIML_MASK                                  0x1F
#define MT6353_RG_VPROC_TRIML_SHIFT                                 10
#define MT6353_RG_VCORE_TRIMH_MASK                                  0x1F
#define MT6353_RG_VCORE_TRIMH_SHIFT                                 0
#define MT6353_RG_VCORE_TRIML_MASK                                  0x1F
#define MT6353_RG_VCORE_TRIML_SHIFT                                 5
#define MT6353_RG_VCORE2_TRIMH_MASK                                 0x1F
#define MT6353_RG_VCORE2_TRIMH_SHIFT                                10
#define MT6353_RG_VCORE2_TRIML_MASK                                 0x1F
#define MT6353_RG_VCORE2_TRIML_SHIFT                                0
#define MT6353_RG_VS1_TRIMH_MASK                                    0xF
#define MT6353_RG_VS1_TRIMH_SHIFT                                   5
#define MT6353_RG_VS1_TRIML_MASK                                    0xF
#define MT6353_RG_VS1_TRIML_SHIFT                                   9
#define MT6353_RG_VPA_TRIMH_MASK                                    0x1F
#define MT6353_RG_VPA_TRIMH_SHIFT                                   0
#define MT6353_RG_VPA_TRIML_MASK                                    0x1F
#define MT6353_RG_VPA_TRIML_SHIFT                                   5
#define MT6353_RG_VPA_TRIM_REF_MASK                                 0x1F
#define MT6353_RG_VPA_TRIM_REF_SHIFT                                10
#define MT6353_RG_VSRAM_PROC_VSLEEP_MASK                            0x7
#define MT6353_RG_VSRAM_PROC_VSLEEP_SHIFT                           0
#define MT6353_RG_VPROC_VSLEEP_MASK                                 0x7
#define MT6353_RG_VPROC_VSLEEP_SHIFT                                3
#define MT6353_RG_VCORE_VSLEEP_MASK                                 0x7
#define MT6353_RG_VCORE_VSLEEP_SHIFT                                6
#define MT6353_RG_VCORE2_VSLEEP_MASK                                0x7
#define MT6353_RG_VCORE2_VSLEEP_SHIFT                               9
#define MT6353_RG_VPA_BURSTH_MASK                                   0x3
#define MT6353_RG_VPA_BURSTH_SHIFT                                  12
#define MT6353_RG_VPA_BURSTL_MASK                                   0x3
#define MT6353_RG_VPA_BURSTL_SHIFT                                  14
#define MT6353_RG_DMY100MA_EN_MASK                                  0x1
#define MT6353_RG_DMY100MA_EN_SHIFT                                 0
#define MT6353_RG_DMY100MA_SEL_MASK                                 0x3
#define MT6353_RG_DMY100MA_SEL_SHIFT                                1
#define MT6353_RG_VSRAM_PROC_VSLEEP_VOLTAGE_MASK                    0x3
#define MT6353_RG_VSRAM_PROC_VSLEEP_VOLTAGE_SHIFT                   3
#define MT6353_RG_VPROC_VSLEEP_VOLTAGE_MASK                         0x3
#define MT6353_RG_VPROC_VSLEEP_VOLTAGE_SHIFT                        5
#define MT6353_RG_VCORE_VSLEEP_VOLTAGE_MASK                         0x3
#define MT6353_RG_VCORE_VSLEEP_VOLTAGE_SHIFT                        7
#define MT6353_RG_VCORE2_VSLEEP_VOLTAGE_MASK                        0x3
#define MT6353_RG_VCORE2_VSLEEP_VOLTAGE_SHIFT                       9
#define MT6353_RG_VPA_RZSEL_MASK                                    0x3
#define MT6353_RG_VPA_RZSEL_SHIFT                                   0
#define MT6353_RG_VPA_CC_MASK                                       0x3
#define MT6353_RG_VPA_CC_SHIFT                                      2
#define MT6353_RG_VPA_CSR_MASK                                      0x3
#define MT6353_RG_VPA_CSR_SHIFT                                     4
#define MT6353_RG_VPA_CSMIR_MASK                                    0x3
#define MT6353_RG_VPA_CSMIR_SHIFT                                   6
#define MT6353_RG_VPA_CSL_MASK                                      0x3
#define MT6353_RG_VPA_CSL_SHIFT                                     8
#define MT6353_RG_VPA_SLP_MASK                                      0x3
#define MT6353_RG_VPA_SLP_SHIFT                                     10
#define MT6353_RG_VPA_ZX_OS_TRIM_MASK                               0x3F
#define MT6353_RG_VPA_ZX_OS_TRIM_SHIFT                              0
#define MT6353_RG_VPA_ZX_OS_MASK                                    0x3
#define MT6353_RG_VPA_ZX_OS_SHIFT                                   6
#define MT6353_RG_VPA_HZP_MASK                                      0x1
#define MT6353_RG_VPA_HZP_SHIFT                                     8
#define MT6353_RG_VPA_BWEX_GAT_MASK                                 0x1
#define MT6353_RG_VPA_BWEX_GAT_SHIFT                                9
#define MT6353_RG_VPA_MODESET_MASK                                  0x1
#define MT6353_RG_VPA_MODESET_SHIFT                                 10
#define MT6353_RG_VPA_SLEW_MASK                                     0x3
#define MT6353_RG_VPA_SLEW_SHIFT                                    11
#define MT6353_RG_VPA_SLEW_NMOS_MASK                                0x3
#define MT6353_RG_VPA_SLEW_NMOS_SHIFT                               13
#define MT6353_RG_VPA_NDIS_EN_MASK                                  0x1
#define MT6353_RG_VPA_NDIS_EN_SHIFT                                 15
#define MT6353_RG_VPA_MIN_ON_MASK                                   0x3
#define MT6353_RG_VPA_MIN_ON_SHIFT                                  0
#define MT6353_RG_VPA_VBAT_DEL_MASK                                 0x3
#define MT6353_RG_VPA_VBAT_DEL_SHIFT                                2
#define MT6353_RG_VPA_RSV1_MASK                                     0xFF
#define MT6353_RG_VPA_RSV1_SHIFT                                    5
#define MT6353_RG_VPA_RSV2_MASK                                     0xFF
#define MT6353_RG_VPA_RSV2_SHIFT                                    0
#define MT6353_RGS_VPA_ZX_STATUS_MASK                               0x1
#define MT6353_RGS_VPA_ZX_STATUS_SHIFT                              8
#define MT6353_RG_VCORE_MIN_OFF_MASK                                0x3
#define MT6353_RG_VCORE_MIN_OFF_SHIFT                               0
#define MT6353_RG_VCORE_VRF18_SSTART_EN_MASK                        0x1
#define MT6353_RG_VCORE_VRF18_SSTART_EN_SHIFT                       2
#define MT6353_RG_VCORE_1P35UP_SEL_EN_MASK                          0x1
#define MT6353_RG_VCORE_1P35UP_SEL_EN_SHIFT                         3
#define MT6353_RG_VCORE_RZSEL_MASK                                  0x7
#define MT6353_RG_VCORE_RZSEL_SHIFT                                 4
#define MT6353_RG_VCORE_CSR_MASK                                    0x7
#define MT6353_RG_VCORE_CSR_SHIFT                                   7
#define MT6353_RG_VCORE_CSL_MASK                                    0xF
#define MT6353_RG_VCORE_CSL_SHIFT                                   10
#define MT6353_RG_VCORE_SLP_MASK                                    0x7
#define MT6353_RG_VCORE_SLP_SHIFT                                   0
#define MT6353_RG_VCORE_ZX_OS_MASK                                  0x3
#define MT6353_RG_VCORE_ZX_OS_SHIFT                                 3
#define MT6353_RG_VCORE_ZXOS_TRIM_MASK                              0x3F
#define MT6353_RG_VCORE_ZXOS_TRIM_SHIFT                             5
#define MT6353_RG_VCORE_MODESET_MASK                                0x1
#define MT6353_RG_VCORE_MODESET_SHIFT                               11
#define MT6353_RG_VCORE_NDIS_EN_MASK                                0x1
#define MT6353_RG_VCORE_NDIS_EN_SHIFT                               12
#define MT6353_RG_VCORE_CSM_N_MASK                                  0x3F
#define MT6353_RG_VCORE_CSM_N_SHIFT                                 0
#define MT6353_RG_VCORE_CSM_P_MASK                                  0x3F
#define MT6353_RG_VCORE_CSM_P_SHIFT                                 6
#define MT6353_RG_VCORE_RSV_MASK                                    0xFF
#define MT6353_RG_VCORE_RSV_SHIFT                                   0
#define MT6353_RG_VCORE_PFM_RIP_MASK                                0x7
#define MT6353_RG_VCORE_PFM_RIP_SHIFT                               8
#define MT6353_RG_VCORE_DTS_ENB_MASK                                0x1
#define MT6353_RG_VCORE_DTS_ENB_SHIFT                               11
#define MT6353_RG_VCORE_AUTO_MODE_MASK                              0x1
#define MT6353_RG_VCORE_AUTO_MODE_SHIFT                             12
#define MT6353_RG_VCORE_PWM_TRIG_MASK                               0x1
#define MT6353_RG_VCORE_PWM_TRIG_SHIFT                              13
#define MT6353_RG_VCORE_TRAN_BST_MASK                               0x3F
#define MT6353_RG_VCORE_TRAN_BST_SHIFT                              0
#define MT6353_RGS_VCORE_ENPWM_STATUS_MASK                          0x1
#define MT6353_RGS_VCORE_ENPWM_STATUS_SHIFT                         6
#define MT6353_RG_VPROC_MIN_OFF_MASK                                0x3
#define MT6353_RG_VPROC_MIN_OFF_SHIFT                               0
#define MT6353_RG_VPROC_VRF18_SSTART_EN_MASK                        0x1
#define MT6353_RG_VPROC_VRF18_SSTART_EN_SHIFT                       2
#define MT6353_RG_VPROC_1P35UP_SEL_EN_MASK                          0x1
#define MT6353_RG_VPROC_1P35UP_SEL_EN_SHIFT                         3
#define MT6353_RG_VPROC_RZSEL_MASK                                  0x7
#define MT6353_RG_VPROC_RZSEL_SHIFT                                 4
#define MT6353_RG_VPROC_CSR_MASK                                    0x7
#define MT6353_RG_VPROC_CSR_SHIFT                                   7
#define MT6353_RG_VPROC_CSL_MASK                                    0xF
#define MT6353_RG_VPROC_CSL_SHIFT                                   10
#define MT6353_RG_VPROC_SLP_MASK                                    0x7
#define MT6353_RG_VPROC_SLP_SHIFT                                   0
#define MT6353_RG_VPROC_ZX_OS_MASK                                  0x3
#define MT6353_RG_VPROC_ZX_OS_SHIFT                                 3
#define MT6353_RG_VPROC_ZXOS_TRIM_MASK                              0x3F
#define MT6353_RG_VPROC_ZXOS_TRIM_SHIFT                             5
#define MT6353_RG_VPROC_MODESET_MASK                                0x1
#define MT6353_RG_VPROC_MODESET_SHIFT                               11
#define MT6353_RG_VPROC_NDIS_EN_MASK                                0x1
#define MT6353_RG_VPROC_NDIS_EN_SHIFT                               12
#define MT6353_RG_VPROC_CSM_N_MASK                                  0x3F
#define MT6353_RG_VPROC_CSM_N_SHIFT                                 0
#define MT6353_RG_VPROC_CSM_P_MASK                                  0x3F
#define MT6353_RG_VPROC_CSM_P_SHIFT                                 6
#define MT6353_RG_VPROC_RSV_MASK                                    0xFF
#define MT6353_RG_VPROC_RSV_SHIFT                                   0
#define MT6353_RG_VPROC_PFM_RIP_MASK                                0x7
#define MT6353_RG_VPROC_PFM_RIP_SHIFT                               8
#define MT6353_RG_VPROC_DTS_ENB_MASK                                0x1
#define MT6353_RG_VPROC_DTS_ENB_SHIFT                               11
#define MT6353_RG_VPROC_BW_EXTEND_MASK                              0x1
#define MT6353_RG_VPROC_BW_EXTEND_SHIFT                             12
#define MT6353_RG_VPROC_PWM_TRIG_MASK                               0x1
#define MT6353_RG_VPROC_PWM_TRIG_SHIFT                              13
#define MT6353_RG_VPROC_TRAN_BST_MASK                               0x3F
#define MT6353_RG_VPROC_TRAN_BST_SHIFT                              0
#define MT6353_RGS_VPROC_ENPWM_STATUS_MASK                          0x1
#define MT6353_RGS_VPROC_ENPWM_STATUS_SHIFT                         6
#define MT6353_RG_VS1_MIN_OFF_MASK                                  0x3
#define MT6353_RG_VS1_MIN_OFF_SHIFT                                 0
#define MT6353_RG_VS1_NVT_BUFF_OFF_EN_MASK                          0x1
#define MT6353_RG_VS1_NVT_BUFF_OFF_EN_SHIFT                         2
#define MT6353_RG_VS1_VRF18_SSTART_EN_MASK                          0x1
#define MT6353_RG_VS1_VRF18_SSTART_EN_SHIFT                         3
#define MT6353_RG_VS1_1P35UP_SEL_EN_MASK                            0x1
#define MT6353_RG_VS1_1P35UP_SEL_EN_SHIFT                           4
#define MT6353_RG_VS1_RZSEL_MASK                                    0x7
#define MT6353_RG_VS1_RZSEL_SHIFT                                   5
#define MT6353_RG_VS1_CSR_MASK                                      0x7
#define MT6353_RG_VS1_CSR_SHIFT                                     8
#define MT6353_RG_VS1_CSL_MASK                                      0xF
#define MT6353_RG_VS1_CSL_SHIFT                                     11
#define MT6353_RG_VS1_SLP_MASK                                      0x7
#define MT6353_RG_VS1_SLP_SHIFT                                     0
#define MT6353_RG_VS1_ZX_OS_MASK                                    0x3
#define MT6353_RG_VS1_ZX_OS_SHIFT                                   3
#define MT6353_RG_VS1_NDIS_EN_MASK                                  0x1
#define MT6353_RG_VS1_NDIS_EN_SHIFT                                 5
#define MT6353_RG_VS1_CSM_N_MASK                                    0x3F
#define MT6353_RG_VS1_CSM_N_SHIFT                                   6
#define MT6353_RG_VS1_CSM_P_MASK                                    0x3F
#define MT6353_RG_VS1_CSM_P_SHIFT                                   0
#define MT6353_RG_VS1_RSV_MASK                                      0xFF
#define MT6353_RG_VS1_RSV_SHIFT                                     6
#define MT6353_RG_VS1_ZXOS_TRIM_MASK                                0x3F
#define MT6353_RG_VS1_ZXOS_TRIM_SHIFT                               0
#define MT6353_RG_VS1_MODESET_MASK                                  0x1
#define MT6353_RG_VS1_MODESET_SHIFT                                 6
#define MT6353_RG_VS1_PFM_RIP_MASK                                  0x7
#define MT6353_RG_VS1_PFM_RIP_SHIFT                                 7
#define MT6353_RG_VS1_TRAN_BST_MASK                                 0x3F
#define MT6353_RG_VS1_TRAN_BST_SHIFT                                10
#define MT6353_RG_VS1_DTS_ENB_MASK                                  0x1
#define MT6353_RG_VS1_DTS_ENB_SHIFT                                 0
#define MT6353_RG_VS1_AUTO_MODE_MASK                                0x1
#define MT6353_RG_VS1_AUTO_MODE_SHIFT                               1
#define MT6353_RG_VS1_PWM_TRIG_MASK                                 0x1
#define MT6353_RG_VS1_PWM_TRIG_SHIFT                                2
#define MT6353_RGS_VS1_ENPWM_STATUS_MASK                            0x1
#define MT6353_RGS_VS1_ENPWM_STATUS_SHIFT                           3
#define MT6353_DA_QI_VCORE_BURST_MASK                               0x7
#define MT6353_DA_QI_VCORE_BURST_SHIFT                              0
#define MT6353_DA_QI_VCORE2_BURST_MASK                              0x7
#define MT6353_DA_QI_VCORE2_BURST_SHIFT                             4
#define MT6353_DA_QI_VS1_BURST_MASK                                 0x7
#define MT6353_DA_QI_VS1_BURST_SHIFT                                8
#define MT6353_DA_QI_VPROC_BURST_MASK                               0x7
#define MT6353_DA_QI_VPROC_BURST_SHIFT                              11
#define MT6353_DA_QI_VCORE_DLC_MASK                                 0x3
#define MT6353_DA_QI_VCORE_DLC_SHIFT                                0
#define MT6353_DA_QI_VCORE_DLC_N_MASK                               0x3
#define MT6353_DA_QI_VCORE_DLC_N_SHIFT                              2
#define MT6353_DA_QI_VCORE2_DLC_MASK                                0x3
#define MT6353_DA_QI_VCORE2_DLC_SHIFT                               4
#define MT6353_DA_QI_VCORE2_DLC_N_MASK                              0x3
#define MT6353_DA_QI_VCORE2_DLC_N_SHIFT                             6
#define MT6353_DA_QI_VS1_DLC_MASK                                   0x3
#define MT6353_DA_QI_VS1_DLC_SHIFT                                  8
#define MT6353_DA_QI_VS1_DLC_N_MASK                                 0x3
#define MT6353_DA_QI_VS1_DLC_N_SHIFT                                10
#define MT6353_DA_QI_VPROC_DLC_MASK                                 0x3
#define MT6353_DA_QI_VPROC_DLC_SHIFT                                12
#define MT6353_DA_QI_VPROC_DLC_N_MASK                               0x3
#define MT6353_DA_QI_VPROC_DLC_N_SHIFT                              14
#define MT6353_RG_VCORE2_MIN_OFF_MASK                               0x3
#define MT6353_RG_VCORE2_MIN_OFF_SHIFT                              0
#define MT6353_RG_VCORE2_VRF18_SSTART_EN_MASK                       0x1
#define MT6353_RG_VCORE2_VRF18_SSTART_EN_SHIFT                      2
#define MT6353_RG_VCORE2_1P35UP_SEL_EN_MASK                         0x1
#define MT6353_RG_VCORE2_1P35UP_SEL_EN_SHIFT                        3
#define MT6353_RG_VCORE2_RZSEL_MASK                                 0x7
#define MT6353_RG_VCORE2_RZSEL_SHIFT                                4
#define MT6353_RG_VCORE2_CSR_MASK                                   0x7
#define MT6353_RG_VCORE2_CSR_SHIFT                                  7
#define MT6353_RG_VCORE2_CSL_MASK                                   0xF
#define MT6353_RG_VCORE2_CSL_SHIFT                                  10
#define MT6353_RG_VCORE2_SLP_MASK                                   0x7
#define MT6353_RG_VCORE2_SLP_SHIFT                                  0
#define MT6353_RG_VCORE2_ZX_OS_MASK                                 0x3
#define MT6353_RG_VCORE2_ZX_OS_SHIFT                                3
#define MT6353_RG_VCORE2_ZXOS_TRIM_MASK                             0x3F
#define MT6353_RG_VCORE2_ZXOS_TRIM_SHIFT                            5
#define MT6353_RG_VCORE2_MODESET_MASK                               0x1
#define MT6353_RG_VCORE2_MODESET_SHIFT                              11
#define MT6353_RG_VCORE2_NDIS_EN_MASK                               0x1
#define MT6353_RG_VCORE2_NDIS_EN_SHIFT                              12
#define MT6353_RG_VCORE2_CSM_N_MASK                                 0x3F
#define MT6353_RG_VCORE2_CSM_N_SHIFT                                0
#define MT6353_RG_VCORE2_CSM_P_MASK                                 0x3F
#define MT6353_RG_VCORE2_CSM_P_SHIFT                                6
#define MT6353_RG_VCORE2_RSV_MASK                                   0xFF
#define MT6353_RG_VCORE2_RSV_SHIFT                                  0
#define MT6353_RG_VCORE2_PFM_RIP_MASK                               0x7
#define MT6353_RG_VCORE2_PFM_RIP_SHIFT                              8
#define MT6353_RG_VCORE2_DTS_ENB_MASK                               0x1
#define MT6353_RG_VCORE2_DTS_ENB_SHIFT                              11
#define MT6353_RG_VCORE2_AUTO_MODE_MASK                             0x1
#define MT6353_RG_VCORE2_AUTO_MODE_SHIFT                            12
#define MT6353_RG_VCORE2_PWM_TRIG_MASK                              0x1
#define MT6353_RG_VCORE2_PWM_TRIG_SHIFT                             13
#define MT6353_RG_VCORE2_TRAN_BST_MASK                              0x3F
#define MT6353_RG_VCORE2_TRAN_BST_SHIFT                             0
#define MT6353_RGS_VCORE2_ENPWM_STATUS_MASK                         0x1
#define MT6353_RGS_VCORE2_ENPWM_STATUS_SHIFT                        6
#define MT6353_BUCK_VPROC_EN_CTRL_MASK                              0x1
#define MT6353_BUCK_VPROC_EN_CTRL_SHIFT                             0
#define MT6353_BUCK_VPROC_VOSEL_CTRL_MASK                           0x1
#define MT6353_BUCK_VPROC_VOSEL_CTRL_SHIFT                          1
#define MT6353_BUCK_VPROC_EN_SEL_MASK                               0x7
#define MT6353_BUCK_VPROC_EN_SEL_SHIFT                              0
#define MT6353_BUCK_VPROC_VOSEL_SEL_MASK                            0x7
#define MT6353_BUCK_VPROC_VOSEL_SEL_SHIFT                           3
#define MT6353_BUCK_VPROC_EN_MASK                                   0x1
#define MT6353_BUCK_VPROC_EN_SHIFT                                  0
#define MT6353_BUCK_VPROC_STBTD_MASK                                0x3
#define MT6353_BUCK_VPROC_STBTD_SHIFT                               4
#define MT6353_DA_VPROC_STB_MASK                                    0x1
#define MT6353_DA_VPROC_STB_SHIFT                                   12
#define MT6353_DA_QI_VPROC_EN_MASK                                  0x1
#define MT6353_DA_QI_VPROC_EN_SHIFT                                 13
#define MT6353_BUCK_VPROC_SFCHG_FRATE_MASK                          0x7F
#define MT6353_BUCK_VPROC_SFCHG_FRATE_SHIFT                         0
#define MT6353_BUCK_VPROC_SFCHG_FEN_MASK                            0x1
#define MT6353_BUCK_VPROC_SFCHG_FEN_SHIFT                           7
#define MT6353_BUCK_VPROC_SFCHG_RRATE_MASK                          0x7F
#define MT6353_BUCK_VPROC_SFCHG_RRATE_SHIFT                         8
#define MT6353_BUCK_VPROC_SFCHG_REN_MASK                            0x1
#define MT6353_BUCK_VPROC_SFCHG_REN_SHIFT                           15
#define MT6353_DA_NI_VPROC_VOSEL_MASK                               0x7F
#define MT6353_DA_NI_VPROC_VOSEL_SHIFT                              0
#define MT6353_BUCK_VPROC_VOSEL_MASK                                0x7F
#define MT6353_BUCK_VPROC_VOSEL_SHIFT                               0
#define MT6353_BUCK_VPROC_VOSEL_ON_MASK                             0x7F
#define MT6353_BUCK_VPROC_VOSEL_ON_SHIFT                            0
#define MT6353_BUCK_VPROC_VOSEL_SLEEP_MASK                          0x7F
#define MT6353_BUCK_VPROC_VOSEL_SLEEP_SHIFT                         0
#define MT6353_BUCK_VPROC_TRANS_TD_MASK                             0x3
#define MT6353_BUCK_VPROC_TRANS_TD_SHIFT                            0
#define MT6353_BUCK_VPROC_TRANS_CTRL_MASK                           0x3
#define MT6353_BUCK_VPROC_TRANS_CTRL_SHIFT                          4
#define MT6353_BUCK_VPROC_TRANS_ONCE_MASK                           0x1
#define MT6353_BUCK_VPROC_TRANS_ONCE_SHIFT                          6
#define MT6353_DA_QI_VPROC_DVS_EN_MASK                              0x1
#define MT6353_DA_QI_VPROC_DVS_EN_SHIFT                             7
#define MT6353_BUCK_VPROC_VSLEEP_EN_MASK                            0x1
#define MT6353_BUCK_VPROC_VSLEEP_EN_SHIFT                           8
#define MT6353_BUCK_VPROC_R2R_PDN_MASK                              0x1
#define MT6353_BUCK_VPROC_R2R_PDN_SHIFT                             10
#define MT6353_BUCK_VPROC_VSLEEP_SEL_MASK                           0x1
#define MT6353_BUCK_VPROC_VSLEEP_SEL_SHIFT                          11
#define MT6353_DA_NI_VPROC_R2R_PDN_MASK                             0x1
#define MT6353_DA_NI_VPROC_R2R_PDN_SHIFT                            14
#define MT6353_DA_NI_VPROC_VSLEEP_SEL_MASK                          0x1
#define MT6353_DA_NI_VPROC_VSLEEP_SEL_SHIFT                         15
#define MT6353_BUCK_VS1_EN_CTRL_MASK                                0x1
#define MT6353_BUCK_VS1_EN_CTRL_SHIFT                               0
#define MT6353_BUCK_VS1_VOSEL_CTRL_MASK                             0x1
#define MT6353_BUCK_VS1_VOSEL_CTRL_SHIFT                            1
#define MT6353_BUCK_VS1_VOSEL_CTRL_0_MASK                           0x1
#define MT6353_BUCK_VS1_VOSEL_CTRL_0_SHIFT                          2
#define MT6353_BUCK_VS1_VOSEL_CTRL_1_MASK                           0x1
#define MT6353_BUCK_VS1_VOSEL_CTRL_1_SHIFT                          3
#define MT6353_BUCK_VS1_VOSEL_CTRL_2_MASK                           0x1
#define MT6353_BUCK_VS1_VOSEL_CTRL_2_SHIFT                          4
#define MT6353_BUCK_VS1_MODESET_0_MASK                              0x1
#define MT6353_BUCK_VS1_MODESET_0_SHIFT                             5
#define MT6353_BUCK_VS1_MODESET_1_MASK                              0x1
#define MT6353_BUCK_VS1_MODESET_1_SHIFT                             6
#define MT6353_BUCK_VS1_MODESET_2_MASK                              0x1
#define MT6353_BUCK_VS1_MODESET_2_SHIFT                             7
#define MT6353_DA_VS1_MODESET_MASK                                  0x1
#define MT6353_DA_VS1_MODESET_SHIFT                                 8
#define MT6353_BUCK_VS1_VOSEL_CTRL_INV_MASK                         0x1
#define MT6353_BUCK_VS1_VOSEL_CTRL_INV_SHIFT                        9
#define MT6353_BUCK_VS1_HWM_CON0_SET_MASK                           0xFFFF
#define MT6353_BUCK_VS1_HWM_CON0_SET_SHIFT                          0
#define MT6353_BUCK_VS1_HWM_CON0_CLR_MASK                           0xFFFF
#define MT6353_BUCK_VS1_HWM_CON0_CLR_SHIFT                          0
#define MT6353_BUCK_VS1_EN_SEL_MASK                                 0x7
#define MT6353_BUCK_VS1_EN_SEL_SHIFT                                0
#define MT6353_BUCK_VS1_VOSEL_SEL_MASK                              0x7
#define MT6353_BUCK_VS1_VOSEL_SEL_SHIFT                             3
#define MT6353_BUCK_VS1_EN_MASK                                     0x1
#define MT6353_BUCK_VS1_EN_SHIFT                                    0
#define MT6353_BUCK_VS1_STBTD_MASK                                  0x3
#define MT6353_BUCK_VS1_STBTD_SHIFT                                 4
#define MT6353_DA_VS1_STB_MASK                                      0x1
#define MT6353_DA_VS1_STB_SHIFT                                     12
#define MT6353_DA_QI_VS1_EN_MASK                                    0x1
#define MT6353_DA_QI_VS1_EN_SHIFT                                   13
#define MT6353_BUCK_VS1_SFCHG_FRATE_MASK                            0x7F
#define MT6353_BUCK_VS1_SFCHG_FRATE_SHIFT                           0
#define MT6353_BUCK_VS1_SFCHG_FEN_MASK                              0x1
#define MT6353_BUCK_VS1_SFCHG_FEN_SHIFT                             7
#define MT6353_BUCK_VS1_SFCHG_RRATE_MASK                            0x7F
#define MT6353_BUCK_VS1_SFCHG_RRATE_SHIFT                           8
#define MT6353_BUCK_VS1_SFCHG_REN_MASK                              0x1
#define MT6353_BUCK_VS1_SFCHG_REN_SHIFT                             15
#define MT6353_DA_NI_VS1_VOSEL_MASK                                 0x7F
#define MT6353_DA_NI_VS1_VOSEL_SHIFT                                0
#define MT6353_BUCK_VS1_VOSEL_MASK                                  0x7F
#define MT6353_BUCK_VS1_VOSEL_SHIFT                                 0
#define MT6353_BUCK_VS1_VOSEL_ON_MASK                               0x7F
#define MT6353_BUCK_VS1_VOSEL_ON_SHIFT                              0
#define MT6353_BUCK_VS1_VOSEL_SLEEP_MASK                            0x7F
#define MT6353_BUCK_VS1_VOSEL_SLEEP_SHIFT                           0
#define MT6353_BUCK_VS1_TRANS_TD_MASK                               0x3
#define MT6353_BUCK_VS1_TRANS_TD_SHIFT                              0
#define MT6353_BUCK_VS1_TRANS_CTRL_MASK                             0x3
#define MT6353_BUCK_VS1_TRANS_CTRL_SHIFT                            4
#define MT6353_BUCK_VS1_TRANS_ONCE_MASK                             0x1
#define MT6353_BUCK_VS1_TRANS_ONCE_SHIFT                            6
#define MT6353_DA_QI_VS1_DVS_EN_MASK                                0x1
#define MT6353_DA_QI_VS1_DVS_EN_SHIFT                               7
#define MT6353_BUCK_VS1_VSLEEP_EN_MASK                              0x1
#define MT6353_BUCK_VS1_VSLEEP_EN_SHIFT                             8
#define MT6353_BUCK_VS1_R2R_PDN_MASK                                0x1
#define MT6353_BUCK_VS1_R2R_PDN_SHIFT                               10
#define MT6353_BUCK_VS1_VSLEEP_SEL_MASK                             0x1
#define MT6353_BUCK_VS1_VSLEEP_SEL_SHIFT                            11
#define MT6353_DA_NI_VS1_R2R_PDN_MASK                               0x1
#define MT6353_DA_NI_VS1_R2R_PDN_SHIFT                              14
#define MT6353_DA_NI_VS1_VSLEEP_SEL_MASK                            0x1
#define MT6353_DA_NI_VS1_VSLEEP_SEL_SHIFT                           15
#define MT6353_BUCK_VCORE_EN_CTRL_MASK                              0x1
#define MT6353_BUCK_VCORE_EN_CTRL_SHIFT                             0
#define MT6353_BUCK_VCORE_VOSEL_CTRL_MASK                           0x1
#define MT6353_BUCK_VCORE_VOSEL_CTRL_SHIFT                          1
#define MT6353_BUCK_VCORE_EN_SEL_MASK                               0x7
#define MT6353_BUCK_VCORE_EN_SEL_SHIFT                              0
#define MT6353_BUCK_VCORE_VOSEL_SEL_MASK                            0x7
#define MT6353_BUCK_VCORE_VOSEL_SEL_SHIFT                           3
#define MT6353_BUCK_VCORE_EN_MASK                                   0x1
#define MT6353_BUCK_VCORE_EN_SHIFT                                  0
#define MT6353_BUCK_VCORE_STBTD_MASK                                0x3
#define MT6353_BUCK_VCORE_STBTD_SHIFT                               4
#define MT6353_DA_VCORE_STB_MASK                                    0x1
#define MT6353_DA_VCORE_STB_SHIFT                                   12
#define MT6353_DA_QI_VCORE_EN_MASK                                  0x1
#define MT6353_DA_QI_VCORE_EN_SHIFT                                 13
#define MT6353_BUCK_VCORE_SFCHG_FRATE_MASK                          0x7F
#define MT6353_BUCK_VCORE_SFCHG_FRATE_SHIFT                         0
#define MT6353_BUCK_VCORE_SFCHG_FEN_MASK                            0x1
#define MT6353_BUCK_VCORE_SFCHG_FEN_SHIFT                           7
#define MT6353_BUCK_VCORE_SFCHG_RRATE_MASK                          0x7F
#define MT6353_BUCK_VCORE_SFCHG_RRATE_SHIFT                         8
#define MT6353_BUCK_VCORE_SFCHG_REN_MASK                            0x1
#define MT6353_BUCK_VCORE_SFCHG_REN_SHIFT                           15
#define MT6353_DA_NI_VCORE_VOSEL_MASK                               0x7F
#define MT6353_DA_NI_VCORE_VOSEL_SHIFT                              0
#define MT6353_BUCK_VCORE_VOSEL_MASK                                0x7F
#define MT6353_BUCK_VCORE_VOSEL_SHIFT                               0
#define MT6353_BUCK_VCORE_VOSEL_ON_MASK                             0x7F
#define MT6353_BUCK_VCORE_VOSEL_ON_SHIFT                            0
#define MT6353_BUCK_VCORE_VOSEL_SLEEP_MASK                          0x7F
#define MT6353_BUCK_VCORE_VOSEL_SLEEP_SHIFT                         0
#define MT6353_BUCK_VCORE_TRANS_TD_MASK                             0x3
#define MT6353_BUCK_VCORE_TRANS_TD_SHIFT                            0
#define MT6353_BUCK_VCORE_TRANS_CTRL_MASK                           0x3
#define MT6353_BUCK_VCORE_TRANS_CTRL_SHIFT                          4
#define MT6353_BUCK_VCORE_TRANS_ONCE_MASK                           0x1
#define MT6353_BUCK_VCORE_TRANS_ONCE_SHIFT                          6
#define MT6353_DA_QI_VCORE_DVS_EN_MASK                              0x1
#define MT6353_DA_QI_VCORE_DVS_EN_SHIFT                             7
#define MT6353_BUCK_VCORE_VSLEEP_EN_MASK                            0x1
#define MT6353_BUCK_VCORE_VSLEEP_EN_SHIFT                           8
#define MT6353_BUCK_VCORE_R2R_PDN_MASK                              0x1
#define MT6353_BUCK_VCORE_R2R_PDN_SHIFT                             10
#define MT6353_BUCK_VCORE_VSLEEP_SEL_MASK                           0x1
#define MT6353_BUCK_VCORE_VSLEEP_SEL_SHIFT                          11
#define MT6353_DA_NI_VCORE_R2R_PDN_MASK                             0x1
#define MT6353_DA_NI_VCORE_R2R_PDN_SHIFT                            14
#define MT6353_DA_NI_VCORE_VSLEEP_SEL_MASK                          0x1
#define MT6353_DA_NI_VCORE_VSLEEP_SEL_SHIFT                         15
#define MT6353_BUCK_VCORE2_EN_CTRL_MASK                             0x1
#define MT6353_BUCK_VCORE2_EN_CTRL_SHIFT                            0
#define MT6353_BUCK_VCORE2_VOSEL_CTRL_MASK                          0x1
#define MT6353_BUCK_VCORE2_VOSEL_CTRL_SHIFT                         1
#define MT6353_BUCK_VCORE2_EN_SEL_MASK                              0x7
#define MT6353_BUCK_VCORE2_EN_SEL_SHIFT                             0
#define MT6353_BUCK_VCORE2_VOSEL_SEL_MASK                           0x7
#define MT6353_BUCK_VCORE2_VOSEL_SEL_SHIFT                          3
#define MT6353_BUCK_VCORE2_EN_MASK                                  0x1
#define MT6353_BUCK_VCORE2_EN_SHIFT                                 0
#define MT6353_BUCK_VCORE2_STBTD_MASK                               0x3
#define MT6353_BUCK_VCORE2_STBTD_SHIFT                              4
#define MT6353_DA_VCORE2_STB_MASK                                   0x1
#define MT6353_DA_VCORE2_STB_SHIFT                                  12
#define MT6353_DA_QI_VCORE2_EN_MASK                                 0x1
#define MT6353_DA_QI_VCORE2_EN_SHIFT                                13
#define MT6353_BUCK_VCORE2_SFCHG_FRATE_MASK                         0x7F
#define MT6353_BUCK_VCORE2_SFCHG_FRATE_SHIFT                        0
#define MT6353_BUCK_VCORE2_SFCHG_FEN_MASK                           0x1
#define MT6353_BUCK_VCORE2_SFCHG_FEN_SHIFT                          7
#define MT6353_BUCK_VCORE2_SFCHG_RRATE_MASK                         0x7F
#define MT6353_BUCK_VCORE2_SFCHG_RRATE_SHIFT                        8
#define MT6353_BUCK_VCORE2_SFCHG_REN_MASK                           0x1
#define MT6353_BUCK_VCORE2_SFCHG_REN_SHIFT                          15
#define MT6353_DA_NI_VCORE2_VOSEL_MASK                              0x7F
#define MT6353_DA_NI_VCORE2_VOSEL_SHIFT                             0
#define MT6353_BUCK_VCORE2_VOSEL_MASK                               0x7F
#define MT6353_BUCK_VCORE2_VOSEL_SHIFT                              0
#define MT6353_BUCK_VCORE2_VOSEL_ON_MASK                            0x7F
#define MT6353_BUCK_VCORE2_VOSEL_ON_SHIFT                           0
#define MT6353_BUCK_VCORE2_VOSEL_SLEEP_MASK                         0x7F
#define MT6353_BUCK_VCORE2_VOSEL_SLEEP_SHIFT                        0
#define MT6353_BUCK_VCORE2_TRANS_TD_MASK                            0x3
#define MT6353_BUCK_VCORE2_TRANS_TD_SHIFT                           0
#define MT6353_BUCK_VCORE2_TRANS_CTRL_MASK                          0x3
#define MT6353_BUCK_VCORE2_TRANS_CTRL_SHIFT                         4
#define MT6353_BUCK_VCORE2_TRANS_ONCE_MASK                          0x1
#define MT6353_BUCK_VCORE2_TRANS_ONCE_SHIFT                         6
#define MT6353_DA_QI_VCORE2_DVS_EN_MASK                             0x1
#define MT6353_DA_QI_VCORE2_DVS_EN_SHIFT                            7
#define MT6353_BUCK_VCORE2_VSLEEP_EN_MASK                           0x1
#define MT6353_BUCK_VCORE2_VSLEEP_EN_SHIFT                          8
#define MT6353_BUCK_VCORE2_R2R_PDN_MASK                             0x1
#define MT6353_BUCK_VCORE2_R2R_PDN_SHIFT                            10
#define MT6353_BUCK_VCORE2_VSLEEP_SEL_MASK                          0x1
#define MT6353_BUCK_VCORE2_VSLEEP_SEL_SHIFT                         11
#define MT6353_DA_NI_VCORE2_R2R_PDN_MASK                            0x1
#define MT6353_DA_NI_VCORE2_R2R_PDN_SHIFT                           14
#define MT6353_DA_NI_VCORE2_VSLEEP_SEL_MASK                         0x1
#define MT6353_DA_NI_VCORE2_VSLEEP_SEL_SHIFT                        15
#define MT6353_BUCK_VPA_EN_MASK                                     0x1
#define MT6353_BUCK_VPA_EN_SHIFT                                    0
#define MT6353_BUCK_VPA_STBTD_MASK                                  0x3
#define MT6353_BUCK_VPA_STBTD_SHIFT                                 4
#define MT6353_DA_VPA_STB_MASK                                      0x1
#define MT6353_DA_VPA_STB_SHIFT                                     12
#define MT6353_DA_QI_VPA_EN_MASK                                    0x1
#define MT6353_DA_QI_VPA_EN_SHIFT                                   13
#define MT6353_BUCK_VPA_SFCHG_FRATE_MASK                            0x7F
#define MT6353_BUCK_VPA_SFCHG_FRATE_SHIFT                           0
#define MT6353_BUCK_VPA_SFCHG_FEN_MASK                              0x1
#define MT6353_BUCK_VPA_SFCHG_FEN_SHIFT                             7
#define MT6353_BUCK_VPA_SFCHG_RRATE_MASK                            0x7F
#define MT6353_BUCK_VPA_SFCHG_RRATE_SHIFT                           8
#define MT6353_BUCK_VPA_SFCHG_REN_MASK                              0x1
#define MT6353_BUCK_VPA_SFCHG_REN_SHIFT                             15
#define MT6353_DA_NI_VPA_VOSEL_MASK                                 0x3F
#define MT6353_DA_NI_VPA_VOSEL_SHIFT                                0
#define MT6353_BUCK_VPA_VOSEL_MASK                                  0x3F
#define MT6353_BUCK_VPA_VOSEL_SHIFT                                 0
#define MT6353_BUCK_VPA_TRANS_TD_MASK                               0x3
#define MT6353_BUCK_VPA_TRANS_TD_SHIFT                              0
#define MT6353_BUCK_VPA_TRANS_CTRL_MASK                             0x3
#define MT6353_BUCK_VPA_TRANS_CTRL_SHIFT                            4
#define MT6353_BUCK_VPA_TRANS_ONCE_MASK                             0x1
#define MT6353_BUCK_VPA_TRANS_ONCE_SHIFT                            6
#define MT6353_DA_NI_VPA_DVS_TRANST_MASK                            0x1
#define MT6353_DA_NI_VPA_DVS_TRANST_SHIFT                           7
#define MT6353_BUCK_VPA_DVS_BW_TD_MASK                              0x3
#define MT6353_BUCK_VPA_DVS_BW_TD_SHIFT                             8
#define MT6353_BUCK_VPA_DVS_BW_CTRL_MASK                            0x3
#define MT6353_BUCK_VPA_DVS_BW_CTRL_SHIFT                           12
#define MT6353_BUCK_VPA_DVS_BW_ONCE_MASK                            0x1
#define MT6353_BUCK_VPA_DVS_BW_ONCE_SHIFT                           14
#define MT6353_DA_NI_VPA_DVS_BW_MASK                                0x1
#define MT6353_DA_NI_VPA_DVS_BW_SHIFT                               15
#define MT6353_BUCK_K_RST_DONE_MASK                                 0x1
#define MT6353_BUCK_K_RST_DONE_SHIFT                                0
#define MT6353_BUCK_K_MAP_SEL_MASK                                  0x1
#define MT6353_BUCK_K_MAP_SEL_SHIFT                                 1
#define MT6353_BUCK_K_ONCE_EN_MASK                                  0x1
#define MT6353_BUCK_K_ONCE_EN_SHIFT                                 2
#define MT6353_BUCK_K_ONCE_MASK                                     0x1
#define MT6353_BUCK_K_ONCE_SHIFT                                    3
#define MT6353_BUCK_K_START_MANUAL_MASK                             0x1
#define MT6353_BUCK_K_START_MANUAL_SHIFT                            4
#define MT6353_BUCK_K_SRC_SEL_MASK                                  0x1
#define MT6353_BUCK_K_SRC_SEL_SHIFT                                 5
#define MT6353_BUCK_K_AUTO_EN_MASK                                  0x1
#define MT6353_BUCK_K_AUTO_EN_SHIFT                                 6
#define MT6353_BUCK_K_INV_MASK                                      0x1
#define MT6353_BUCK_K_INV_SHIFT                                     7
#define MT6353_BUCK_K_CONTROL_SMPS_MASK                             0x3F
#define MT6353_BUCK_K_CONTROL_SMPS_SHIFT                            8
#define MT6353_K_RESULT_MASK                                        0x1
#define MT6353_K_RESULT_SHIFT                                       0
#define MT6353_K_DONE_MASK                                          0x1
#define MT6353_K_DONE_SHIFT                                         1
#define MT6353_K_CONTROL_MASK                                       0x3F
#define MT6353_K_CONTROL_SHIFT                                      2
#define MT6353_DA_QI_SMPS_OSC_CAL_MASK                              0x3F
#define MT6353_DA_QI_SMPS_OSC_CAL_SHIFT                             8
#define MT6353_BUCK_K_BUCK_CK_CNT_MASK                              0x3FF
#define MT6353_BUCK_K_BUCK_CK_CNT_SHIFT                             0
#define MT6353_WDTDBG_CLR_MASK                                      0x1
#define MT6353_WDTDBG_CLR_SHIFT                                     0
#define MT6353_WDTDBG_CON0_RSV0_MASK                                0x1
#define MT6353_WDTDBG_CON0_RSV0_SHIFT                               1
#define MT6353_VPROC_VOSEL_WDTDBG_MASK                              0x7F
#define MT6353_VPROC_VOSEL_WDTDBG_SHIFT                             0
#define MT6353_VCORE_VOSEL_WDTDBG_MASK                              0x7F
#define MT6353_VCORE_VOSEL_WDTDBG_SHIFT                             8
#define MT6353_VPA_VOSEL_WDTDBG_MASK                                0x3F
#define MT6353_VPA_VOSEL_WDTDBG_SHIFT                               0
#define MT6353_VS1_VOSEL_WDTDBG_MASK                                0x7F
#define MT6353_VS1_VOSEL_WDTDBG_SHIFT                               8
#define MT6353_VSRAM_PROC_VOSEL_WDTDBG_MASK                         0x7F
#define MT6353_VSRAM_PROC_VOSEL_WDTDBG_SHIFT                        0
#define MT6353_RG_AUDZCDENABLE_MASK                                 0x1
#define MT6353_RG_AUDZCDENABLE_SHIFT                                0
#define MT6353_RG_AUDZCDGAINSTEPTIME_MASK                           0x7
#define MT6353_RG_AUDZCDGAINSTEPTIME_SHIFT                          1
#define MT6353_RG_AUDZCDGAINSTEPSIZE_MASK                           0x3
#define MT6353_RG_AUDZCDGAINSTEPSIZE_SHIFT                          4
#define MT6353_RG_AUDZCDTIMEOUTMODESEL_MASK                         0x1
#define MT6353_RG_AUDZCDTIMEOUTMODESEL_SHIFT                        6
#define MT6353_RG_AUDZCDCLKSEL_VAUDP15_MASK                         0x1
#define MT6353_RG_AUDZCDCLKSEL_VAUDP15_SHIFT                        7
#define MT6353_RG_AUDZCDMUXSEL_VAUDP15_MASK                         0x7
#define MT6353_RG_AUDZCDMUXSEL_VAUDP15_SHIFT                        8
#define MT6353_RG_AUDLOLGAIN_MASK                                   0x1F
#define MT6353_RG_AUDLOLGAIN_SHIFT                                  0
#define MT6353_RG_AUDLORGAIN_MASK                                   0x1F
#define MT6353_RG_AUDLORGAIN_SHIFT                                  7
#define MT6353_RG_AUDHPLGAIN_MASK                                   0x1F
#define MT6353_RG_AUDHPLGAIN_SHIFT                                  0
#define MT6353_RG_AUDHPRGAIN_MASK                                   0x1F
#define MT6353_RG_AUDHPRGAIN_SHIFT                                  7
#define MT6353_RG_AUDHSGAIN_MASK                                    0x1F
#define MT6353_RG_AUDHSGAIN_SHIFT                                   0
#define MT6353_RG_AUDIVLGAIN_MASK                                   0x7
#define MT6353_RG_AUDIVLGAIN_SHIFT                                  0
#define MT6353_RG_AUDIVRGAIN_MASK                                   0x7
#define MT6353_RG_AUDIVRGAIN_SHIFT                                  8
#define MT6353_RG_AUDINTGAIN1_MASK                                  0x3F
#define MT6353_RG_AUDINTGAIN1_SHIFT                                 0
#define MT6353_RG_AUDINTGAIN2_MASK                                  0x3F
#define MT6353_RG_AUDINTGAIN2_SHIFT                                 8
#define MT6353_LDO_LDO_RSV1_MASK                                    0x3FF
#define MT6353_LDO_LDO_RSV1_SHIFT                                   0
#define MT6353_LDO_LDO_RSV0_MASK                                    0x3F
#define MT6353_LDO_LDO_RSV0_SHIFT                                   10
#define MT6353_LDO_LDO_RSV1_RO_MASK                                 0xFF
#define MT6353_LDO_LDO_RSV1_RO_SHIFT                                0
#define MT6353_LDO_LDO_RSV2_MASK                                    0xFF
#define MT6353_LDO_LDO_RSV2_SHIFT                                   8
#define MT6353_LDO_VAUX18_AUXADC_PWDB_EN_MASK                       0x1
#define MT6353_LDO_VAUX18_AUXADC_PWDB_EN_SHIFT                      0
#define MT6353_LDO_VIBR_THER_SDN_EN_MASK                            0x1
#define MT6353_LDO_VIBR_THER_SDN_EN_SHIFT                           1
#define MT6353_LDO_TOP_CON0_RSV_MASK                                0x3FFF
#define MT6353_LDO_TOP_CON0_RSV_SHIFT                               2
#define MT6353_LDO_VTCXO24_SWITCH_MASK                              0x1
#define MT6353_LDO_VTCXO24_SWITCH_SHIFT                             4
#define MT6353_LDO_VXO22_SWITCH_MASK                                0x1
#define MT6353_LDO_VXO22_SWITCH_SHIFT                               4
#define MT6353_LDO_DEGTD_SEL_MASK                                   0x1
#define MT6353_LDO_DEGTD_SEL_SHIFT                                  0
#define MT6353_LDO_VRTC_EN_MASK                                     0x1
#define MT6353_LDO_VRTC_EN_SHIFT                                    1
#define MT6353_DA_QI_VRTC_EN_MASK                                   0x1
#define MT6353_DA_QI_VRTC_EN_SHIFT                                  15
#define MT6353_LDO_VCN33_EN_BT_MASK                                 0x1
#define MT6353_LDO_VCN33_EN_BT_SHIFT                                1
#define MT6353_LDO_VCN33_EN_CTRL_BT_MASK                            0x1
#define MT6353_LDO_VCN33_EN_CTRL_BT_SHIFT                           3
#define MT6353_LDO_VCN33_EN_SEL_BT_MASK                             0x7
#define MT6353_LDO_VCN33_EN_SEL_BT_SHIFT                            11
#define MT6353_LDO_VCN33_EN_WIFI_MASK                               0x1
#define MT6353_LDO_VCN33_EN_WIFI_SHIFT                              1
#define MT6353_LDO_VCN33_EN_CTRL_WIFI_MASK                          0x1
#define MT6353_LDO_VCN33_EN_CTRL_WIFI_SHIFT                         3
#define MT6353_LDO_VCN33_EN_SEL_WIFI_MASK                           0x7
#define MT6353_LDO_VCN33_EN_SEL_WIFI_SHIFT                          11
#define MT6353_LDO_VCN33_LP_MODE_MASK                               0x1
#define MT6353_LDO_VCN33_LP_MODE_SHIFT                              0
#define MT6353_LDO_VCN33_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VCN33_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VCN33_LP_SEL_MASK                                0x7
#define MT6353_LDO_VCN33_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VCN33_MODE_MASK                                0x1
#define MT6353_DA_QI_VCN33_MODE_SHIFT                               8
#define MT6353_LDO_VCN33_STBTD_MASK                                 0x1
#define MT6353_LDO_VCN33_STBTD_SHIFT                                9
#define MT6353_DA_QI_VCN33_STB_MASK                                 0x1
#define MT6353_DA_QI_VCN33_STB_SHIFT                                14
#define MT6353_DA_QI_VCN33_EN_MASK                                  0x1
#define MT6353_DA_QI_VCN33_EN_SHIFT                                 15
#define MT6353_LDO_VCN33_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VCN33_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VCN33_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VCN33_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VLDO28_EN_0_MASK                                 0x1
#define MT6353_LDO_VLDO28_EN_0_SHIFT                                1
#define MT6353_LDO_VLDO28_EN_1_MASK                                 0x1
#define MT6353_LDO_VLDO28_EN_1_SHIFT                                1
#define MT6353_LDO_VLDO28_LP_MODE_MASK                              0x1
#define MT6353_LDO_VLDO28_LP_MODE_SHIFT                             0
#define MT6353_LDO_VLDO28_LP_CTRL_MASK                              0x1
#define MT6353_LDO_VLDO28_LP_CTRL_SHIFT                             2
#define MT6353_LDO_VLDO28_LP_SEL_MASK                               0x7
#define MT6353_LDO_VLDO28_LP_SEL_SHIFT                              5
#define MT6353_DA_QI_VLDO28_MODE_MASK                               0x1
#define MT6353_DA_QI_VLDO28_MODE_SHIFT                              8
#define MT6353_LDO_VLDO28_STBTD_MASK                                0x1
#define MT6353_LDO_VLDO28_STBTD_SHIFT                               9
#define MT6353_DA_QI_VLDO28_STB_MASK                                0x1
#define MT6353_DA_QI_VLDO28_STB_SHIFT                               14
#define MT6353_DA_QI_VLDO28_EN_MASK                                 0x1
#define MT6353_DA_QI_VLDO28_EN_SHIFT                                15
#define MT6353_LDO_VLDO28_OCFB_EN_MASK                              0x1
#define MT6353_LDO_VLDO28_OCFB_EN_SHIFT                             9
#define MT6353_DA_QI_VLDO28_OCFB_EN_MASK                            0x1
#define MT6353_DA_QI_VLDO28_OCFB_EN_SHIFT                           10
#define MT6353_LDO_VLDO28_FAST_TRAN_DL_EN_MASK                      0x1
#define MT6353_LDO_VLDO28_FAST_TRAN_DL_EN_SHIFT                     0
#define MT6353_LDO_VLDO28_FAST_TRAN_DL_CTRL_MASK                    0x1
#define MT6353_LDO_VLDO28_FAST_TRAN_DL_CTRL_SHIFT                   1
#define MT6353_LDO_VLDO28_FAST_TRAN_DL_SRCLKEN_SEL_MASK             0x7
#define MT6353_LDO_VLDO28_FAST_TRAN_DL_SRCLKEN_SEL_SHIFT            2
#define MT6353_DA_QI_VLDO28_FAST_TRAN_DL_EN_MASK                    0x1
#define MT6353_DA_QI_VLDO28_FAST_TRAN_DL_EN_SHIFT                   5
#define MT6353_LDO_VLDO28_FAST_TRAN_CL_EN_MASK                      0x1
#define MT6353_LDO_VLDO28_FAST_TRAN_CL_EN_SHIFT                     8
#define MT6353_LDO_VLDO28_FAST_TRAN_CL_CTRL_MASK                    0x1
#define MT6353_LDO_VLDO28_FAST_TRAN_CL_CTRL_SHIFT                   9
#define MT6353_LDO_VLDO28_FAST_TRAN_CL_SRCLKEN_SEL_MASK             0x7
#define MT6353_LDO_VLDO28_FAST_TRAN_CL_SRCLKEN_SEL_SHIFT            10
#define MT6353_DA_QI_VLDO28_FAST_TRAN_CL_EN_MASK                    0x1
#define MT6353_DA_QI_VLDO28_FAST_TRAN_CL_EN_SHIFT                   13
#define MT6353_LDO_VSRAM_PROC_VOSEL_CTRL_MASK                       0x1
#define MT6353_LDO_VSRAM_PROC_VOSEL_CTRL_SHIFT                      1
#define MT6353_LDO_VSRAM_PROC_VOSEL_SEL_MASK                        0x7
#define MT6353_LDO_VSRAM_PROC_VOSEL_SEL_SHIFT                       3
#define MT6353_LDO_VSRAM_PROC_SFCHG_FRATE_MASK                      0x7F
#define MT6353_LDO_VSRAM_PROC_SFCHG_FRATE_SHIFT                     0
#define MT6353_LDO_VSRAM_PROC_SFCHG_FEN_MASK                        0x1
#define MT6353_LDO_VSRAM_PROC_SFCHG_FEN_SHIFT                       7
#define MT6353_LDO_VSRAM_PROC_SFCHG_RRATE_MASK                      0x7F
#define MT6353_LDO_VSRAM_PROC_SFCHG_RRATE_SHIFT                     8
#define MT6353_LDO_VSRAM_PROC_SFCHG_REN_MASK                        0x1
#define MT6353_LDO_VSRAM_PROC_SFCHG_REN_SHIFT                       15
#define MT6353_DA_NI_VSRAM_PROC_VOSEL_MASK                          0x7F
#define MT6353_DA_NI_VSRAM_PROC_VOSEL_SHIFT                         0
#define MT6353_LDO_VSRAM_PROC_VOSEL_MASK                            0x7F
#define MT6353_LDO_VSRAM_PROC_VOSEL_SHIFT                           0
#define MT6353_LDO_VSRAM_PROC_VOSEL_ON_MASK                         0x7F
#define MT6353_LDO_VSRAM_PROC_VOSEL_ON_SHIFT                        0
#define MT6353_LDO_VSRAM_PROC_VOSEL_SLEEP_MASK                      0x7F
#define MT6353_LDO_VSRAM_PROC_VOSEL_SLEEP_SHIFT                     0
#define MT6353_LDO_VSRAM_PROC_TRANS_TD_MASK                         0x3
#define MT6353_LDO_VSRAM_PROC_TRANS_TD_SHIFT                        0
#define MT6353_LDO_VSRAM_PROC_TRANS_CTRL_MASK                       0x3
#define MT6353_LDO_VSRAM_PROC_TRANS_CTRL_SHIFT                      4
#define MT6353_LDO_VSRAM_PROC_TRANS_ONCE_MASK                       0x1
#define MT6353_LDO_VSRAM_PROC_TRANS_ONCE_SHIFT                      6
#define MT6353_DA_QI_VSRAM_PROC_DVS_EN_MASK                         0x1
#define MT6353_DA_QI_VSRAM_PROC_DVS_EN_SHIFT                        7
#define MT6353_LDO_VSRAM_PROC_VSLEEP_EN_MASK                        0x1
#define MT6353_LDO_VSRAM_PROC_VSLEEP_EN_SHIFT                       8
#define MT6353_LDO_VSRAM_PROC_R2R_PDN_MASK                          0x1
#define MT6353_LDO_VSRAM_PROC_R2R_PDN_SHIFT                         10
#define MT6353_LDO_VSRAM_PROC_VSLEEP_SEL_MASK                       0x1
#define MT6353_LDO_VSRAM_PROC_VSLEEP_SEL_SHIFT                      11
#define MT6353_DA_NI_VSRAM_PROC_R2R_PDN_MASK                        0x1
#define MT6353_DA_NI_VSRAM_PROC_R2R_PDN_SHIFT                       14
#define MT6353_DA_NI_VSRAM_PROC_VSLEEP_SEL_MASK                     0x1
#define MT6353_DA_NI_VSRAM_PROC_VSLEEP_SEL_SHIFT                    15
#define MT6353_LDO_BATON_HT_EN_MASK                                 0x1
#define MT6353_LDO_BATON_HT_EN_SHIFT                                0
#define MT6353_LDO_BATON_HT_EN_DLY_TIME_MASK                        0x1
#define MT6353_LDO_BATON_HT_EN_DLY_TIME_SHIFT                       4
#define MT6353_DA_QI_BATON_HT_EN_MASK                               0x1
#define MT6353_DA_QI_BATON_HT_EN_SHIFT                              5
#define MT6353_LDO_TREF_EN_MASK                                     0x1
#define MT6353_LDO_TREF_EN_SHIFT                                    1
#define MT6353_LDO_TREF_EN_CTRL_MASK                                0x1
#define MT6353_LDO_TREF_EN_CTRL_SHIFT                               3
#define MT6353_LDO_TREF_EN_SEL_MASK                                 0x7
#define MT6353_LDO_TREF_EN_SEL_SHIFT                                11
#define MT6353_DA_QI_TREF_EN_MASK                                   0x1
#define MT6353_DA_QI_TREF_EN_SHIFT                                  15
#define MT6353_LDO_VTCXO28_LP_MODE_MASK                             0x1
#define MT6353_LDO_VTCXO28_LP_MODE_SHIFT                            0
#define MT6353_LDO_VTCXO28_EN_MASK                                  0x1
#define MT6353_LDO_VTCXO28_EN_SHIFT                                 1
#define MT6353_LDO_VTCXO28_LP_CTRL_MASK                             0x1
#define MT6353_LDO_VTCXO28_LP_CTRL_SHIFT                            2
#define MT6353_LDO_VTCXO28_EN_CTRL_MASK                             0x1
#define MT6353_LDO_VTCXO28_EN_CTRL_SHIFT                            3
#define MT6353_LDO_VTCXO28_LP_SEL_MASK                              0x7
#define MT6353_LDO_VTCXO28_LP_SEL_SHIFT                             5
#define MT6353_DA_QI_VTCXO28_MODE_MASK                              0x1
#define MT6353_DA_QI_VTCXO28_MODE_SHIFT                             8
#define MT6353_LDO_VTCXO28_STBTD_MASK                               0x1
#define MT6353_LDO_VTCXO28_STBTD_SHIFT                              9
#define MT6353_LDO_VTCXO28_EN_SEL_MASK                              0x7
#define MT6353_LDO_VTCXO28_EN_SEL_SHIFT                             11
#define MT6353_DA_QI_VTCXO28_STB_MASK                               0x1
#define MT6353_DA_QI_VTCXO28_STB_SHIFT                              14
#define MT6353_DA_QI_VTCXO28_EN_MASK                                0x1
#define MT6353_DA_QI_VTCXO28_EN_SHIFT                               15
#define MT6353_LDO_VTCXO28_OCFB_EN_MASK                             0x1
#define MT6353_LDO_VTCXO28_OCFB_EN_SHIFT                            9
#define MT6353_DA_QI_VTCXO28_OCFB_EN_MASK                           0x1
#define MT6353_DA_QI_VTCXO28_OCFB_EN_SHIFT                          10
#define MT6353_LDO_VTCXO24_LP_MODE_MASK                             0x1
#define MT6353_LDO_VTCXO24_LP_MODE_SHIFT                            0
#define MT6353_LDO_VTCXO24_EN_MASK                                  0x1
#define MT6353_LDO_VTCXO24_EN_SHIFT                                 1
#define MT6353_LDO_VTCXO24_LP_CTRL_MASK                             0x1
#define MT6353_LDO_VTCXO24_LP_CTRL_SHIFT                            2
#define MT6353_LDO_VTCXO24_EN_CTRL_MASK                             0x1
#define MT6353_LDO_VTCXO24_EN_CTRL_SHIFT                            3
#define MT6353_LDO_VTCXO24_LP_SEL_MASK                              0x7
#define MT6353_LDO_VTCXO24_LP_SEL_SHIFT                             5
#define MT6353_DA_QI_VTCXO24_MODE_MASK                              0x1
#define MT6353_DA_QI_VTCXO24_MODE_SHIFT                             8
#define MT6353_LDO_VTCXO24_STBTD_MASK                               0x1
#define MT6353_LDO_VTCXO24_STBTD_SHIFT                              9
#define MT6353_LDO_VTCXO24_EN_SEL_MASK                              0x7
#define MT6353_LDO_VTCXO24_EN_SEL_SHIFT                             11
#define MT6353_DA_QI_VTCXO24_STB_MASK                               0x1
#define MT6353_DA_QI_VTCXO24_STB_SHIFT                              14
#define MT6353_DA_QI_VTCXO24_EN_MASK                                0x1
#define MT6353_DA_QI_VTCXO24_EN_SHIFT                               15
#define MT6353_LDO_VTCXO24_OCFB_EN_MASK                             0x1
#define MT6353_LDO_VTCXO24_OCFB_EN_SHIFT                            9
#define MT6353_DA_QI_VTCXO24_OCFB_EN_MASK                           0x1
#define MT6353_DA_QI_VTCXO24_OCFB_EN_SHIFT                          10
#define MT6353_LDO_VXO22_LP_MODE_MASK                               0x1
#define MT6353_LDO_VXO22_LP_MODE_SHIFT                              0
#define MT6353_LDO_VXO22_EN_MASK                                    0x1
#define MT6353_LDO_VXO22_EN_SHIFT                                   1
#define MT6353_LDO_VXO22_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VXO22_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VXO22_EN_CTRL_MASK                               0x1
#define MT6353_LDO_VXO22_EN_CTRL_SHIFT                              3
#define MT6353_LDO_VXO22_LP_SEL_MASK                                0x7
#define MT6353_LDO_VXO22_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VXO22_MODE_MASK                                0x1
#define MT6353_DA_QI_VXO22_MODE_SHIFT                               8
#define MT6353_LDO_VXO22_STBTD_MASK                                 0x1
#define MT6353_LDO_VXO22_STBTD_SHIFT                                9
#define MT6353_LDO_VXO22_EN_SEL_MASK                                0x7
#define MT6353_LDO_VXO22_EN_SEL_SHIFT                               11
#define MT6353_DA_QI_VXO22_STB_MASK                                 0x1
#define MT6353_DA_QI_VXO22_STB_SHIFT                                14
#define MT6353_DA_QI_VXO22_EN_MASK                                  0x1
#define MT6353_DA_QI_VXO22_EN_SHIFT                                 15
#define MT6353_LDO_VXO22_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VXO22_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VXO22_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VXO22_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VRF18_LP_MODE_MASK                               0x1
#define MT6353_LDO_VRF18_LP_MODE_SHIFT                              0
#define MT6353_LDO_VRF18_EN_MASK                                    0x1
#define MT6353_LDO_VRF18_EN_SHIFT                                   1
#define MT6353_LDO_VRF18_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VRF18_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VRF18_EN_CTRL_MASK                               0x1
#define MT6353_LDO_VRF18_EN_CTRL_SHIFT                              3
#define MT6353_LDO_VRF18_LP_SEL_MASK                                0x7
#define MT6353_LDO_VRF18_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VRF18_MODE_MASK                                0x1
#define MT6353_DA_QI_VRF18_MODE_SHIFT                               8
#define MT6353_LDO_VRF18_STBTD_MASK                                 0x1
#define MT6353_LDO_VRF18_STBTD_SHIFT                                9
#define MT6353_LDO_VRF18_EN_SEL_MASK                                0x7
#define MT6353_LDO_VRF18_EN_SEL_SHIFT                               11
#define MT6353_DA_QI_VRF18_STB_MASK                                 0x1
#define MT6353_DA_QI_VRF18_STB_SHIFT                                14
#define MT6353_DA_QI_VRF18_EN_MASK                                  0x1
#define MT6353_DA_QI_VRF18_EN_SHIFT                                 15
#define MT6353_LDO_VRF18_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VRF18_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VRF18_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VRF18_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VRF12_LP_MODE_MASK                               0x1
#define MT6353_LDO_VRF12_LP_MODE_SHIFT                              0
#define MT6353_LDO_VRF12_EN_MASK                                    0x1
#define MT6353_LDO_VRF12_EN_SHIFT                                   1
#define MT6353_LDO_VRF12_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VRF12_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VRF12_EN_CTRL_MASK                               0x1
#define MT6353_LDO_VRF12_EN_CTRL_SHIFT                              3
#define MT6353_LDO_VRF12_LP_SEL_MASK                                0x7
#define MT6353_LDO_VRF12_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VRF12_MODE_MASK                                0x1
#define MT6353_DA_QI_VRF12_MODE_SHIFT                               8
#define MT6353_LDO_VRF12_STBTD_MASK                                 0x1
#define MT6353_LDO_VRF12_STBTD_SHIFT                                9
#define MT6353_LDO_VRF12_EN_SEL_MASK                                0x7
#define MT6353_LDO_VRF12_EN_SEL_SHIFT                               11
#define MT6353_DA_QI_VRF12_STB_MASK                                 0x1
#define MT6353_DA_QI_VRF12_STB_SHIFT                                14
#define MT6353_DA_QI_VRF12_EN_MASK                                  0x1
#define MT6353_DA_QI_VRF12_EN_SHIFT                                 15
#define MT6353_LDO_VRF12_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VRF12_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VRF12_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VRF12_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VRF12_FAST_TRAN_DL_EN_MASK                       0x1
#define MT6353_LDO_VRF12_FAST_TRAN_DL_EN_SHIFT                      0
#define MT6353_LDO_VRF12_FAST_TRAN_DL_CTRL_MASK                     0x1
#define MT6353_LDO_VRF12_FAST_TRAN_DL_CTRL_SHIFT                    1
#define MT6353_LDO_VRF12_FAST_TRAN_DL_SRCLKEN_SEL_MASK              0x7
#define MT6353_LDO_VRF12_FAST_TRAN_DL_SRCLKEN_SEL_SHIFT             2
#define MT6353_DA_QI_VRF12_FAST_TRAN_DL_EN_MASK                     0x1
#define MT6353_DA_QI_VRF12_FAST_TRAN_DL_EN_SHIFT                    5
#define MT6353_LDO_VRF12_FAST_TRAN_CL_EN_MASK                       0x1
#define MT6353_LDO_VRF12_FAST_TRAN_CL_EN_SHIFT                      8
#define MT6353_LDO_VRF12_FAST_TRAN_CL_CTRL_MASK                     0x1
#define MT6353_LDO_VRF12_FAST_TRAN_CL_CTRL_SHIFT                    9
#define MT6353_LDO_VRF12_FAST_TRAN_CL_SRCLKEN_SEL_MASK              0x7
#define MT6353_LDO_VRF12_FAST_TRAN_CL_SRCLKEN_SEL_SHIFT             10
#define MT6353_DA_QI_VRF12_FAST_TRAN_CL_EN_MASK                     0x1
#define MT6353_DA_QI_VRF12_FAST_TRAN_CL_EN_SHIFT                    13
#define MT6353_LDO_VCN28_LP_MODE_MASK                               0x1
#define MT6353_LDO_VCN28_LP_MODE_SHIFT                              0
#define MT6353_LDO_VCN28_EN_MASK                                    0x1
#define MT6353_LDO_VCN28_EN_SHIFT                                   1
#define MT6353_LDO_VCN28_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VCN28_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VCN28_EN_CTRL_MASK                               0x1
#define MT6353_LDO_VCN28_EN_CTRL_SHIFT                              3
#define MT6353_LDO_VCN28_LP_SEL_MASK                                0x7
#define MT6353_LDO_VCN28_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VCN28_MODE_MASK                                0x1
#define MT6353_DA_QI_VCN28_MODE_SHIFT                               8
#define MT6353_LDO_VCN28_STBTD_MASK                                 0x1
#define MT6353_LDO_VCN28_STBTD_SHIFT                                9
#define MT6353_LDO_VCN28_EN_SEL_MASK                                0x7
#define MT6353_LDO_VCN28_EN_SEL_SHIFT                               11
#define MT6353_DA_QI_VCN28_STB_MASK                                 0x1
#define MT6353_DA_QI_VCN28_STB_SHIFT                                14
#define MT6353_DA_QI_VCN28_EN_MASK                                  0x1
#define MT6353_DA_QI_VCN28_EN_SHIFT                                 15
#define MT6353_LDO_VCN28_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VCN28_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VCN28_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VCN28_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VCN18_LP_MODE_MASK                               0x1
#define MT6353_LDO_VCN18_LP_MODE_SHIFT                              0
#define MT6353_LDO_VCN18_EN_MASK                                    0x1
#define MT6353_LDO_VCN18_EN_SHIFT                                   1
#define MT6353_LDO_VCN18_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VCN18_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VCN18_EN_CTRL_MASK                               0x1
#define MT6353_LDO_VCN18_EN_CTRL_SHIFT                              3
#define MT6353_LDO_VCN18_LP_SEL_MASK                                0x7
#define MT6353_LDO_VCN18_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VCN18_MODE_MASK                                0x1
#define MT6353_DA_QI_VCN18_MODE_SHIFT                               8
#define MT6353_LDO_VCN18_STBTD_MASK                                 0x1
#define MT6353_LDO_VCN18_STBTD_SHIFT                                9
#define MT6353_LDO_VCN18_EN_SEL_MASK                                0x7
#define MT6353_LDO_VCN18_EN_SEL_SHIFT                               11
#define MT6353_DA_QI_VCN18_STB_MASK                                 0x1
#define MT6353_DA_QI_VCN18_STB_SHIFT                                14
#define MT6353_DA_QI_VCN18_EN_MASK                                  0x1
#define MT6353_DA_QI_VCN18_EN_SHIFT                                 15
#define MT6353_LDO_VCN18_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VCN18_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VCN18_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VCN18_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VCAMA_LP_MODE_MASK                               0x1
#define MT6353_LDO_VCAMA_LP_MODE_SHIFT                              0
#define MT6353_LDO_VCAMA_EN_MASK                                    0x1
#define MT6353_LDO_VCAMA_EN_SHIFT                                   1
#define MT6353_DA_QI_VCAMA_MODE_MASK                                0x1
#define MT6353_DA_QI_VCAMA_MODE_SHIFT                               8
#define MT6353_LDO_VCAMA_STBTD_MASK                                 0x1
#define MT6353_LDO_VCAMA_STBTD_SHIFT                                9
#define MT6353_DA_QI_VCAMA_STB_MASK                                 0x1
#define MT6353_DA_QI_VCAMA_STB_SHIFT                                14
#define MT6353_DA_QI_VCAMA_EN_MASK                                  0x1
#define MT6353_DA_QI_VCAMA_EN_SHIFT                                 15
#define MT6353_LDO_VCAMA_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VCAMA_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VCAMA_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VCAMA_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VCAMIO_LP_MODE_MASK                              0x1
#define MT6353_LDO_VCAMIO_LP_MODE_SHIFT                             0
#define MT6353_LDO_VCAMIO_EN_MASK                                   0x1
#define MT6353_LDO_VCAMIO_EN_SHIFT                                  1
#define MT6353_DA_QI_VCAMIO_MODE_MASK                               0x1
#define MT6353_DA_QI_VCAMIO_MODE_SHIFT                              8
#define MT6353_LDO_VCAMIO_STBTD_MASK                                0x1
#define MT6353_LDO_VCAMIO_STBTD_SHIFT                               9
#define MT6353_DA_QI_VCAMIO_STB_MASK                                0x1
#define MT6353_DA_QI_VCAMIO_STB_SHIFT                               14
#define MT6353_DA_QI_VCAMIO_EN_MASK                                 0x1
#define MT6353_DA_QI_VCAMIO_EN_SHIFT                                15
#define MT6353_LDO_VCAMIO_OCFB_EN_MASK                              0x1
#define MT6353_LDO_VCAMIO_OCFB_EN_SHIFT                             9
#define MT6353_DA_QI_VCAMIO_OCFB_EN_MASK                            0x1
#define MT6353_DA_QI_VCAMIO_OCFB_EN_SHIFT                           10
#define MT6353_LDO_VCAMD_LP_MODE_MASK                               0x1
#define MT6353_LDO_VCAMD_LP_MODE_SHIFT                              0
#define MT6353_LDO_VCAMD_EN_MASK                                    0x1
#define MT6353_LDO_VCAMD_EN_SHIFT                                   1
#define MT6353_DA_QI_VCAMD_MODE_MASK                                0x1
#define MT6353_DA_QI_VCAMD_MODE_SHIFT                               8
#define MT6353_LDO_VCAMD_STBTD_MASK                                 0x1
#define MT6353_LDO_VCAMD_STBTD_SHIFT                                9
#define MT6353_DA_QI_VCAMD_STB_MASK                                 0x1
#define MT6353_DA_QI_VCAMD_STB_SHIFT                                14
#define MT6353_DA_QI_VCAMD_EN_MASK                                  0x1
#define MT6353_DA_QI_VCAMD_EN_SHIFT                                 15
#define MT6353_LDO_VCAMD_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VCAMD_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VCAMD_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VCAMD_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VAUX18_LP_MODE_MASK                              0x1
#define MT6353_LDO_VAUX18_LP_MODE_SHIFT                             0
#define MT6353_LDO_VAUX18_EN_MASK                                   0x1
#define MT6353_LDO_VAUX18_EN_SHIFT                                  1
#define MT6353_LDO_VAUX18_LP_CTRL_MASK                              0x1
#define MT6353_LDO_VAUX18_LP_CTRL_SHIFT                             2
#define MT6353_LDO_VAUX18_EN_CTRL_MASK                              0x1
#define MT6353_LDO_VAUX18_EN_CTRL_SHIFT                             3
#define MT6353_LDO_VAUX18_LP_SEL_MASK                               0x7
#define MT6353_LDO_VAUX18_LP_SEL_SHIFT                              5
#define MT6353_DA_QI_VAUX18_MODE_MASK                               0x1
#define MT6353_DA_QI_VAUX18_MODE_SHIFT                              8
#define MT6353_LDO_VAUX18_STBTD_MASK                                0x1
#define MT6353_LDO_VAUX18_STBTD_SHIFT                               9
#define MT6353_LDO_VAUX18_EN_SEL_MASK                               0x7
#define MT6353_LDO_VAUX18_EN_SEL_SHIFT                              11
#define MT6353_DA_QI_VAUX18_STB_MASK                                0x1
#define MT6353_DA_QI_VAUX18_STB_SHIFT                               14
#define MT6353_DA_QI_VAUX18_EN_MASK                                 0x1
#define MT6353_DA_QI_VAUX18_EN_SHIFT                                15
#define MT6353_LDO_VAUX18_OCFB_EN_MASK                              0x1
#define MT6353_LDO_VAUX18_OCFB_EN_SHIFT                             9
#define MT6353_DA_QI_VAUX18_OCFB_EN_MASK                            0x1
#define MT6353_DA_QI_VAUX18_OCFB_EN_SHIFT                           10
#define MT6353_LDO_VAUD28_LP_MODE_MASK                              0x1
#define MT6353_LDO_VAUD28_LP_MODE_SHIFT                             0
#define MT6353_LDO_VAUD28_EN_MASK                                   0x1
#define MT6353_LDO_VAUD28_EN_SHIFT                                  1
#define MT6353_LDO_VAUD28_LP_CTRL_MASK                              0x1
#define MT6353_LDO_VAUD28_LP_CTRL_SHIFT                             2
#define MT6353_LDO_VAUD28_EN_CTRL_MASK                              0x1
#define MT6353_LDO_VAUD28_EN_CTRL_SHIFT                             3
#define MT6353_LDO_VAUD28_LP_SEL_MASK                               0x7
#define MT6353_LDO_VAUD28_LP_SEL_SHIFT                              5
#define MT6353_DA_QI_VAUD28_MODE_MASK                               0x1
#define MT6353_DA_QI_VAUD28_MODE_SHIFT                              8
#define MT6353_LDO_VAUD28_STBTD_MASK                                0x1
#define MT6353_LDO_VAUD28_STBTD_SHIFT                               9
#define MT6353_LDO_VAUD28_EN_SEL_MASK                               0x7
#define MT6353_LDO_VAUD28_EN_SEL_SHIFT                              11
#define MT6353_DA_QI_VAUD28_STB_MASK                                0x1
#define MT6353_DA_QI_VAUD28_STB_SHIFT                               14
#define MT6353_DA_QI_VAUD28_EN_MASK                                 0x1
#define MT6353_DA_QI_VAUD28_EN_SHIFT                                15
#define MT6353_LDO_VAUD28_OCFB_EN_MASK                              0x1
#define MT6353_LDO_VAUD28_OCFB_EN_SHIFT                             9
#define MT6353_DA_QI_VAUD28_OCFB_EN_MASK                            0x1
#define MT6353_DA_QI_VAUD28_OCFB_EN_SHIFT                           10
#define MT6353_LDO_VSRAM_PROC_LP_MODE_MASK                          0x1
#define MT6353_LDO_VSRAM_PROC_LP_MODE_SHIFT                         0
#define MT6353_LDO_VSRAM_PROC_EN_MASK                               0x1
#define MT6353_LDO_VSRAM_PROC_EN_SHIFT                              1
#define MT6353_LDO_VSRAM_PROC_LP_CTRL_MASK                          0x1
#define MT6353_LDO_VSRAM_PROC_LP_CTRL_SHIFT                         2
#define MT6353_LDO_VSRAM_PROC_EN_CTRL_MASK                          0x1
#define MT6353_LDO_VSRAM_PROC_EN_CTRL_SHIFT                         3
#define MT6353_LDO_VSRAM_PROC_LP_SEL_MASK                           0x7
#define MT6353_LDO_VSRAM_PROC_LP_SEL_SHIFT                          5
#define MT6353_DA_QI_VSRAM_PROC_MODE_MASK                           0x1
#define MT6353_DA_QI_VSRAM_PROC_MODE_SHIFT                          8
#define MT6353_LDO_VSRAM_PROC_STBTD_MASK                            0x1
#define MT6353_LDO_VSRAM_PROC_STBTD_SHIFT                           9
#define MT6353_LDO_VSRAM_PROC_EN_SEL_MASK                           0x7
#define MT6353_LDO_VSRAM_PROC_EN_SEL_SHIFT                          11
#define MT6353_DA_QI_VSRAM_PROC_STB_MASK                            0x1
#define MT6353_DA_QI_VSRAM_PROC_STB_SHIFT                           14
#define MT6353_DA_QI_VSRAM_PROC_EN_MASK                             0x1
#define MT6353_DA_QI_VSRAM_PROC_EN_SHIFT                            15
#define MT6353_LDO_VSRAM_PROC_OCFB_EN_MASK                          0x1
#define MT6353_LDO_VSRAM_PROC_OCFB_EN_SHIFT                         9
#define MT6353_DA_QI_VSRAM_PROC_OCFB_EN_MASK                        0x1
#define MT6353_DA_QI_VSRAM_PROC_OCFB_EN_SHIFT                       10
#define MT6353_LDO_VDRAM_LP_MODE_MASK                               0x1
#define MT6353_LDO_VDRAM_LP_MODE_SHIFT                              0
#define MT6353_LDO_VDRAM_EN_MASK                                    0x1
#define MT6353_LDO_VDRAM_EN_SHIFT                                   1
#define MT6353_LDO_VDRAM_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VDRAM_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VDRAM_LP_SEL_MASK                                0x7
#define MT6353_LDO_VDRAM_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VDRAM_MODE_MASK                                0x1
#define MT6353_DA_QI_VDRAM_MODE_SHIFT                               8
#define MT6353_LDO_VDRAM_STBTD_MASK                                 0x1
#define MT6353_LDO_VDRAM_STBTD_SHIFT                                9
#define MT6353_DA_QI_VDRAM_STB_MASK                                 0x1
#define MT6353_DA_QI_VDRAM_STB_SHIFT                                14
#define MT6353_DA_QI_VDRAM_EN_MASK                                  0x1
#define MT6353_DA_QI_VDRAM_EN_SHIFT                                 15
#define MT6353_LDO_VDRAM_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VDRAM_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VDRAM_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VDRAM_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VDRAM_FAST_TRAN_DL_EN_MASK                       0x1
#define MT6353_LDO_VDRAM_FAST_TRAN_DL_EN_SHIFT                      0
#define MT6353_LDO_VDRAM_FAST_TRAN_DL_CTRL_MASK                     0x1
#define MT6353_LDO_VDRAM_FAST_TRAN_DL_CTRL_SHIFT                    1
#define MT6353_LDO_VDRAM_FAST_TRAN_DL_SRCLKEN_SEL_MASK              0x7
#define MT6353_LDO_VDRAM_FAST_TRAN_DL_SRCLKEN_SEL_SHIFT             2
#define MT6353_DA_QI_VDRAM_FAST_TRAN_DL_EN_MASK                     0x1
#define MT6353_DA_QI_VDRAM_FAST_TRAN_DL_EN_SHIFT                    5
#define MT6353_LDO_VDRAM_FAST_TRAN_CL_EN_MASK                       0x1
#define MT6353_LDO_VDRAM_FAST_TRAN_CL_EN_SHIFT                      8
#define MT6353_LDO_VDRAM_FAST_TRAN_CL_CTRL_MASK                     0x1
#define MT6353_LDO_VDRAM_FAST_TRAN_CL_CTRL_SHIFT                    9
#define MT6353_LDO_VDRAM_FAST_TRAN_CL_SRCLKEN_SEL_MASK              0x7
#define MT6353_LDO_VDRAM_FAST_TRAN_CL_SRCLKEN_SEL_SHIFT             10
#define MT6353_DA_QI_VDRAM_FAST_TRAN_CL_EN_MASK                     0x1
#define MT6353_DA_QI_VDRAM_FAST_TRAN_CL_EN_SHIFT                    13
#define MT6353_LDO_VSIM1_LP_MODE_MASK                               0x1
#define MT6353_LDO_VSIM1_LP_MODE_SHIFT                              0
#define MT6353_LDO_VSIM1_EN_MASK                                    0x1
#define MT6353_LDO_VSIM1_EN_SHIFT                                   1
#define MT6353_LDO_VSIM1_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VSIM1_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VSIM1_LP_SEL_MASK                                0x7
#define MT6353_LDO_VSIM1_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VSIM1_MODE_MASK                                0x1
#define MT6353_DA_QI_VSIM1_MODE_SHIFT                               8
#define MT6353_LDO_VSIM1_STBTD_MASK                                 0x1
#define MT6353_LDO_VSIM1_STBTD_SHIFT                                9
#define MT6353_DA_QI_VSIM1_STB_MASK                                 0x1
#define MT6353_DA_QI_VSIM1_STB_SHIFT                                14
#define MT6353_DA_QI_VSIM1_EN_MASK                                  0x1
#define MT6353_DA_QI_VSIM1_EN_SHIFT                                 15
#define MT6353_LDO_VSIM1_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VSIM1_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VSIM1_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VSIM1_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VSIM2_LP_MODE_MASK                               0x1
#define MT6353_LDO_VSIM2_LP_MODE_SHIFT                              0
#define MT6353_LDO_VSIM2_EN_MASK                                    0x1
#define MT6353_LDO_VSIM2_EN_SHIFT                                   1
#define MT6353_LDO_VSIM2_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VSIM2_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VSIM2_LP_SEL_MASK                                0x7
#define MT6353_LDO_VSIM2_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VSIM2_MODE_MASK                                0x1
#define MT6353_DA_QI_VSIM2_MODE_SHIFT                               8
#define MT6353_LDO_VSIM2_STBTD_MASK                                 0x1
#define MT6353_LDO_VSIM2_STBTD_SHIFT                                9
#define MT6353_DA_QI_VSIM2_STB_MASK                                 0x1
#define MT6353_DA_QI_VSIM2_STB_SHIFT                                14
#define MT6353_DA_QI_VSIM2_EN_MASK                                  0x1
#define MT6353_DA_QI_VSIM2_EN_SHIFT                                 15
#define MT6353_LDO_VSIM2_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VSIM2_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VSIM2_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VSIM2_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VIO28_LP_MODE_MASK                               0x1
#define MT6353_LDO_VIO28_LP_MODE_SHIFT                              0
#define MT6353_LDO_VIO28_EN_MASK                                    0x1
#define MT6353_LDO_VIO28_EN_SHIFT                                   1
#define MT6353_LDO_VIO28_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VIO28_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VIO28_LP_SEL_MASK                                0x7
#define MT6353_LDO_VIO28_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VIO28_MODE_MASK                                0x1
#define MT6353_DA_QI_VIO28_MODE_SHIFT                               8
#define MT6353_LDO_VIO28_STBTD_MASK                                 0x1
#define MT6353_LDO_VIO28_STBTD_SHIFT                                9
#define MT6353_DA_QI_VIO28_STB_MASK                                 0x1
#define MT6353_DA_QI_VIO28_STB_SHIFT                                14
#define MT6353_DA_QI_VIO28_EN_MASK                                  0x1
#define MT6353_DA_QI_VIO28_EN_SHIFT                                 15
#define MT6353_LDO_VIO28_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VIO28_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VIO28_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VIO28_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VMC_LP_MODE_MASK                                 0x1
#define MT6353_LDO_VMC_LP_MODE_SHIFT                                0
#define MT6353_LDO_VMC_EN_MASK                                      0x1
#define MT6353_LDO_VMC_EN_SHIFT                                     1
#define MT6353_LDO_VMC_LP_CTRL_MASK                                 0x1
#define MT6353_LDO_VMC_LP_CTRL_SHIFT                                2
#define MT6353_LDO_VMC_LP_SEL_MASK                                  0x7
#define MT6353_LDO_VMC_LP_SEL_SHIFT                                 5
#define MT6353_DA_QI_VMC_MODE_MASK                                  0x1
#define MT6353_DA_QI_VMC_MODE_SHIFT                                 8
#define MT6353_LDO_VMC_STBTD_MASK                                   0x1
#define MT6353_LDO_VMC_STBTD_SHIFT                                  9
#define MT6353_DA_QI_VMC_STB_MASK                                   0x1
#define MT6353_DA_QI_VMC_STB_SHIFT                                  14
#define MT6353_DA_QI_VMC_EN_MASK                                    0x1
#define MT6353_DA_QI_VMC_EN_SHIFT                                   15
#define MT6353_LDO_VMC_OCFB_EN_MASK                                 0x1
#define MT6353_LDO_VMC_OCFB_EN_SHIFT                                9
#define MT6353_DA_QI_VMC_OCFB_EN_MASK                               0x1
#define MT6353_DA_QI_VMC_OCFB_EN_SHIFT                              10
#define MT6353_LDO_VMC_FAST_TRAN_DL_EN_MASK                         0x1
#define MT6353_LDO_VMC_FAST_TRAN_DL_EN_SHIFT                        0
#define MT6353_LDO_VMC_FAST_TRAN_DL_CTRL_MASK                       0x1
#define MT6353_LDO_VMC_FAST_TRAN_DL_CTRL_SHIFT                      1
#define MT6353_LDO_VMC_FAST_TRAN_DL_SRCLKEN_SEL_MASK                0x7
#define MT6353_LDO_VMC_FAST_TRAN_DL_SRCLKEN_SEL_SHIFT               2
#define MT6353_DA_QI_VMC_FAST_TRAN_DL_EN_MASK                       0x1
#define MT6353_DA_QI_VMC_FAST_TRAN_DL_EN_SHIFT                      5
#define MT6353_LDO_VMC_FAST_TRAN_CL_EN_MASK                         0x1
#define MT6353_LDO_VMC_FAST_TRAN_CL_EN_SHIFT                        8
#define MT6353_LDO_VMC_FAST_TRAN_CL_CTRL_MASK                       0x1
#define MT6353_LDO_VMC_FAST_TRAN_CL_CTRL_SHIFT                      9
#define MT6353_LDO_VMC_FAST_TRAN_CL_SRCLKEN_SEL_MASK                0x7
#define MT6353_LDO_VMC_FAST_TRAN_CL_SRCLKEN_SEL_SHIFT               10
#define MT6353_DA_QI_VMC_FAST_TRAN_CL_EN_MASK                       0x1
#define MT6353_DA_QI_VMC_FAST_TRAN_CL_EN_SHIFT                      13
#define MT6353_LDO_VMCH_LP_MODE_MASK                                0x1
#define MT6353_LDO_VMCH_LP_MODE_SHIFT                               0
#define MT6353_LDO_VMCH_EN_MASK                                     0x1
#define MT6353_LDO_VMCH_EN_SHIFT                                    1
#define MT6353_LDO_VMCH_LP_CTRL_MASK                                0x1
#define MT6353_LDO_VMCH_LP_CTRL_SHIFT                               2
#define MT6353_LDO_VMCH_LP_SEL_MASK                                 0x7
#define MT6353_LDO_VMCH_LP_SEL_SHIFT                                5
#define MT6353_DA_QI_VMCH_MODE_MASK                                 0x1
#define MT6353_DA_QI_VMCH_MODE_SHIFT                                8
#define MT6353_LDO_VMCH_STBTD_MASK                                  0x1
#define MT6353_LDO_VMCH_STBTD_SHIFT                                 9
#define MT6353_DA_QI_VMCH_STB_MASK                                  0x1
#define MT6353_DA_QI_VMCH_STB_SHIFT                                 14
#define MT6353_DA_QI_VMCH_EN_MASK                                   0x1
#define MT6353_DA_QI_VMCH_EN_SHIFT                                  15
#define MT6353_LDO_VMCH_OCFB_EN_MASK                                0x1
#define MT6353_LDO_VMCH_OCFB_EN_SHIFT                               9
#define MT6353_DA_QI_VMCH_OCFB_EN_MASK                              0x1
#define MT6353_DA_QI_VMCH_OCFB_EN_SHIFT                             10
#define MT6353_LDO_VMCH_FAST_TRAN_DL_EN_MASK                        0x1
#define MT6353_LDO_VMCH_FAST_TRAN_DL_EN_SHIFT                       0
#define MT6353_LDO_VMCH_FAST_TRAN_DL_CTRL_MASK                      0x1
#define MT6353_LDO_VMCH_FAST_TRAN_DL_CTRL_SHIFT                     1
#define MT6353_LDO_VMCH_FAST_TRAN_DL_SRCLKEN_SEL_MASK               0x7
#define MT6353_LDO_VMCH_FAST_TRAN_DL_SRCLKEN_SEL_SHIFT              2
#define MT6353_DA_QI_VMCH_FAST_TRAN_DL_EN_MASK                      0x1
#define MT6353_DA_QI_VMCH_FAST_TRAN_DL_EN_SHIFT                     5
#define MT6353_LDO_VMCH_FAST_TRAN_CL_EN_MASK                        0x1
#define MT6353_LDO_VMCH_FAST_TRAN_CL_EN_SHIFT                       8
#define MT6353_LDO_VMCH_FAST_TRAN_CL_CTRL_MASK                      0x1
#define MT6353_LDO_VMCH_FAST_TRAN_CL_CTRL_SHIFT                     9
#define MT6353_LDO_VMCH_FAST_TRAN_CL_SRCLKEN_SEL_MASK               0x7
#define MT6353_LDO_VMCH_FAST_TRAN_CL_SRCLKEN_SEL_SHIFT              10
#define MT6353_DA_QI_VMCH_FAST_TRAN_CL_EN_MASK                      0x1
#define MT6353_DA_QI_VMCH_FAST_TRAN_CL_EN_SHIFT                     13
#define MT6353_LDO_VUSB33_LP_MODE_MASK                              0x1
#define MT6353_LDO_VUSB33_LP_MODE_SHIFT                             0
#define MT6353_LDO_VUSB33_EN_MASK                                   0x1
#define MT6353_LDO_VUSB33_EN_SHIFT                                  1
#define MT6353_LDO_VUSB33_LP_CTRL_MASK                              0x1
#define MT6353_LDO_VUSB33_LP_CTRL_SHIFT                             2
#define MT6353_LDO_VUSB33_LP_SEL_MASK                               0x7
#define MT6353_LDO_VUSB33_LP_SEL_SHIFT                              5
#define MT6353_DA_QI_VUSB33_MODE_MASK                               0x1
#define MT6353_DA_QI_VUSB33_MODE_SHIFT                              8
#define MT6353_LDO_VUSB33_STBTD_MASK                                0x1
#define MT6353_LDO_VUSB33_STBTD_SHIFT                               9
#define MT6353_DA_QI_VUSB33_STB_MASK                                0x1
#define MT6353_DA_QI_VUSB33_STB_SHIFT                               14
#define MT6353_DA_QI_VUSB33_EN_MASK                                 0x1
#define MT6353_DA_QI_VUSB33_EN_SHIFT                                15
#define MT6353_LDO_VUSB33_OCFB_EN_MASK                              0x1
#define MT6353_LDO_VUSB33_OCFB_EN_SHIFT                             9
#define MT6353_DA_QI_VUSB33_OCFB_EN_MASK                            0x1
#define MT6353_DA_QI_VUSB33_OCFB_EN_SHIFT                           10
#define MT6353_LDO_VEMC33_LP_MODE_MASK                              0x1
#define MT6353_LDO_VEMC33_LP_MODE_SHIFT                             0
#define MT6353_LDO_VEMC33_EN_MASK                                   0x1
#define MT6353_LDO_VEMC33_EN_SHIFT                                  1
#define MT6353_LDO_VEMC33_LP_CTRL_MASK                              0x1
#define MT6353_LDO_VEMC33_LP_CTRL_SHIFT                             2
#define MT6353_LDO_VEMC33_LP_SEL_MASK                               0x7
#define MT6353_LDO_VEMC33_LP_SEL_SHIFT                              5
#define MT6353_DA_QI_VEMC33_MODE_MASK                               0x1
#define MT6353_DA_QI_VEMC33_MODE_SHIFT                              8
#define MT6353_LDO_VEMC33_STBTD_MASK                                0x1
#define MT6353_LDO_VEMC33_STBTD_SHIFT                               9
#define MT6353_DA_QI_VEMC33_STB_MASK                                0x1
#define MT6353_DA_QI_VEMC33_STB_SHIFT                               14
#define MT6353_DA_QI_VEMC33_EN_MASK                                 0x1
#define MT6353_DA_QI_VEMC33_EN_SHIFT                                15
#define MT6353_LDO_VEMC33_OCFB_EN_MASK                              0x1
#define MT6353_LDO_VEMC33_OCFB_EN_SHIFT                             9
#define MT6353_DA_QI_VEMC33_OCFB_EN_MASK                            0x1
#define MT6353_DA_QI_VEMC33_OCFB_EN_SHIFT                           10
#define MT6353_LDO_VEMC33_FAST_TRAN_DL_EN_MASK                      0x1
#define MT6353_LDO_VEMC33_FAST_TRAN_DL_EN_SHIFT                     0
#define MT6353_LDO_VEMC33_FAST_TRAN_DL_CTRL_MASK                    0x1
#define MT6353_LDO_VEMC33_FAST_TRAN_DL_CTRL_SHIFT                   1
#define MT6353_LDO_VEMC33_FAST_TRAN_DL_SRCLKEN_SEL_MASK             0x7
#define MT6353_LDO_VEMC33_FAST_TRAN_DL_SRCLKEN_SEL_SHIFT            2
#define MT6353_DA_QI_VEMC33_FAST_TRAN_DL_EN_MASK                    0x1
#define MT6353_DA_QI_VEMC33_FAST_TRAN_DL_EN_SHIFT                   5
#define MT6353_LDO_VEMC33_FAST_TRAN_CL_EN_MASK                      0x1
#define MT6353_LDO_VEMC33_FAST_TRAN_CL_EN_SHIFT                     8
#define MT6353_LDO_VEMC33_FAST_TRAN_CL_CTRL_MASK                    0x1
#define MT6353_LDO_VEMC33_FAST_TRAN_CL_CTRL_SHIFT                   9
#define MT6353_LDO_VEMC33_FAST_TRAN_CL_SRCLKEN_SEL_MASK             0x7
#define MT6353_LDO_VEMC33_FAST_TRAN_CL_SRCLKEN_SEL_SHIFT            10
#define MT6353_DA_QI_VEMC33_FAST_TRAN_CL_EN_MASK                    0x1
#define MT6353_DA_QI_VEMC33_FAST_TRAN_CL_EN_SHIFT                   13
#define MT6353_LDO_VIO18_LP_MODE_MASK                               0x1
#define MT6353_LDO_VIO18_LP_MODE_SHIFT                              0
#define MT6353_LDO_VIO18_EN_MASK                                    0x1
#define MT6353_LDO_VIO18_EN_SHIFT                                   1
#define MT6353_LDO_VIO18_LP_CTRL_MASK                               0x1
#define MT6353_LDO_VIO18_LP_CTRL_SHIFT                              2
#define MT6353_LDO_VIO18_LP_SEL_MASK                                0x7
#define MT6353_LDO_VIO18_LP_SEL_SHIFT                               5
#define MT6353_DA_QI_VIO18_MODE_MASK                                0x1
#define MT6353_DA_QI_VIO18_MODE_SHIFT                               8
#define MT6353_LDO_VIO18_STBTD_MASK                                 0x1
#define MT6353_LDO_VIO18_STBTD_SHIFT                                9
#define MT6353_DA_QI_VIO18_STB_MASK                                 0x1
#define MT6353_DA_QI_VIO18_STB_SHIFT                                14
#define MT6353_DA_QI_VIO18_EN_MASK                                  0x1
#define MT6353_DA_QI_VIO18_EN_SHIFT                                 15
#define MT6353_LDO_VIO18_OCFB_EN_MASK                               0x1
#define MT6353_LDO_VIO18_OCFB_EN_SHIFT                              9
#define MT6353_DA_QI_VIO18_OCFB_EN_MASK                             0x1
#define MT6353_DA_QI_VIO18_OCFB_EN_SHIFT                            10
#define MT6353_LDO_VIBR_LP_MODE_MASK                                0x1
#define MT6353_LDO_VIBR_LP_MODE_SHIFT                               0
#define MT6353_LDO_VIBR_EN_MASK                                     0x1
#define MT6353_LDO_VIBR_EN_SHIFT                                    1
#define MT6353_DA_QI_VIBR_MODE_MASK                                 0x1
#define MT6353_DA_QI_VIBR_MODE_SHIFT                                8
#define MT6353_LDO_VIBR_STBTD_MASK                                  0x1
#define MT6353_LDO_VIBR_STBTD_SHIFT                                 9
#define MT6353_DA_QI_VIBR_STB_MASK                                  0x1
#define MT6353_DA_QI_VIBR_STB_SHIFT                                 14
#define MT6353_DA_QI_VIBR_EN_MASK                                   0x1
#define MT6353_DA_QI_VIBR_EN_SHIFT                                  15
#define MT6353_LDO_VIBR_OCFB_EN_MASK                                0x1
#define MT6353_LDO_VIBR_OCFB_EN_SHIFT                               9
#define MT6353_DA_QI_VIBR_OCFB_EN_MASK                              0x1
#define MT6353_DA_QI_VIBR_OCFB_EN_SHIFT                             10
#define MT6353_RG_VTCXO28_CAL_MASK                                  0xF
#define MT6353_RG_VTCXO28_CAL_SHIFT                                 0
#define MT6353_RG_VTCXO28_VOSEL_MASK                                0x3
#define MT6353_RG_VTCXO28_VOSEL_SHIFT                               8
#define MT6353_RG_VTCXO28_NDIS_EN_MASK                              0x1
#define MT6353_RG_VTCXO28_NDIS_EN_SHIFT                             12
#define MT6353_RG_VAUD28_CAL_MASK                                   0xF
#define MT6353_RG_VAUD28_CAL_SHIFT                                  0
#define MT6353_RG_VAUD28_VOSEL_MASK                                 0x3
#define MT6353_RG_VAUD28_VOSEL_SHIFT                                8
#define MT6353_RG_VAUD28_NDIS_EN_MASK                               0x1
#define MT6353_RG_VAUD28_NDIS_EN_SHIFT                              12
#define MT6353_RG_VCN28_CAL_MASK                                    0xF
#define MT6353_RG_VCN28_CAL_SHIFT                                   0
#define MT6353_RG_VCN28_VOSEL_MASK                                  0x3
#define MT6353_RG_VCN28_VOSEL_SHIFT                                 8
#define MT6353_RG_VCN28_NDIS_EN_MASK                                0x1
#define MT6353_RG_VCN28_NDIS_EN_SHIFT                               12
#define MT6353_RG_VAUX18_CAL_MASK                                   0xF
#define MT6353_RG_VAUX18_CAL_SHIFT                                  0
#define MT6353_RG_VAUX18_VOSEL_MASK                                 0x3
#define MT6353_RG_VAUX18_VOSEL_SHIFT                                8
#define MT6353_RG_VAUX18_NDIS_EN_MASK                               0x1
#define MT6353_RG_VAUX18_NDIS_EN_SHIFT                              12
#define MT6353_RG_VCAMA_CAL_MASK                                    0xF
#define MT6353_RG_VCAMA_CAL_SHIFT                                   0
#define MT6353_RG_VCAMA_VOSEL_MASK                                  0x3
#define MT6353_RG_VCAMA_VOSEL_SHIFT                                 8
#define MT6353_RG_VCAMA_NDIS_EN_MASK                                0x1
#define MT6353_RG_VCAMA_NDIS_EN_SHIFT                               12
#define MT6353_RG_ALDO_RSV_H_MASK                                   0x3FF
#define MT6353_RG_ALDO_RSV_H_SHIFT                                  0
#define MT6353_RG_ALDO_RSV_L_MASK                                   0x3FF
#define MT6353_RG_ALDO_RSV_L_SHIFT                                  0
#define MT6353_RG_VXO22_CAL_MASK                                    0xF
#define MT6353_RG_VXO22_CAL_SHIFT                                   0
#define MT6353_RG_VXO22_VOSEL_MASK                                  0x3
#define MT6353_RG_VXO22_VOSEL_SHIFT                                 8
#define MT6353_RG_VXO22_NDIS_EN_MASK                                0x1
#define MT6353_RG_VXO22_NDIS_EN_SHIFT                               12
#define MT6353_RG_VTCXO24_CAL_MASK                                  0xF
#define MT6353_RG_VTCXO24_CAL_SHIFT                                 0
#define MT6353_RG_VTCXO24_VOSEL_MASK                                0x3
#define MT6353_RG_VTCXO24_VOSEL_SHIFT                               8
#define MT6353_RG_VTCXO24_NDIS_EN_MASK                              0x1
#define MT6353_RG_VTCXO24_NDIS_EN_SHIFT                             12
#define MT6353_RG_VSIM1_CAL_MASK                                    0xF
#define MT6353_RG_VSIM1_CAL_SHIFT                                   0
#define MT6353_RG_VSIM1_VOSEL_MASK                                  0x7
#define MT6353_RG_VSIM1_VOSEL_SHIFT                                 8
#define MT6353_RG_VSIM1_NDIS_EN_MASK                                0x1
#define MT6353_RG_VSIM1_NDIS_EN_SHIFT                               12
#define MT6353_RG_VSIM2_CAL_MASK                                    0xF
#define MT6353_RG_VSIM2_CAL_SHIFT                                   0
#define MT6353_RG_VSIM2_VOSEL_MASK                                  0x7
#define MT6353_RG_VSIM2_VOSEL_SHIFT                                 8
#define MT6353_RG_VSIM2_NDIS_EN_MASK                                0x1
#define MT6353_RG_VSIM2_NDIS_EN_SHIFT                               12
#define MT6353_RG_VCN33_CAL_MASK                                    0xF
#define MT6353_RG_VCN33_CAL_SHIFT                                   0
#define MT6353_RG_VCN33_VOSEL_MASK                                  0x7
#define MT6353_RG_VCN33_VOSEL_SHIFT                                 8
#define MT6353_RG_VCN33_NDIS_EN_MASK                                0x1
#define MT6353_RG_VCN33_NDIS_EN_SHIFT                               12
#define MT6353_RG_VUSB33_CAL_MASK                                   0xF
#define MT6353_RG_VUSB33_CAL_SHIFT                                  0
#define MT6353_RG_VUSB33_NDIS_EN_MASK                               0x1
#define MT6353_RG_VUSB33_NDIS_EN_SHIFT                              12
#define MT6353_RG_VMCH_CAL_MASK                                     0xF
#define MT6353_RG_VMCH_CAL_SHIFT                                    0
#define MT6353_RG_VMCH_VOSEL_MASK                                   0x3
#define MT6353_RG_VMCH_VOSEL_SHIFT                                  8
#define MT6353_RG_VMCH_NDIS_EN_MASK                                 0x1
#define MT6353_RG_VMCH_NDIS_EN_SHIFT                                12
#define MT6353_RG_VMCH_OC_TRIM_MASK                                 0xF
#define MT6353_RG_VMCH_OC_TRIM_SHIFT                                0
#define MT6353_RG_VMCH_DUMMY_LOAD_MASK                              0xF
#define MT6353_RG_VMCH_DUMMY_LOAD_SHIFT                             4
#define MT6353_RG_VMCH_DL_EN_MASK                                   0x1
#define MT6353_RG_VMCH_DL_EN_SHIFT                                  8
#define MT6353_RG_VMCH_CL_EN_MASK                                   0x1
#define MT6353_RG_VMCH_CL_EN_SHIFT                                  9
#define MT6353_RG_VMCH_STB_SEL_MASK                                 0x1
#define MT6353_RG_VMCH_STB_SEL_SHIFT                                10
#define MT6353_RG_VEMC33_CAL_MASK                                   0xF
#define MT6353_RG_VEMC33_CAL_SHIFT                                  0
#define MT6353_RG_VEMC33_VOSEL_MASK                                 0x3
#define MT6353_RG_VEMC33_VOSEL_SHIFT                                8
#define MT6353_RG_VEMC33_NDIS_EN_MASK                               0x1
#define MT6353_RG_VEMC33_NDIS_EN_SHIFT                              12
#define MT6353_RG_VEMC33_OC_TRIM_MASK                               0xF
#define MT6353_RG_VEMC33_OC_TRIM_SHIFT                              0
#define MT6353_RG_VEMC33_DUMMY_LOAD_MASK                            0xF
#define MT6353_RG_VEMC33_DUMMY_LOAD_SHIFT                           4
#define MT6353_RG_VEMC33_DL_EN_MASK                                 0x1
#define MT6353_RG_VEMC33_DL_EN_SHIFT                                8
#define MT6353_RG_VEMC33_CL_EN_MASK                                 0x1
#define MT6353_RG_VEMC33_CL_EN_SHIFT                                9
#define MT6353_RG_VEMC33_STB_SEL_MASK                               0x1
#define MT6353_RG_VEMC33_STB_SEL_SHIFT                              10
#define MT6353_RG_VIO28_CAL_MASK                                    0xF
#define MT6353_RG_VIO28_CAL_SHIFT                                   0
#define MT6353_RG_VIO28_NDIS_EN_MASK                                0x1
#define MT6353_RG_VIO28_NDIS_EN_SHIFT                               12
#define MT6353_RG_VIBR_CAL_MASK                                     0xF
#define MT6353_RG_VIBR_CAL_SHIFT                                    0
#define MT6353_RG_VIBR_VOSEL_MASK                                   0x7
#define MT6353_RG_VIBR_VOSEL_SHIFT                                  8
#define MT6353_RG_VIBR_NDIS_EN_MASK                                 0x1
#define MT6353_RG_VIBR_NDIS_EN_SHIFT                                12
#define MT6353_RG_VLDO28_CAL_MASK                                   0xF
#define MT6353_RG_VLDO28_CAL_SHIFT                                  0
#define MT6353_RG_VLDO28_VOSEL_MASK                                 0x7
#define MT6353_RG_VLDO28_VOSEL_SHIFT                                8
#define MT6353_RG_VLDO28_NDIS_EN_MASK                               0x1
#define MT6353_RG_VLDO28_NDIS_EN_SHIFT                              12
#define MT6353_RG_VLDO28_DUMMY_LOAD_MASK                            0xF
#define MT6353_RG_VLDO28_DUMMY_LOAD_SHIFT                           0
#define MT6353_RG_VLDO28_DL_EN_MASK                                 0x1
#define MT6353_RG_VLDO28_DL_EN_SHIFT                                4
#define MT6353_RG_VLDO28_CL_EN_MASK                                 0x1
#define MT6353_RG_VLDO28_CL_EN_SHIFT                                5
#define MT6353_RG_VMC_CAL_MASK                                      0xF
#define MT6353_RG_VMC_CAL_SHIFT                                     0
#define MT6353_RG_VMC_VOSEL_MASK                                    0x7
#define MT6353_RG_VMC_VOSEL_SHIFT                                   8
#define MT6353_RG_VMC_NDIS_EN_MASK                                  0x1
#define MT6353_RG_VMC_NDIS_EN_SHIFT                                 13
#define MT6353_RG_VMC_DUMMY_LOAD_MASK                               0xF
#define MT6353_RG_VMC_DUMMY_LOAD_SHIFT                              0
#define MT6353_RG_VMC_DL_EN_MASK                                    0x1
#define MT6353_RG_VMC_DL_EN_SHIFT                                   4
#define MT6353_RG_VMC_CL_EN_MASK                                    0x1
#define MT6353_RG_VMC_CL_EN_SHIFT                                   5
#define MT6353_RG_DLDO_RSV_H_MASK                                   0x3FF
#define MT6353_RG_DLDO_RSV_H_SHIFT                                  0
#define MT6353_RG_DLDO_RSV_L_MASK                                   0x3FF
#define MT6353_RG_DLDO_RSV_L_SHIFT                                  0
#define MT6353_RG_VCAMD_CAL_MASK                                    0xF
#define MT6353_RG_VCAMD_CAL_SHIFT                                   0
#define MT6353_RG_VCAMD_VOSEL_MASK                                  0x7
#define MT6353_RG_VCAMD_VOSEL_SHIFT                                 8
#define MT6353_RG_VCAMD_NDIS_EN_MASK                                0x1
#define MT6353_RG_VCAMD_NDIS_EN_SHIFT                               12
#define MT6353_RG_VRF18_CAL_MASK                                    0xF
#define MT6353_RG_VRF18_CAL_SHIFT                                   0
#define MT6353_RG_VRF18_NDIS_EN_MASK                                0x1
#define MT6353_RG_VRF18_NDIS_EN_SHIFT                               12
#define MT6353_RG_VRF12_CAL_MASK                                    0xF
#define MT6353_RG_VRF12_CAL_SHIFT                                   0
#define MT6353_RG_VRF12_VOSEL_MASK                                  0x7
#define MT6353_RG_VRF12_VOSEL_SHIFT                                 8
#define MT6353_RG_VRF12_NDIS_EN_MASK                                0x1
#define MT6353_RG_VRF12_NDIS_EN_SHIFT                               12
#define MT6353_RG_VRF12_STB_SEL_MASK                                0x1
#define MT6353_RG_VRF12_STB_SEL_SHIFT                               13
#define MT6353_RG_VRF12_DUMMY_LOAD_MASK                             0x1F
#define MT6353_RG_VRF12_DUMMY_LOAD_SHIFT                            0
#define MT6353_RG_VRF12_DL_EN_MASK                                  0x1
#define MT6353_RG_VRF12_DL_EN_SHIFT                                 5
#define MT6353_RG_VRF12_CL_EN_MASK                                  0x1
#define MT6353_RG_VRF12_CL_EN_SHIFT                                 6
#define MT6353_RG_VIO18_CAL_MASK                                    0xF
#define MT6353_RG_VIO18_CAL_SHIFT                                   0
#define MT6353_RG_VIO18_NDIS_EN_MASK                                0x1
#define MT6353_RG_VIO18_NDIS_EN_SHIFT                               12
#define MT6353_RG_VDRAM_CAL_MASK                                    0xF
#define MT6353_RG_VDRAM_CAL_SHIFT                                   0
#define MT6353_RG_VDRAM_VOSEL_MASK                                  0x3
#define MT6353_RG_VDRAM_VOSEL_SHIFT                                 8
#define MT6353_RG_VDRAM_NDIS_EN_MASK                                0x1
#define MT6353_RG_VDRAM_NDIS_EN_SHIFT                               11
#define MT6353_RG_VDRAM_PCUR_CAL_MASK                               0x3
#define MT6353_RG_VDRAM_PCUR_CAL_SHIFT                              12
#define MT6353_RG_VDRAM_DL_EN_MASK                                  0x1
#define MT6353_RG_VDRAM_DL_EN_SHIFT                                 14
#define MT6353_RG_VDRAM_CL_EN_MASK                                  0x1
#define MT6353_RG_VDRAM_CL_EN_SHIFT                                 15
#define MT6353_RG_VCAMIO_CAL_MASK                                   0xF
#define MT6353_RG_VCAMIO_CAL_SHIFT                                  0
#define MT6353_RG_VCAMIO_VOSEL_MASK                                 0x3
#define MT6353_RG_VCAMIO_VOSEL_SHIFT                                8
#define MT6353_RG_VCAMIO_NDIS_EN_MASK                               0x1
#define MT6353_RG_VCAMIO_NDIS_EN_SHIFT                              12
#define MT6353_RG_VCN18_CAL_MASK                                    0xF
#define MT6353_RG_VCN18_CAL_SHIFT                                   0
#define MT6353_RG_VCN18_NDIS_EN_MASK                                0x1
#define MT6353_RG_VCN18_NDIS_EN_SHIFT                               12
#define MT6353_RG_VSRAM_PROC_VOSEL_MASK                             0x7F
#define MT6353_RG_VSRAM_PROC_VOSEL_SHIFT                            0
#define MT6353_RG_VSRAM_PROC_NDIS_PLCUR_MASK                        0x3
#define MT6353_RG_VSRAM_PROC_NDIS_PLCUR_SHIFT                       7
#define MT6353_RG_VSRAM_PROC_NDIS_EN_MASK                           0x1
#define MT6353_RG_VSRAM_PROC_NDIS_EN_SHIFT                          9
#define MT6353_RG_VSRAM_PROC_PLCUR_EN_MASK                          0x1
#define MT6353_RG_VSRAM_PROC_PLCUR_EN_SHIFT                         10
#define MT6353_RG_SLDO_RSV_H_MASK                                   0x3FF
#define MT6353_RG_SLDO_RSV_H_SHIFT                                  0
#define MT6353_RG_SLDO_RSV_L_MASK                                   0x3FF
#define MT6353_RG_SLDO_RSV_L_SHIFT                                  0
#define MT6353_RG_OTP_PA_MASK                                       0x3F
#define MT6353_RG_OTP_PA_SHIFT                                      0
#define MT6353_RG_OTP_PDIN_MASK                                     0xFF
#define MT6353_RG_OTP_PDIN_SHIFT                                    0
#define MT6353_RG_OTP_PTM_MASK                                      0x3
#define MT6353_RG_OTP_PTM_SHIFT                                     0
#define MT6353_RG_OTP_PWE_MASK                                      0x3
#define MT6353_RG_OTP_PWE_SHIFT                                     0
#define MT6353_RG_OTP_PPROG_MASK                                    0x1
#define MT6353_RG_OTP_PPROG_SHIFT                                   0
#define MT6353_RG_OTP_PWE_SRC_MASK                                  0x1
#define MT6353_RG_OTP_PWE_SRC_SHIFT                                 0
#define MT6353_RG_OTP_PROG_PKEY_MASK                                0xFFFF
#define MT6353_RG_OTP_PROG_PKEY_SHIFT                               0
#define MT6353_RG_OTP_RD_PKEY_MASK                                  0xFFFF
#define MT6353_RG_OTP_RD_PKEY_SHIFT                                 0
#define MT6353_RG_OTP_RD_TRIG_MASK                                  0x1
#define MT6353_RG_OTP_RD_TRIG_SHIFT                                 0
#define MT6353_RG_RD_RDY_BYPASS_MASK                                0x1
#define MT6353_RG_RD_RDY_BYPASS_SHIFT                               0
#define MT6353_RG_SKIP_OTP_OUT_MASK                                 0x1
#define MT6353_RG_SKIP_OTP_OUT_SHIFT                                0
#define MT6353_RG_OTP_RD_SW_MASK                                    0x1
#define MT6353_RG_OTP_RD_SW_SHIFT                                   0
#define MT6353_RG_OTP_DOUT_SW_MASK                                  0xFFFF
#define MT6353_RG_OTP_DOUT_SW_SHIFT                                 0
#define MT6353_RG_OTP_RD_BUSY_MASK                                  0x1
#define MT6353_RG_OTP_RD_BUSY_SHIFT                                 0
#define MT6353_RG_OTP_RD_ACK_MASK                                   0x1
#define MT6353_RG_OTP_RD_ACK_SHIFT                                  2
#define MT6353_RG_OTP_PA_SW_MASK                                    0x1F
#define MT6353_RG_OTP_PA_SW_SHIFT                                   0
#define MT6353_RG_OTP_DOUT_0_15_MASK                                0xFFFF
#define MT6353_RG_OTP_DOUT_0_15_SHIFT                               0
#define MT6353_RG_OTP_DOUT_16_31_MASK                               0xFFFF
#define MT6353_RG_OTP_DOUT_16_31_SHIFT                              0
#define MT6353_RG_OTP_DOUT_32_47_MASK                               0xFFFF
#define MT6353_RG_OTP_DOUT_32_47_SHIFT                              0
#define MT6353_RG_OTP_DOUT_48_63_MASK                               0xFFFF
#define MT6353_RG_OTP_DOUT_48_63_SHIFT                              0
#define MT6353_RG_OTP_DOUT_64_79_MASK                               0xFFFF
#define MT6353_RG_OTP_DOUT_64_79_SHIFT                              0
#define MT6353_RG_OTP_DOUT_80_95_MASK                               0xFFFF
#define MT6353_RG_OTP_DOUT_80_95_SHIFT                              0
#define MT6353_RG_OTP_DOUT_96_111_MASK                              0xFFFF
#define MT6353_RG_OTP_DOUT_96_111_SHIFT                             0
#define MT6353_RG_OTP_DOUT_112_127_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_112_127_SHIFT                            0
#define MT6353_RG_OTP_DOUT_128_143_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_128_143_SHIFT                            0
#define MT6353_RG_OTP_DOUT_144_159_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_144_159_SHIFT                            0
#define MT6353_RG_OTP_DOUT_160_175_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_160_175_SHIFT                            0
#define MT6353_RG_OTP_DOUT_176_191_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_176_191_SHIFT                            0
#define MT6353_RG_OTP_DOUT_192_207_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_192_207_SHIFT                            0
#define MT6353_RG_OTP_DOUT_208_223_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_208_223_SHIFT                            0
#define MT6353_RG_OTP_DOUT_224_239_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_224_239_SHIFT                            0
#define MT6353_RG_OTP_DOUT_240_255_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_240_255_SHIFT                            0
#define MT6353_RG_OTP_DOUT_256_271_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_256_271_SHIFT                            0
#define MT6353_RG_OTP_DOUT_272_287_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_272_287_SHIFT                            0
#define MT6353_RG_OTP_DOUT_288_303_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_288_303_SHIFT                            0
#define MT6353_RG_OTP_DOUT_304_319_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_304_319_SHIFT                            0
#define MT6353_RG_OTP_DOUT_320_335_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_320_335_SHIFT                            0
#define MT6353_RG_OTP_DOUT_336_351_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_336_351_SHIFT                            0
#define MT6353_RG_OTP_DOUT_352_367_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_352_367_SHIFT                            0
#define MT6353_RG_OTP_DOUT_368_383_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_368_383_SHIFT                            0
#define MT6353_RG_OTP_DOUT_384_399_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_384_399_SHIFT                            0
#define MT6353_RG_OTP_DOUT_400_415_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_400_415_SHIFT                            0
#define MT6353_RG_OTP_DOUT_416_431_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_416_431_SHIFT                            0
#define MT6353_RG_OTP_DOUT_432_447_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_432_447_SHIFT                            0
#define MT6353_RG_OTP_DOUT_448_463_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_448_463_SHIFT                            0
#define MT6353_RG_OTP_DOUT_464_479_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_464_479_SHIFT                            0
#define MT6353_RG_OTP_DOUT_480_495_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_480_495_SHIFT                            0
#define MT6353_RG_OTP_DOUT_496_511_MASK                             0xFFFF
#define MT6353_RG_OTP_DOUT_496_511_SHIFT                            0
#define MT6353_RG_OTP_VAL_0_15_MASK                                 0xFFFF
#define MT6353_RG_OTP_VAL_0_15_SHIFT                                0
#define MT6353_RG_OTP_VAL_16_31_MASK                                0xFFFF
#define MT6353_RG_OTP_VAL_16_31_SHIFT                               0
#define MT6353_RG_OTP_VAL_32_47_MASK                                0xFFFF
#define MT6353_RG_OTP_VAL_32_47_SHIFT                               0
#define MT6353_RG_OTP_VAL_48_63_MASK                                0xFFFF
#define MT6353_RG_OTP_VAL_48_63_SHIFT                               0
#define MT6353_RG_OTP_VAL_64_79_MASK                                0xFFFF
#define MT6353_RG_OTP_VAL_64_79_SHIFT                               0
#define MT6353_RG_OTP_VAL_80_95_MASK                                0xFFFF
#define MT6353_RG_OTP_VAL_80_95_SHIFT                               0
#define MT6353_RG_OTP_VAL_96_111_MASK                               0xFFFF
#define MT6353_RG_OTP_VAL_96_111_SHIFT                              0
#define MT6353_RG_OTP_VAL_112_127_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_112_127_SHIFT                             0
#define MT6353_RG_OTP_VAL_128_143_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_128_143_SHIFT                             0
#define MT6353_RG_OTP_VAL_144_159_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_144_159_SHIFT                             0
#define MT6353_RG_OTP_VAL_160_175_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_160_175_SHIFT                             0
#define MT6353_RG_OTP_VAL_176_191_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_176_191_SHIFT                             0
#define MT6353_RG_OTP_VAL_192_207_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_192_207_SHIFT                             0
#define MT6353_RG_OTP_VAL_208_223_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_208_223_SHIFT                             0
#define MT6353_RG_OTP_VAL_224_239_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_224_239_SHIFT                             0
#define MT6353_RG_OTP_VAL_240_255_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_240_255_SHIFT                             0
#define MT6353_RG_OTP_VAL_256_271_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_256_271_SHIFT                             0
#define MT6353_RG_OTP_VAL_272_287_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_272_287_SHIFT                             0
#define MT6353_RG_OTP_VAL_288_303_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_288_303_SHIFT                             0
#define MT6353_RG_OTP_VAL_304_319_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_304_319_SHIFT                             0
#define MT6353_RG_OTP_VAL_320_335_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_320_335_SHIFT                             0
#define MT6353_RG_OTP_VAL_336_351_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_336_351_SHIFT                             0
#define MT6353_RG_OTP_VAL_352_367_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_352_367_SHIFT                             0
#define MT6353_RG_OTP_VAL_368_383_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_368_383_SHIFT                             0
#define MT6353_RG_OTP_VAL_384_399_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_384_399_SHIFT                             0
#define MT6353_RG_OTP_VAL_400_415_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_400_415_SHIFT                             0
#define MT6353_RG_OTP_VAL_416_431_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_416_431_SHIFT                             0
#define MT6353_RG_OTP_VAL_432_447_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_432_447_SHIFT                             0
#define MT6353_RG_OTP_VAL_448_463_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_448_463_SHIFT                             0
#define MT6353_RG_OTP_VAL_464_479_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_464_479_SHIFT                             0
#define MT6353_RG_OTP_VAL_480_495_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_480_495_SHIFT                             0
#define MT6353_RG_OTP_VAL_496_511_MASK                              0xFFFF
#define MT6353_RG_OTP_VAL_496_511_SHIFT                             0
#define MT6353_MIX_EOSC32_STP_LPDTB_MASK                            0x1
#define MT6353_MIX_EOSC32_STP_LPDTB_SHIFT                           1
#define MT6353_MIX_EOSC32_STP_LPDEN_MASK                            0x1
#define MT6353_MIX_EOSC32_STP_LPDEN_SHIFT                           2
#define MT6353_MIX_XOSC32_STP_PWDB_MASK                             0x1
#define MT6353_MIX_XOSC32_STP_PWDB_SHIFT                            3
#define MT6353_MIX_XOSC32_STP_LPDTB_MASK                            0x1
#define MT6353_MIX_XOSC32_STP_LPDTB_SHIFT                           4
#define MT6353_MIX_XOSC32_STP_LPDEN_MASK                            0x1
#define MT6353_MIX_XOSC32_STP_LPDEN_SHIFT                           5
#define MT6353_MIX_XOSC32_STP_LPDRST_MASK                           0x1
#define MT6353_MIX_XOSC32_STP_LPDRST_SHIFT                          6
#define MT6353_MIX_XOSC32_STP_CALI_MASK                             0x1F
#define MT6353_MIX_XOSC32_STP_CALI_SHIFT                            7
#define MT6353_STMP_MODE_MASK                                       0x1
#define MT6353_STMP_MODE_SHIFT                                      12
#define MT6353_MIX_EOSC32_STP_CHOP_EN_MASK                          0x1
#define MT6353_MIX_EOSC32_STP_CHOP_EN_SHIFT                         0
#define MT6353_MIX_DCXO_STP_LVSH_EN_MASK                            0x1
#define MT6353_MIX_DCXO_STP_LVSH_EN_SHIFT                           1
#define MT6353_MIX_PMU_STP_DDLO_VRTC_MASK                           0x1
#define MT6353_MIX_PMU_STP_DDLO_VRTC_SHIFT                          2
#define MT6353_MIX_PMU_STP_DDLO_VRTC_EN_MASK                        0x1
#define MT6353_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT                       3
#define MT6353_MIX_RTC_STP_XOSC32_ENB_MASK                          0x1
#define MT6353_MIX_RTC_STP_XOSC32_ENB_SHIFT                         4
#define MT6353_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK                 0x1
#define MT6353_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT                5
#define MT6353_MIX_EOSC32_STP_RSV_MASK                              0x3
#define MT6353_MIX_EOSC32_STP_RSV_SHIFT                             6
#define MT6353_MIX_EOSC32_VCT_EN_MASK                               0x1
#define MT6353_MIX_EOSC32_VCT_EN_SHIFT                              8
#define MT6353_MIX_EOSC32_OPT_MASK                                  0x3
#define MT6353_MIX_EOSC32_OPT_SHIFT                                 9
#define MT6353_MIX_DCXO_STP_LVSH_EN_INT_MASK                        0x1
#define MT6353_MIX_DCXO_STP_LVSH_EN_INT_SHIFT                       11
#define MT6353_MIX_RTC_GPIO_COREDETB_MASK                           0x1
#define MT6353_MIX_RTC_GPIO_COREDETB_SHIFT                          12
#define MT6353_MIX_RTC_GPIO_F32KOB_MASK                             0x1
#define MT6353_MIX_RTC_GPIO_F32KOB_SHIFT                            13
#define MT6353_MIX_RTC_GPIO_GPO_MASK                                0x1
#define MT6353_MIX_RTC_GPIO_GPO_SHIFT                               14
#define MT6353_MIX_RTC_GPIO_OE_MASK                                 0x1
#define MT6353_MIX_RTC_GPIO_OE_SHIFT                                15
#define MT6353_MIX_RTC_STP_DEBUG_OUT_MASK                           0x3
#define MT6353_MIX_RTC_STP_DEBUG_OUT_SHIFT                          0
#define MT6353_MIX_RTC_STP_DEBUG_SEL_MASK                           0x3
#define MT6353_MIX_RTC_STP_DEBUG_SEL_SHIFT                          4
#define MT6353_MIX_RTC_STP_K_EOSC32_EN_MASK                         0x1
#define MT6353_MIX_RTC_STP_K_EOSC32_EN_SHIFT                        7
#define MT6353_MIX_RTC_STP_EMBCK_SEL_MASK                           0x1
#define MT6353_MIX_RTC_STP_EMBCK_SEL_SHIFT                          8
#define MT6353_MIX_STP_BBWAKEUP_MASK                                0x1
#define MT6353_MIX_STP_BBWAKEUP_SHIFT                               9
#define MT6353_MIX_STP_RTC_DDLO_MASK                                0x1
#define MT6353_MIX_STP_RTC_DDLO_SHIFT                               10
#define MT6353_MIX_RTC_XOSC32_ENB_MASK                              0x1
#define MT6353_MIX_RTC_XOSC32_ENB_SHIFT                             11
#define MT6353_MIX_EFUSE_XOSC32_ENB_OPT_MASK                        0x1
#define MT6353_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT                       12
#define MT6353_FG_ON_MASK                                           0x1
#define MT6353_FG_ON_SHIFT                                          0
#define MT6353_FG_CAL_MASK                                          0x3
#define MT6353_FG_CAL_SHIFT                                         2
#define MT6353_FG_AUTOCALRATE_MASK                                  0x7
#define MT6353_FG_AUTOCALRATE_SHIFT                                 4
#define MT6353_FG_SW_CR_MASK                                        0x1
#define MT6353_FG_SW_CR_SHIFT                                       8
#define MT6353_FG_SW_READ_PRE_MASK                                  0x1
#define MT6353_FG_SW_READ_PRE_SHIFT                                 9
#define MT6353_FG_LATCHDATA_ST_MASK                                 0x1
#define MT6353_FG_LATCHDATA_ST_SHIFT                                10
#define MT6353_FG_SW_CLEAR_MASK                                     0x1
#define MT6353_FG_SW_CLEAR_SHIFT                                    11
#define MT6353_FG_OFFSET_RST_MASK                                   0x1
#define MT6353_FG_OFFSET_RST_SHIFT                                  12
#define MT6353_FG_TIME_RST_MASK                                     0x1
#define MT6353_FG_TIME_RST_SHIFT                                    13
#define MT6353_FG_CHARGE_RST_MASK                                   0x1
#define MT6353_FG_CHARGE_RST_SHIFT                                  14
#define MT6353_FG_SW_RSTCLR_MASK                                    0x1
#define MT6353_FG_SW_RSTCLR_SHIFT                                   15
#define MT6353_FG_CAR_34_19_MASK                                    0xFFFF
#define MT6353_FG_CAR_34_19_SHIFT                                   0
#define MT6353_FG_CAR_18_03_MASK                                    0xFFFF
#define MT6353_FG_CAR_18_03_SHIFT                                   0
#define MT6353_FG_CAR_02_00_MASK                                    0x7
#define MT6353_FG_CAR_02_00_SHIFT                                   0
#define MT6353_FG_NTER_32_17_MASK                                   0xFFFF
#define MT6353_FG_NTER_32_17_SHIFT                                  0
#define MT6353_FG_NTER_16_01_MASK                                   0xFFFF
#define MT6353_FG_NTER_16_01_SHIFT                                  0
#define MT6353_FG_NTER_00_MASK                                      0x1
#define MT6353_FG_NTER_00_SHIFT                                     0
#define MT6353_FG_BLTR_31_16_MASK                                   0xFFFF
#define MT6353_FG_BLTR_31_16_SHIFT                                  0
#define MT6353_FG_BLTR_15_00_MASK                                   0xFFFF
#define MT6353_FG_BLTR_15_00_SHIFT                                  0
#define MT6353_FG_BFTR_31_16_MASK                                   0xFFFF
#define MT6353_FG_BFTR_31_16_SHIFT                                  0
#define MT6353_FG_BFTR_15_00_MASK                                   0xFFFF
#define MT6353_FG_BFTR_15_00_SHIFT                                  0
#define MT6353_FG_CURRENT_OUT_MASK                                  0xFFFF
#define MT6353_FG_CURRENT_OUT_SHIFT                                 0
#define MT6353_FG_ADJUST_OFFSET_VALUE_MASK                          0xFFFF
#define MT6353_FG_ADJUST_OFFSET_VALUE_SHIFT                         0
#define MT6353_FG_OFFSET_MASK                                       0xFFFF
#define MT6353_FG_OFFSET_SHIFT                                      0
#define MT6353_RG_FGANALOGTEST_MASK                                 0xF
#define MT6353_RG_FGANALOGTEST_SHIFT                                0
#define MT6353_RG_FGINTMODE_MASK                                    0x1
#define MT6353_RG_FGINTMODE_SHIFT                                   4
#define MT6353_RG_SPARE_MASK                                        0xFF
#define MT6353_RG_SPARE_SHIFT                                       5
#define MT6353_FG_OSR_MASK                                          0xF
#define MT6353_FG_OSR_SHIFT                                         0
#define MT6353_FG_ADJ_OFFSET_EN_MASK                                0x1
#define MT6353_FG_ADJ_OFFSET_EN_SHIFT                               8
#define MT6353_FG_ADC_AUTORST_MASK                                  0x1
#define MT6353_FG_ADC_AUTORST_SHIFT                                 9
#define MT6353_FG_FIR1BYPASS_MASK                                   0x1
#define MT6353_FG_FIR1BYPASS_SHIFT                                  0
#define MT6353_FG_FIR2BYPASS_MASK                                   0x1
#define MT6353_FG_FIR2BYPASS_SHIFT                                  1
#define MT6353_FG_L_CUR_INT_STS_MASK                                0x1
#define MT6353_FG_L_CUR_INT_STS_SHIFT                               2
#define MT6353_FG_H_CUR_INT_STS_MASK                                0x1
#define MT6353_FG_H_CUR_INT_STS_SHIFT                               3
#define MT6353_FG_L_INT_STS_MASK                                    0x1
#define MT6353_FG_L_INT_STS_SHIFT                                   4
#define MT6353_FG_H_INT_STS_MASK                                    0x1
#define MT6353_FG_H_INT_STS_SHIFT                                   5
#define MT6353_FG_ADC_RSTDETECT_MASK                                0x1
#define MT6353_FG_ADC_RSTDETECT_SHIFT                               7
#define MT6353_FG_SLP_EN_MASK                                       0x1
#define MT6353_FG_SLP_EN_SHIFT                                      8
#define MT6353_FG_ZCV_DET_EN_MASK                                   0x1
#define MT6353_FG_ZCV_DET_EN_SHIFT                                  9
#define MT6353_RG_FG_AUXADC_R_MASK                                  0x1
#define MT6353_RG_FG_AUXADC_R_SHIFT                                 10
#define MT6353_DA_FGADC_EN_MASK                                     0x1
#define MT6353_DA_FGADC_EN_SHIFT                                    12
#define MT6353_DA_FGCAL_EN_MASK                                     0x1
#define MT6353_DA_FGCAL_EN_SHIFT                                    13
#define MT6353_DA_FG_RST_MASK                                       0x1
#define MT6353_DA_FG_RST_SHIFT                                      14
#define MT6353_FG_CIC2_MASK                                         0xFFFF
#define MT6353_FG_CIC2_SHIFT                                        0
#define MT6353_FG_SLP_CUR_TH_MASK                                   0xFFFF
#define MT6353_FG_SLP_CUR_TH_SHIFT                                  0
#define MT6353_FG_SLP_TIME_MASK                                     0xFF
#define MT6353_FG_SLP_TIME_SHIFT                                    0
#define MT6353_FG_SRCVOLTEN_FTIME_MASK                              0xFF
#define MT6353_FG_SRCVOLTEN_FTIME_SHIFT                             0
#define MT6353_FG_DET_TIME_MASK                                     0xFF
#define MT6353_FG_DET_TIME_SHIFT                                    8
#define MT6353_FG_ZCV_CAR_34_19_MASK                                0xFFFF
#define MT6353_FG_ZCV_CAR_34_19_SHIFT                               0
#define MT6353_FG_ZCV_CAR_18_03_MASK                                0xFFFF
#define MT6353_FG_ZCV_CAR_18_03_SHIFT                               0
#define MT6353_FG_ZCV_CAR_02_00_MASK                                0x7
#define MT6353_FG_ZCV_CAR_02_00_SHIFT                               0
#define MT6353_FG_ZCV_CURR_MASK                                     0xFFFF
#define MT6353_FG_ZCV_CURR_SHIFT                                    0
#define MT6353_FG_R_CURR_MASK                                       0xFFFF
#define MT6353_FG_R_CURR_SHIFT                                      0
#define MT6353_FG_MODE_MASK                                         0x1
#define MT6353_FG_MODE_SHIFT                                        0
#define MT6353_FG_RST_SW_MASK                                       0x1
#define MT6353_FG_RST_SW_SHIFT                                      1
#define MT6353_FG_FGCAL_EN_SW_MASK                                  0x1
#define MT6353_FG_FGCAL_EN_SW_SHIFT                                 2
#define MT6353_FG_FGADC_EN_SW_MASK                                  0x1
#define MT6353_FG_FGADC_EN_SW_SHIFT                                 3
#define MT6353_FG_RSV1_MASK                                         0xF
#define MT6353_FG_RSV1_SHIFT                                        4
#define MT6353_FG_TEST_MODE0_MASK                                   0x1
#define MT6353_FG_TEST_MODE0_SHIFT                                  14
#define MT6353_FG_TEST_MODE1_MASK                                   0x1
#define MT6353_FG_TEST_MODE1_SHIFT                                  15
#define MT6353_FG_GAIN_MASK                                         0x1FFF
#define MT6353_FG_GAIN_SHIFT                                        0
#define MT6353_FG_CUR_HTH_MASK                                      0xFFFF
#define MT6353_FG_CUR_HTH_SHIFT                                     0
#define MT6353_FG_CUR_LTH_MASK                                      0xFFFF
#define MT6353_FG_CUR_LTH_SHIFT                                     0
#define MT6353_FG_ZCV_DET_TIME_MASK                                 0x3F
#define MT6353_FG_ZCV_DET_TIME_SHIFT                                0
#define MT6353_FG_ZCV_CAR_TH_33_19_MASK                             0x7FFF
#define MT6353_FG_ZCV_CAR_TH_33_19_SHIFT                            0
#define MT6353_FG_ZCV_CAR_TH_18_03_MASK                             0xFFFF
#define MT6353_FG_ZCV_CAR_TH_18_03_SHIFT                            0
#define MT6353_FG_ZCV_CAR_TH_02_00_MASK                             0x7
#define MT6353_FG_ZCV_CAR_TH_02_00_SHIFT                            0
#define MT6353_SYSTEM_INFO_CON0_MASK                                0xFFFF
#define MT6353_SYSTEM_INFO_CON0_SHIFT                               0
#define MT6353_SYSTEM_INFO_CON1_MASK                                0xFFFF
#define MT6353_SYSTEM_INFO_CON1_SHIFT                               0
#define MT6353_SYSTEM_INFO_CON2_MASK                                0xFFFF
#define MT6353_SYSTEM_INFO_CON2_SHIFT                               0
#define MT6353_SYSTEM_INFO_CON3_MASK                                0xFFFF
#define MT6353_SYSTEM_INFO_CON3_SHIFT                               0
#define MT6353_SYSTEM_INFO_CON4_MASK                                0xFFFF
#define MT6353_SYSTEM_INFO_CON4_SHIFT                               0
#define MT6353_RG_AUDDACLPWRUP_VAUDP15_MASK                         0x1
#define MT6353_RG_AUDDACLPWRUP_VAUDP15_SHIFT                        0
#define MT6353_RG_AUDDACRPWRUP_VAUDP15_MASK                         0x1
#define MT6353_RG_AUDDACRPWRUP_VAUDP15_SHIFT                        1
#define MT6353_RG_AUD_DAC_PWR_UP_VA28_MASK                          0x1
#define MT6353_RG_AUD_DAC_PWR_UP_VA28_SHIFT                         2
#define MT6353_RG_AUD_DAC_PWL_UP_VA28_MASK                          0x1
#define MT6353_RG_AUD_DAC_PWL_UP_VA28_SHIFT                         3
#define MT6353_RG_AUDHSPWRUP_VAUDP15_MASK                           0x1
#define MT6353_RG_AUDHSPWRUP_VAUDP15_SHIFT                          4
#define MT6353_RG_AUDHPLPWRUP_VAUDP15_MASK                          0x1
#define MT6353_RG_AUDHPLPWRUP_VAUDP15_SHIFT                         5
#define MT6353_RG_AUDHPRPWRUP_VAUDP15_MASK                          0x1
#define MT6353_RG_AUDHPRPWRUP_VAUDP15_SHIFT                         6
#define MT6353_RG_AUDHSMUXINPUTSEL_VAUDP15_MASK                     0x3
#define MT6353_RG_AUDHSMUXINPUTSEL_VAUDP15_SHIFT                    7
#define MT6353_RG_AUDHPLMUXINPUTSEL_VAUDP15_MASK                    0x3
#define MT6353_RG_AUDHPLMUXINPUTSEL_VAUDP15_SHIFT                   9
#define MT6353_RG_AUDHPRMUXINPUTSEL_VAUDP15_MASK                    0x3
#define MT6353_RG_AUDHPRMUXINPUTSEL_VAUDP15_SHIFT                   11
#define MT6353_RG_AUDHSSCDISABLE_VAUDP15_MASK                       0x1
#define MT6353_RG_AUDHSSCDISABLE_VAUDP15_SHIFT                      13
#define MT6353_RG_AUDHPLSCDISABLE_VAUDP15_MASK                      0x1
#define MT6353_RG_AUDHPLSCDISABLE_VAUDP15_SHIFT                     14
#define MT6353_RG_AUDHPRSCDISABLE_VAUDP15_MASK                      0x1
#define MT6353_RG_AUDHPRSCDISABLE_VAUDP15_SHIFT                     15
#define MT6353_RG_AUDHPLBSCCURRENT_VAUDP15_MASK                     0x1
#define MT6353_RG_AUDHPLBSCCURRENT_VAUDP15_SHIFT                    0
#define MT6353_RG_AUDHPRBSCCURRENT_VAUDP15_MASK                     0x1
#define MT6353_RG_AUDHPRBSCCURRENT_VAUDP15_SHIFT                    1
#define MT6353_RG_AUDHSBSCCURRENT_VAUDP15_MASK                      0x1
#define MT6353_RG_AUDHSBSCCURRENT_VAUDP15_SHIFT                     2
#define MT6353_RG_AUDHPSTARTUP_VAUDP15_MASK                         0x1
#define MT6353_RG_AUDHPSTARTUP_VAUDP15_SHIFT                        3
#define MT6353_RG_AUDHSSTARTUP_VAUDP15_MASK                         0x1
#define MT6353_RG_AUDHSSTARTUP_VAUDP15_SHIFT                        4
#define MT6353_RG_PRECHARGEBUF_EN_VAUDP15_MASK                      0x1
#define MT6353_RG_PRECHARGEBUF_EN_VAUDP15_SHIFT                     5
#define MT6353_RG_HPINPUTSTBENH_VAUDP15_MASK                        0x1
#define MT6353_RG_HPINPUTSTBENH_VAUDP15_SHIFT                       6
#define MT6353_RG_HPOUTPUTSTBENH_VAUDP15_MASK                       0x1
#define MT6353_RG_HPOUTPUTSTBENH_VAUDP15_SHIFT                      7
#define MT6353_RG_HPINPUTRESET0_VAUDP15_MASK                        0x1
#define MT6353_RG_HPINPUTRESET0_VAUDP15_SHIFT                       8
#define MT6353_RG_HPOUTPUTRESET0_VAUDP15_MASK                       0x1
#define MT6353_RG_HPOUTPUTRESET0_VAUDP15_SHIFT                      9
#define MT6353_RG_HPOUT_SHORTVCM_VAUDP15_MASK                       0x1
#define MT6353_RG_HPOUT_SHORTVCM_VAUDP15_SHIFT                      10
#define MT6353_RG_HSINPUTSTBENH_VAUDP15_MASK                        0x1
#define MT6353_RG_HSINPUTSTBENH_VAUDP15_SHIFT                       11
#define MT6353_RG_HSOUTPUTSTBENH_VAUDP15_MASK                       0x1
#define MT6353_RG_HSOUTPUTSTBENH_VAUDP15_SHIFT                      12
#define MT6353_RG_HSINPUTRESET0_VAUDP15_MASK                        0x1
#define MT6353_RG_HSINPUTRESET0_VAUDP15_SHIFT                       13
#define MT6353_RG_HSOUTPUTRESET0_VAUDP15_MASK                       0x1
#define MT6353_RG_HSOUTPUTRESET0_VAUDP15_SHIFT                      14
#define MT6353_RG_HPOUTSTB_RSEL_VAUDP15_MASK                        0x3
#define MT6353_RG_HPOUTSTB_RSEL_VAUDP15_SHIFT                       0
#define MT6353_RG_HSOUT_SHORTVCM_VAUDP15_MASK                       0x1
#define MT6353_RG_HSOUT_SHORTVCM_VAUDP15_SHIFT                      2
#define MT6353_RG_AUDHPLTRIM_VAUDP15_MASK                           0xF
#define MT6353_RG_AUDHPLTRIM_VAUDP15_SHIFT                          3
#define MT6353_RG_AUDHPRTRIM_VAUDP15_MASK                           0xF
#define MT6353_RG_AUDHPRTRIM_VAUDP15_SHIFT                          7
#define MT6353_RG_AUDHPTRIM_EN_VAUDP15_MASK                         0x1
#define MT6353_RG_AUDHPTRIM_EN_VAUDP15_SHIFT                        11
#define MT6353_RG_AUDHPLFINETRIM_VAUDP15_MASK                       0x3
#define MT6353_RG_AUDHPLFINETRIM_VAUDP15_SHIFT                      12
#define MT6353_RG_AUDHPRFINETRIM_VAUDP15_MASK                       0x3
#define MT6353_RG_AUDHPRFINETRIM_VAUDP15_SHIFT                      14
#define MT6353_RG_AUDTRIMBUF_EN_VAUDP15_MASK                        0x1
#define MT6353_RG_AUDTRIMBUF_EN_VAUDP15_SHIFT                       0
#define MT6353_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP15_MASK               0xF
#define MT6353_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP15_SHIFT              1
#define MT6353_RG_AUDTRIMBUF_GAINSEL_VAUDP15_MASK                   0x3
#define MT6353_RG_AUDTRIMBUF_GAINSEL_VAUDP15_SHIFT                  5
#define MT6353_RG_AUDHPSPKDET_EN_VAUDP15_MASK                       0x1
#define MT6353_RG_AUDHPSPKDET_EN_VAUDP15_SHIFT                      7
#define MT6353_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP15_MASK              0x3
#define MT6353_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP15_SHIFT             8
#define MT6353_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP15_MASK             0x3
#define MT6353_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP15_SHIFT            10
#define MT6353_RG_ABIDEC_RESERVED_VA28_MASK                         0xFF
#define MT6353_RG_ABIDEC_RESERVED_VA28_SHIFT                        0
#define MT6353_RG_ABIDEC_RESERVED_VAUDP15_MASK                      0xFF
#define MT6353_RG_ABIDEC_RESERVED_VAUDP15_SHIFT                     8
#define MT6353_RG_AUDBIASADJ_0_VAUDP15_MASK                         0x3F
#define MT6353_RG_AUDBIASADJ_0_VAUDP15_SHIFT                        4
#define MT6353_RG_AUDBIASADJ_1_VAUDP15_MASK                         0x3F
#define MT6353_RG_AUDBIASADJ_1_VAUDP15_SHIFT                        10
#define MT6353_RG_AUDIBIASPWRDN_VAUDP15_MASK                        0x1
#define MT6353_RG_AUDIBIASPWRDN_VAUDP15_SHIFT                       0
#define MT6353_RG_RSTB_DECODER_VA28_MASK                            0x1
#define MT6353_RG_RSTB_DECODER_VA28_SHIFT                           1
#define MT6353_RG_RSTB_ENCODER_VA28_MASK                            0x1
#define MT6353_RG_RSTB_ENCODER_VA28_SHIFT                           2
#define MT6353_RG_SEL_DECODER_96K_VA28_MASK                         0x1
#define MT6353_RG_SEL_DECODER_96K_VA28_SHIFT                        3
#define MT6353_RG_SEL_ENCODER_96K_VA28_MASK                         0x1
#define MT6353_RG_SEL_ENCODER_96K_VA28_SHIFT                        4
#define MT6353_RG_SEL_DELAY_VCORE_MASK                              0x1
#define MT6353_RG_SEL_DELAY_VCORE_SHIFT                             5
#define MT6353_RG_HCLDO_EN_VA18_MASK                                0x1
#define MT6353_RG_HCLDO_EN_VA18_SHIFT                               6
#define MT6353_RG_LCLDO_EN_VA18_MASK                                0x1
#define MT6353_RG_LCLDO_EN_VA18_SHIFT                               7
#define MT6353_RG_LCLDO_ENC_EN_VA28_MASK                            0x1
#define MT6353_RG_LCLDO_ENC_EN_VA28_SHIFT                           8
#define MT6353_RG_VA33REFGEN_EN_VA18_MASK                           0x1
#define MT6353_RG_VA33REFGEN_EN_VA18_SHIFT                          9
#define MT6353_RG_HCLDO_PDDIS_EN_VA18_MASK                          0x1
#define MT6353_RG_HCLDO_PDDIS_EN_VA18_SHIFT                         10
#define MT6353_RG_HCLDO_REMOTE_SENSE_VA18_MASK                      0x1
#define MT6353_RG_HCLDO_REMOTE_SENSE_VA18_SHIFT                     11
#define MT6353_RG_LCLDO_PDDIS_EN_VA18_MASK                          0x1
#define MT6353_RG_LCLDO_PDDIS_EN_VA18_SHIFT                         12
#define MT6353_RG_LCLDO_REMOTE_SENSE_VA18_MASK                      0x1
#define MT6353_RG_LCLDO_REMOTE_SENSE_VA18_SHIFT                     13
#define MT6353_RG_LCLDO_VOSEL_VA18_MASK                             0x1
#define MT6353_RG_LCLDO_VOSEL_VA18_SHIFT                            14
#define MT6353_RG_HCLDO_VOSEL_VA18_MASK                             0x1
#define MT6353_RG_HCLDO_VOSEL_VA18_SHIFT                            15
#define MT6353_RG_LCLDO_ENC_PDDIS_EN_VA28_MASK                      0x1
#define MT6353_RG_LCLDO_ENC_PDDIS_EN_VA28_SHIFT                     0
#define MT6353_RG_LCLDO_ENC_REMOTE_SENSE_VA28_MASK                  0x1
#define MT6353_RG_LCLDO_ENC_REMOTE_SENSE_VA28_SHIFT                 1
#define MT6353_RG_VA28REFGEN_EN_VA28_MASK                           0x1
#define MT6353_RG_VA28REFGEN_EN_VA28_SHIFT                          2
#define MT6353_RG_AUDPMU_RESERVED_VA28_MASK                         0xF
#define MT6353_RG_AUDPMU_RESERVED_VA28_SHIFT                        3
#define MT6353_RG_AUDPMU_RESERVED_VA18_MASK                         0xF
#define MT6353_RG_AUDPMU_RESERVED_VA18_SHIFT                        7
#define MT6353_RG_AUDPMU_RESERVED_VAUDP15_MASK                      0xF
#define MT6353_RG_AUDPMU_RESERVED_VAUDP15_SHIFT                     11
#define MT6353_RG_NVREG_EN_VAUDP15_MASK                             0x1
#define MT6353_RG_NVREG_EN_VAUDP15_SHIFT                            15
#define MT6353_RG_NVREG_PULL0V_VAUDP15_MASK                         0x1
#define MT6353_RG_NVREG_PULL0V_VAUDP15_SHIFT                        0
#define MT6353_RG_AUDGLB_PWRDN_VA28_MASK                            0x1
#define MT6353_RG_AUDGLB_PWRDN_VA28_SHIFT                           1
#define MT6353_RG_AUDPREAMPLON_MASK                                 0x1
#define MT6353_RG_AUDPREAMPLON_SHIFT                                0
#define MT6353_RG_AUDPREAMPLDCCEN_MASK                              0x1
#define MT6353_RG_AUDPREAMPLDCCEN_SHIFT                             1
#define MT6353_RG_AUDPREAMPLDCRPECHARGE_MASK                        0x1
#define MT6353_RG_AUDPREAMPLDCRPECHARGE_SHIFT                       2
#define MT6353_RG_AUDPREAMPLPGATEST_MASK                            0x1
#define MT6353_RG_AUDPREAMPLPGATEST_SHIFT                           3
#define MT6353_RG_AUDPREAMPLVSCALE_MASK                             0x3
#define MT6353_RG_AUDPREAMPLVSCALE_SHIFT                            4
#define MT6353_RG_AUDPREAMPLINPUTSEL_MASK                           0x3
#define MT6353_RG_AUDPREAMPLINPUTSEL_SHIFT                          6
#define MT6353_RG_AUDADCLPWRUP_MASK                                 0x1
#define MT6353_RG_AUDADCLPWRUP_SHIFT                                8
#define MT6353_RG_AUDADCLINPUTSEL_MASK                              0x3
#define MT6353_RG_AUDADCLINPUTSEL_SHIFT                             9
#define MT6353_RG_AUDPREAMPRON_MASK                                 0x1
#define MT6353_RG_AUDPREAMPRON_SHIFT                                0
#define MT6353_RG_AUDPREAMPRDCCEN_MASK                              0x1
#define MT6353_RG_AUDPREAMPRDCCEN_SHIFT                             1
#define MT6353_RG_AUDPREAMPRDCRPECHARGE_MASK                        0x1
#define MT6353_RG_AUDPREAMPRDCRPECHARGE_SHIFT                       2
#define MT6353_RG_AUDPREAMPRPGATEST_MASK                            0x1
#define MT6353_RG_AUDPREAMPRPGATEST_SHIFT                           3
#define MT6353_RG_AUDPREAMPRVSCALE_MASK                             0x3
#define MT6353_RG_AUDPREAMPRVSCALE_SHIFT                            4
#define MT6353_RG_AUDPREAMPRINPUTSEL_MASK                           0x3
#define MT6353_RG_AUDPREAMPRINPUTSEL_SHIFT                          6
#define MT6353_RG_AUDADCRPWRUP_MASK                                 0x1
#define MT6353_RG_AUDADCRPWRUP_SHIFT                                8
#define MT6353_RG_AUDADCRINPUTSEL_MASK                              0x3
#define MT6353_RG_AUDADCRINPUTSEL_SHIFT                             9
#define MT6353_RG_AUDULHALFBIAS_MASK                                0x1
#define MT6353_RG_AUDULHALFBIAS_SHIFT                               0
#define MT6353_RG_AUDGLBMADLPWEN_MASK                               0x1
#define MT6353_RG_AUDGLBMADLPWEN_SHIFT                              1
#define MT6353_RG_AUDPREAMPLPEN_MASK                                0x1
#define MT6353_RG_AUDPREAMPLPEN_SHIFT                               2
#define MT6353_RG_AUDADC1STSTAGELPEN_MASK                           0x1
#define MT6353_RG_AUDADC1STSTAGELPEN_SHIFT                          3
#define MT6353_RG_AUDADC2NDSTAGELPEN_MASK                           0x1
#define MT6353_RG_AUDADC2NDSTAGELPEN_SHIFT                          4
#define MT6353_RG_AUDADCFLASHLPEN_MASK                              0x1
#define MT6353_RG_AUDADCFLASHLPEN_SHIFT                             5
#define MT6353_RG_AUDPREAMPIDDTEST_MASK                             0x3
#define MT6353_RG_AUDPREAMPIDDTEST_SHIFT                            6
#define MT6353_RG_AUDADC1STSTAGEIDDTEST_MASK                        0x3
#define MT6353_RG_AUDADC1STSTAGEIDDTEST_SHIFT                       8
#define MT6353_RG_AUDADC2NDSTAGEIDDTEST_MASK                        0x3
#define MT6353_RG_AUDADC2NDSTAGEIDDTEST_SHIFT                       10
#define MT6353_RG_AUDADCREFBUFIDDTEST_MASK                          0x3
#define MT6353_RG_AUDADCREFBUFIDDTEST_SHIFT                         12
#define MT6353_RG_AUDADCFLASHIDDTEST_MASK                           0x3
#define MT6353_RG_AUDADCFLASHIDDTEST_SHIFT                          14
#define MT6353_RG_AUDADCDAC0P25FS_MASK                              0x1
#define MT6353_RG_AUDADCDAC0P25FS_SHIFT                             0
#define MT6353_RG_AUDADCCLKSEL_MASK                                 0x1
#define MT6353_RG_AUDADCCLKSEL_SHIFT                                1
#define MT6353_RG_AUDADCCLKSOURCE_MASK                              0x3
#define MT6353_RG_AUDADCCLKSOURCE_SHIFT                             2
#define MT6353_RG_AUDADCCLKGENMODE_MASK                             0x3
#define MT6353_RG_AUDADCCLKGENMODE_SHIFT                            4
#define MT6353_RG_AUDPREAMPAAFEN_MASK                               0x1
#define MT6353_RG_AUDPREAMPAAFEN_SHIFT                              8
#define MT6353_RG_DCCVCMBUFLPMODSEL_MASK                            0x1
#define MT6353_RG_DCCVCMBUFLPMODSEL_SHIFT                           9
#define MT6353_RG_DCCVCMBUFLPSWEN_MASK                              0x1
#define MT6353_RG_DCCVCMBUFLPSWEN_SHIFT                             10
#define MT6353_RG_AUDSPAREPGA_MASK                                  0x1
#define MT6353_RG_AUDSPAREPGA_SHIFT                                 11
#define MT6353_RG_AUDADC1STSTAGESDENB_MASK                          0x1
#define MT6353_RG_AUDADC1STSTAGESDENB_SHIFT                         0
#define MT6353_RG_AUDADC2NDSTAGERESET_MASK                          0x1
#define MT6353_RG_AUDADC2NDSTAGERESET_SHIFT                         1
#define MT6353_RG_AUDADC3RDSTAGERESET_MASK                          0x1
#define MT6353_RG_AUDADC3RDSTAGERESET_SHIFT                         2
#define MT6353_RG_AUDADCFSRESET_MASK                                0x1
#define MT6353_RG_AUDADCFSRESET_SHIFT                               3
#define MT6353_RG_AUDADCWIDECM_MASK                                 0x1
#define MT6353_RG_AUDADCWIDECM_SHIFT                                4
#define MT6353_RG_AUDADCNOPATEST_MASK                               0x1
#define MT6353_RG_AUDADCNOPATEST_SHIFT                              5
#define MT6353_RG_AUDADCBYPASS_MASK                                 0x1
#define MT6353_RG_AUDADCBYPASS_SHIFT                                6
#define MT6353_RG_AUDADCFFBYPASS_MASK                               0x1
#define MT6353_RG_AUDADCFFBYPASS_SHIFT                              7
#define MT6353_RG_AUDADCDACFBCURRENT_MASK                           0x1
#define MT6353_RG_AUDADCDACFBCURRENT_SHIFT                          8
#define MT6353_RG_AUDADCDACIDDTEST_MASK                             0x3
#define MT6353_RG_AUDADCDACIDDTEST_SHIFT                            9
#define MT6353_RG_AUDADCDACNRZ_MASK                                 0x1
#define MT6353_RG_AUDADCDACNRZ_SHIFT                                11
#define MT6353_RG_AUDADCNODEM_MASK                                  0x1
#define MT6353_RG_AUDADCNODEM_SHIFT                                 12
#define MT6353_RG_AUDADCDACTEST_MASK                                0x1
#define MT6353_RG_AUDADCDACTEST_SHIFT                               13
#define MT6353_RG_AUDADCTESTDATA_MASK                               0xFFFF
#define MT6353_RG_AUDADCTESTDATA_SHIFT                              0
#define MT6353_RG_AUDRCTUNEL_MASK                                   0x1F
#define MT6353_RG_AUDRCTUNEL_SHIFT                                  0
#define MT6353_RG_AUDRCTUNELSEL_MASK                                0x1
#define MT6353_RG_AUDRCTUNELSEL_SHIFT                               5
#define MT6353_RG_AUDRCTUNER_MASK                                   0x1F
#define MT6353_RG_AUDRCTUNER_SHIFT                                  6
#define MT6353_RG_AUDRCTUNERSEL_MASK                                0x1
#define MT6353_RG_AUDRCTUNERSEL_SHIFT                               13
#define MT6353_RG_AUDSPAREVA28_MASK                                 0xF
#define MT6353_RG_AUDSPAREVA28_SHIFT                                0
#define MT6353_RG_AUDSPAREVA18_MASK                                 0xF
#define MT6353_RG_AUDSPAREVA18_SHIFT                                4
#define MT6353_RG_AUDENCSPAREVA28_MASK                              0xF
#define MT6353_RG_AUDENCSPAREVA28_SHIFT                             8
#define MT6353_RG_AUDENCSPAREVA18_MASK                              0xF
#define MT6353_RG_AUDENCSPAREVA18_SHIFT                             12
#define MT6353_RG_AUDDIGMICEN_MASK                                  0x1
#define MT6353_RG_AUDDIGMICEN_SHIFT                                 0
#define MT6353_RG_AUDDIGMICBIAS_MASK                                0x3
#define MT6353_RG_AUDDIGMICBIAS_SHIFT                               1
#define MT6353_RG_DMICHPCLKEN_MASK                                  0x1
#define MT6353_RG_DMICHPCLKEN_SHIFT                                 3
#define MT6353_RG_AUDDIGMICPDUTY_MASK                               0x3
#define MT6353_RG_AUDDIGMICPDUTY_SHIFT                              4
#define MT6353_RG_AUDDIGMICNDUTY_MASK                               0x3
#define MT6353_RG_AUDDIGMICNDUTY_SHIFT                              6
#define MT6353_RG_DMICMONEN_MASK                                    0x1
#define MT6353_RG_DMICMONEN_SHIFT                                   8
#define MT6353_RG_DMICMONSEL_MASK                                   0x7
#define MT6353_RG_DMICMONSEL_SHIFT                                  9
#define MT6353_RG_AUDSPAREVMIC_MASK                                 0xF
#define MT6353_RG_AUDSPAREVMIC_SHIFT                                12
#define MT6353_RG_AUDPWDBMICBIAS0_MASK                              0x1
#define MT6353_RG_AUDPWDBMICBIAS0_SHIFT                             0
#define MT6353_RG_AUDMICBIAS0DCSWPEN_MASK                           0x1
#define MT6353_RG_AUDMICBIAS0DCSWPEN_SHIFT                          1
#define MT6353_RG_AUDMICBIAS0DCSWNEN_MASK                           0x1
#define MT6353_RG_AUDMICBIAS0DCSWNEN_SHIFT                          2
#define MT6353_RG_AUDMICBIAS0BYPASSEN_MASK                          0x1
#define MT6353_RG_AUDMICBIAS0BYPASSEN_SHIFT                         3
#define MT6353_RG_AUDPWDBMICBIAS1_MASK                              0x1
#define MT6353_RG_AUDPWDBMICBIAS1_SHIFT                             4
#define MT6353_RG_AUDMICBIAS1DCSWPEN_MASK                           0x1
#define MT6353_RG_AUDMICBIAS1DCSWPEN_SHIFT                          5
#define MT6353_RG_AUDMICBIAS1DCSWNEN_MASK                           0x1
#define MT6353_RG_AUDMICBIAS1DCSWNEN_SHIFT                          6
#define MT6353_RG_AUDMICBIAS1BYPASSEN_MASK                          0x1
#define MT6353_RG_AUDMICBIAS1BYPASSEN_SHIFT                         7
#define MT6353_RG_AUDMICBIASVREF_MASK                               0x7
#define MT6353_RG_AUDMICBIASVREF_SHIFT                              8
#define MT6353_RG_AUDMICBIASLOWPEN_MASK                             0x1
#define MT6353_RG_AUDMICBIASLOWPEN_SHIFT                            11
#define MT6353_RG_BANDGAPGEN_MASK                                   0x1
#define MT6353_RG_BANDGAPGEN_SHIFT                                  12
#define MT6353_RG_AUDPREAMPLGAIN_MASK                               0x7
#define MT6353_RG_AUDPREAMPLGAIN_SHIFT                              0
#define MT6353_RG_AUDPREAMPRGAIN_MASK                               0x7
#define MT6353_RG_AUDPREAMPRGAIN_SHIFT                              4
#define MT6353_RG_DIVCKS_CHG_MASK                                   0x1
#define MT6353_RG_DIVCKS_CHG_SHIFT                                  0
#define MT6353_RG_DIVCKS_ON_MASK                                    0x1
#define MT6353_RG_DIVCKS_ON_SHIFT                                   0
#define MT6353_RG_DIVCKS_PRG_MASK                                   0x1FF
#define MT6353_RG_DIVCKS_PRG_SHIFT                                  0
#define MT6353_RG_DIVCKS_PWD_NCP_MASK                               0x1
#define MT6353_RG_DIVCKS_PWD_NCP_SHIFT                              0
#define MT6353_RG_DIVCKS_PWD_NCP_ST_SEL_MASK                        0x3
#define MT6353_RG_DIVCKS_PWD_NCP_ST_SEL_SHIFT                       0
#define MT6353_XO_EXTBUF1_MODE_MASK                                 0x3
#define MT6353_XO_EXTBUF1_MODE_SHIFT                                0
#define MT6353_XO_EXTBUF1_EN_M_MASK                                 0x1
#define MT6353_XO_EXTBUF1_EN_M_SHIFT                                2
#define MT6353_XO_EXTBUF2_MODE_MASK                                 0x3
#define MT6353_XO_EXTBUF2_MODE_SHIFT                                3
#define MT6353_XO_EXTBUF2_EN_M_MASK                                 0x1
#define MT6353_XO_EXTBUF2_EN_M_SHIFT                                5
#define MT6353_XO_EXTBUF3_MODE_MASK                                 0x3
#define MT6353_XO_EXTBUF3_MODE_SHIFT                                6
#define MT6353_XO_EXTBUF3_EN_M_MASK                                 0x1
#define MT6353_XO_EXTBUF3_EN_M_SHIFT                                8
#define MT6353_XO_EXTBUF4_MODE_MASK                                 0x3
#define MT6353_XO_EXTBUF4_MODE_SHIFT                                9
#define MT6353_XO_EXTBUF4_EN_M_MASK                                 0x1
#define MT6353_XO_EXTBUF4_EN_M_SHIFT                                11
#define MT6353_XO_BB_LPM_EN_MASK                                    0x1
#define MT6353_XO_BB_LPM_EN_SHIFT                                   12
#define MT6353_XO_ENBB_MAN_MASK                                     0x1
#define MT6353_XO_ENBB_MAN_SHIFT                                    13
#define MT6353_XO_ENBB_EN_M_MASK                                    0x1
#define MT6353_XO_ENBB_EN_M_SHIFT                                   14
#define MT6353_XO_CLKSEL_MAN_MASK                                   0x1
#define MT6353_XO_CLKSEL_MAN_SHIFT                                  15
#define MT6353_DCXO_CW00_SET_MASK                                   0xFFFF
#define MT6353_DCXO_CW00_SET_SHIFT                                  0
#define MT6353_DCXO_CW00_CLR_MASK                                   0xFFFF
#define MT6353_DCXO_CW00_CLR_SHIFT                                  0
#define MT6353_XO_CLKSEL_EN_M_MASK                                  0x1
#define MT6353_XO_CLKSEL_EN_M_SHIFT                                 0
#define MT6353_XO_EXTBUF1_CKG_MAN_MASK                              0x1
#define MT6353_XO_EXTBUF1_CKG_MAN_SHIFT                             1
#define MT6353_XO_EXTBUF1_CKG_EN_M_MASK                             0x1
#define MT6353_XO_EXTBUF1_CKG_EN_M_SHIFT                            2
#define MT6353_XO_EXTBUF2_CKG_MAN_MASK                              0x1
#define MT6353_XO_EXTBUF2_CKG_MAN_SHIFT                             3
#define MT6353_XO_EXTBUF2_CKG_EN_M_MASK                             0x1
#define MT6353_XO_EXTBUF2_CKG_EN_M_SHIFT                            4
#define MT6353_XO_EXTBUF3_CKG_MAN_MASK                              0x1
#define MT6353_XO_EXTBUF3_CKG_MAN_SHIFT                             5
#define MT6353_XO_EXTBUF3_CKG_EN_M_MASK                             0x1
#define MT6353_XO_EXTBUF3_CKG_EN_M_SHIFT                            6
#define MT6353_XO_EXTBUF4_CKG_MAN_MASK                              0x1
#define MT6353_XO_EXTBUF4_CKG_MAN_SHIFT                             7
#define MT6353_XO_EXTBUF4_CKG_EN_M_MASK                             0x1
#define MT6353_XO_EXTBUF4_CKG_EN_M_SHIFT                            8
#define MT6353_XO_INTBUF_MAN_MASK                                   0x1
#define MT6353_XO_INTBUF_MAN_SHIFT                                  9
#define MT6353_XO_PBUF_EN_M_MASK                                    0x1
#define MT6353_XO_PBUF_EN_M_SHIFT                                   10
#define MT6353_XO_IBUF_EN_M_MASK                                    0x1
#define MT6353_XO_IBUF_EN_M_SHIFT                                   11
#define MT6353_XO_LPMBUF_MAN_MASK                                   0x1
#define MT6353_XO_LPMBUF_MAN_SHIFT                                  12
#define MT6353_XO_LPM_PREBUF_EN_M_MASK                              0x1
#define MT6353_XO_LPM_PREBUF_EN_M_SHIFT                             13
#define MT6353_XO_LPBUF_EN_M_MASK                                   0x1
#define MT6353_XO_LPBUF_EN_M_SHIFT                                  14
#define MT6353_XO_AUDIO_EN_M_MASK                                   0x1
#define MT6353_XO_AUDIO_EN_M_SHIFT                                  15
#define MT6353_XO_EN32K_MAN_MASK                                    0x1
#define MT6353_XO_EN32K_MAN_SHIFT                                   0
#define MT6353_XO_EN32K_M_MASK                                      0x1
#define MT6353_XO_EN32K_M_SHIFT                                     1
#define MT6353_XO_XMODE_MAN_MASK                                    0x1
#define MT6353_XO_XMODE_MAN_SHIFT                                   2
#define MT6353_XO_XMODE_M_MASK                                      0x1
#define MT6353_XO_XMODE_M_SHIFT                                     3
#define MT6353_XO_STRUP_MODE_MASK                                   0x1
#define MT6353_XO_STRUP_MODE_SHIFT                                  4
#define MT6353_XO_AAC_FPM_TIME_MASK                                 0x3
#define MT6353_XO_AAC_FPM_TIME_SHIFT                                5
#define MT6353_XO_AAC_MODE_LPM_MASK                                 0x3
#define MT6353_XO_AAC_MODE_LPM_SHIFT                                7
#define MT6353_XO_AAC_MODE_FPM_MASK                                 0x3
#define MT6353_XO_AAC_MODE_FPM_SHIFT                                9
#define MT6353_XO_EN26M_OFFSQ_EN_MASK                               0x1
#define MT6353_XO_EN26M_OFFSQ_EN_SHIFT                              11
#define MT6353_XO_LDOCAL_EN_MASK                                    0x1
#define MT6353_XO_LDOCAL_EN_SHIFT                                   12
#define MT6353_XO_CBANK_SYNC_DYN_MASK                               0x1
#define MT6353_XO_CBANK_SYNC_DYN_SHIFT                              13
#define MT6353_XO_26MLP_MAN_EN_MASK                                 0x1
#define MT6353_XO_26MLP_MAN_EN_SHIFT                                14
#define MT6353_XO_OPMODE_MAN_MASK                                   0x1
#define MT6353_XO_OPMODE_MAN_SHIFT                                  15
#define MT6353_XO_BUFLDO13_VSET_M_MASK                              0xF
#define MT6353_XO_BUFLDO13_VSET_M_SHIFT                             0
#define MT6353_XO_RESERVED0_MASK                                    0x3
#define MT6353_XO_RESERVED0_SHIFT                                   4
#define MT6353_XO_LPM_ISEL_MAN_MASK                                 0x1F
#define MT6353_XO_LPM_ISEL_MAN_SHIFT                                6
#define MT6353_XO_FPM_ISEL_MAN_MASK                                 0x1F
#define MT6353_XO_FPM_ISEL_MAN_SHIFT                                11
#define MT6353_XO_CDAC_FPM_MASK                                     0xFF
#define MT6353_XO_CDAC_FPM_SHIFT                                    0
#define MT6353_XO_CDAC_LPM_MASK                                     0xFF
#define MT6353_XO_CDAC_LPM_SHIFT                                    8
#define MT6353_XO_32KDIV_NFRAC_FPM_MASK                             0x3FFF
#define MT6353_XO_32KDIV_NFRAC_FPM_SHIFT                            0
#define MT6353_XO_COFST_FPM_MASK                                    0x3
#define MT6353_XO_COFST_FPM_SHIFT                                   14
#define MT6353_XO_32KDIV_NFRAC_LPM_MASK                             0x3FFF
#define MT6353_XO_32KDIV_NFRAC_LPM_SHIFT                            0
#define MT6353_XO_COFST_LPM_MASK                                    0x3
#define MT6353_XO_COFST_LPM_SHIFT                                   14
#define MT6353_XO_CORE_MAN_MASK                                     0x1
#define MT6353_XO_CORE_MAN_SHIFT                                    0
#define MT6353_XO_CORE_EN_M_MASK                                    0x1
#define MT6353_XO_CORE_EN_M_SHIFT                                   1
#define MT6353_XO_CORE_TURBO_EN_M_MASK                              0x1
#define MT6353_XO_CORE_TURBO_EN_M_SHIFT                             2
#define MT6353_XO_CORE_AAC_EN_M_MASK                                0x1
#define MT6353_XO_CORE_AAC_EN_M_SHIFT                               3
#define MT6353_XO_STARTUP_EN_M_MASK                                 0x1
#define MT6353_XO_STARTUP_EN_M_SHIFT                                4
#define MT6353_XO_CORE_VBFPM_EN_M_MASK                              0x1
#define MT6353_XO_CORE_VBFPM_EN_M_SHIFT                             5
#define MT6353_XO_CORE_VBLPM_EN_M_MASK                              0x1
#define MT6353_XO_CORE_VBLPM_EN_M_SHIFT                             6
#define MT6353_XO_LPMBIAS_EN_M_MASK                                 0x1
#define MT6353_XO_LPMBIAS_EN_M_SHIFT                                7
#define MT6353_XO_VTCGEN_EN_M_MASK                                  0x1
#define MT6353_XO_VTCGEN_EN_M_SHIFT                                 8
#define MT6353_XO_IAAC_COMP_EN_M_MASK                               0x1
#define MT6353_XO_IAAC_COMP_EN_M_SHIFT                              9
#define MT6353_XO_IFPM_COMP_EN_M_MASK                               0x1
#define MT6353_XO_IFPM_COMP_EN_M_SHIFT                              10
#define MT6353_XO_ILPM_COMP_EN_M_MASK                               0x1
#define MT6353_XO_ILPM_COMP_EN_M_SHIFT                              11
#define MT6353_XO_CORE_BYPCAS_FPM_MASK                              0x1
#define MT6353_XO_CORE_BYPCAS_FPM_SHIFT                             12
#define MT6353_XO_CORE_GMX2_FPM_MASK                                0x1
#define MT6353_XO_CORE_GMX2_FPM_SHIFT                               13
#define MT6353_XO_CORE_IDAC_FPM_MASK                                0x3
#define MT6353_XO_CORE_IDAC_FPM_SHIFT                               14
#define MT6353_XO_AAC_COMP_MAN_MASK                                 0x1
#define MT6353_XO_AAC_COMP_MAN_SHIFT                                0
#define MT6353_XO_AAC_EN_M_MASK                                     0x1
#define MT6353_XO_AAC_EN_M_SHIFT                                    1
#define MT6353_XO_AAC_MONEN_M_MASK                                  0x1
#define MT6353_XO_AAC_MONEN_M_SHIFT                                 2
#define MT6353_XO_COMP_EN_M_MASK                                    0x1
#define MT6353_XO_COMP_EN_M_SHIFT                                   3
#define MT6353_XO_COMP_TSTEN_M_MASK                                 0x1
#define MT6353_XO_COMP_TSTEN_M_SHIFT                                4
#define MT6353_XO_AAC_HV_FPM_MASK                                   0x1
#define MT6353_XO_AAC_HV_FPM_SHIFT                                  5
#define MT6353_XO_AAC_IBIAS_FPM_MASK                                0x3
#define MT6353_XO_AAC_IBIAS_FPM_SHIFT                               6
#define MT6353_XO_AAC_VOFST_FPM_MASK                                0x3
#define MT6353_XO_AAC_VOFST_FPM_SHIFT                               8
#define MT6353_XO_AAC_COMP_HV_FPM_MASK                              0x1
#define MT6353_XO_AAC_COMP_HV_FPM_SHIFT                             10
#define MT6353_XO_AAC_VSEL_FPM_MASK                                 0xF
#define MT6353_XO_AAC_VSEL_FPM_SHIFT                                11
#define MT6353_XO_AAC_COMP_POL_MASK                                 0x1
#define MT6353_XO_AAC_COMP_POL_SHIFT                                15
#define MT6353_XO_CORE_BYPCAS_LPM_MASK                              0x1
#define MT6353_XO_CORE_BYPCAS_LPM_SHIFT                             0
#define MT6353_XO_CORE_GMX2_LPM_MASK                                0x1
#define MT6353_XO_CORE_GMX2_LPM_SHIFT                               1
#define MT6353_XO_CORE_IDAC_LPM_MASK                                0x3
#define MT6353_XO_CORE_IDAC_LPM_SHIFT                               2
#define MT6353_XO_AAC_COMP_HV_LPM_MASK                              0x1
#define MT6353_XO_AAC_COMP_HV_LPM_SHIFT                             4
#define MT6353_XO_AAC_VSEL_LPM_MASK                                 0xF
#define MT6353_XO_AAC_VSEL_LPM_SHIFT                                5
#define MT6353_XO_AAC_HV_LPM_MASK                                   0x1
#define MT6353_XO_AAC_HV_LPM_SHIFT                                  9
#define MT6353_XO_AAC_IBIAS_LPM_MASK                                0x3
#define MT6353_XO_AAC_IBIAS_LPM_SHIFT                               10
#define MT6353_XO_AAC_VOFST_LPM_MASK                                0x3
#define MT6353_XO_AAC_VOFST_LPM_SHIFT                               12
#define MT6353_XO_AAC_FPM_SWEN_MASK                                 0x1
#define MT6353_XO_AAC_FPM_SWEN_SHIFT                                14
#define MT6353_XO_SWRST_MASK                                        0x1
#define MT6353_XO_SWRST_SHIFT                                       15
#define MT6353_XO_32KDIV_SWRST_MASK                                 0x1
#define MT6353_XO_32KDIV_SWRST_SHIFT                                0
#define MT6353_XO_32KDIV_RATIO_MAN_MASK                             0x1
#define MT6353_XO_32KDIV_RATIO_MAN_SHIFT                            1
#define MT6353_XO_32KDIV_TEST_EN_MASK                               0x1
#define MT6353_XO_32KDIV_TEST_EN_SHIFT                              2
#define MT6353_XO_CBANK_SYNC_MAN_MASK                               0x1
#define MT6353_XO_CBANK_SYNC_MAN_SHIFT                              3
#define MT6353_XO_CBANK_SYNC_EN_M_MASK                              0x1
#define MT6353_XO_CBANK_SYNC_EN_M_SHIFT                             4
#define MT6353_XO_CTL_SYNC_MAN_MASK                                 0x1
#define MT6353_XO_CTL_SYNC_MAN_SHIFT                                5
#define MT6353_XO_CTL_SYNC_EN_M_MASK                                0x1
#define MT6353_XO_CTL_SYNC_EN_M_SHIFT                               6
#define MT6353_XO_LDO_MAN_MASK                                      0x1
#define MT6353_XO_LDO_MAN_SHIFT                                     7
#define MT6353_XO_LDOPBUF_EN_M_MASK                                 0x1
#define MT6353_XO_LDOPBUF_EN_M_SHIFT                                8
#define MT6353_XO_LDOPBUF_VSET_M_MASK                               0xF
#define MT6353_XO_LDOPBUF_VSET_M_SHIFT                              9
#define MT6353_XO_LDOVTST_EN_M_MASK                                 0x1
#define MT6353_XO_LDOVTST_EN_M_SHIFT                                13
#define MT6353_XO_TEST_VCAL_EN_M_MASK                               0x1
#define MT6353_XO_TEST_VCAL_EN_M_SHIFT                              14
#define MT6353_XO_VBIST_EN_M_MASK                                   0x1
#define MT6353_XO_VBIST_EN_M_SHIFT                                  15
#define MT6353_XO_VTEST_SEL_MUX_MASK                                0x1F
#define MT6353_XO_VTEST_SEL_MUX_SHIFT                               0
#define MT6353_RG_XO_CORE_OSCTD_MASK                                0x3
#define MT6353_RG_XO_CORE_OSCTD_SHIFT                               5
#define MT6353_RG_XO_THADC_EN_MASK                                  0x1
#define MT6353_RG_XO_THADC_EN_SHIFT                                 7
#define MT6353_RG_XO_SYNC_CKPOL_MASK                                0x1
#define MT6353_RG_XO_SYNC_CKPOL_SHIFT                               8
#define MT6353_RG_XO_CBANK_POL_MASK                                 0x1
#define MT6353_RG_XO_CBANK_POL_SHIFT                                9
#define MT6353_RG_XO_CBANK_SYNC_BYP_MASK                            0x1
#define MT6353_RG_XO_CBANK_SYNC_BYP_SHIFT                           10
#define MT6353_RG_XO_CTL_POL_MASK                                   0x1
#define MT6353_RG_XO_CTL_POL_SHIFT                                  11
#define MT6353_RG_XO_CTL_SYNC_BYP_MASK                              0x1
#define MT6353_RG_XO_CTL_SYNC_BYP_SHIFT                             12
#define MT6353_RG_XO_LPBUF_INV_MASK                                 0x1
#define MT6353_RG_XO_LPBUF_INV_SHIFT                                13
#define MT6353_RG_XO_LDOPBUF_BYP_MASK                               0x1
#define MT6353_RG_XO_LDOPBUF_BYP_SHIFT                              14
#define MT6353_RG_XO_LDOPBUF_ENCL_MASK                              0x1
#define MT6353_RG_XO_LDOPBUF_ENCL_SHIFT                             15
#define MT6353_RG_XO_VGBIAS_VSET_MASK                               0x3
#define MT6353_RG_XO_VGBIAS_VSET_SHIFT                              0
#define MT6353_RG_XO_PBUF_ISET_MASK                                 0x3
#define MT6353_RG_XO_PBUF_ISET_SHIFT                                2
#define MT6353_RG_XO_IBUF_ISET_MASK                                 0x3
#define MT6353_RG_XO_IBUF_ISET_SHIFT                                4
#define MT6353_RG_XO_BUFLDO13_ENCL_MASK                             0x1
#define MT6353_RG_XO_BUFLDO13_ENCL_SHIFT                            6
#define MT6353_RG_XO_BUFLDO13_IBX2_MASK                             0x1
#define MT6353_RG_XO_BUFLDO13_IBX2_SHIFT                            7
#define MT6353_RG_XO_BUFLDO13_IX2_MASK                              0x1
#define MT6353_RG_XO_BUFLDO13_IX2_SHIFT                             8
#define MT6353_XO_RESERVED1_MASK                                    0x1
#define MT6353_XO_RESERVED1_SHIFT                                   9
#define MT6353_RG_XO_BUFLDO24_ENCL_MASK                             0x1
#define MT6353_RG_XO_BUFLDO24_ENCL_SHIFT                            10
#define MT6353_RG_XO_BUFLDO24_IBX2_MASK                             0x1
#define MT6353_RG_XO_BUFLDO24_IBX2_SHIFT                            11
#define MT6353_XO_BUFLDO24_VSET_M_MASK                              0xF
#define MT6353_XO_BUFLDO24_VSET_M_SHIFT                             12
#define MT6353_RG_XO_EXTBUF1_HD_MASK                                0x3
#define MT6353_RG_XO_EXTBUF1_HD_SHIFT                               0
#define MT6353_RG_XO_EXTBUF1_ISET_MASK                              0x3
#define MT6353_RG_XO_EXTBUF1_ISET_SHIFT                             2
#define MT6353_RG_XO_EXTBUF2_HD_MASK                                0x3
#define MT6353_RG_XO_EXTBUF2_HD_SHIFT                               4
#define MT6353_RG_XO_EXTBUF2_ISET_MASK                              0x3
#define MT6353_RG_XO_EXTBUF2_ISET_SHIFT                             6
#define MT6353_RG_XO_EXTBUF3_HD_MASK                                0x3
#define MT6353_RG_XO_EXTBUF3_HD_SHIFT                               8
#define MT6353_RG_XO_EXTBUF3_ISET_MASK                              0x3
#define MT6353_RG_XO_EXTBUF3_ISET_SHIFT                             10
#define MT6353_RG_XO_EXTBUF4_HD_MASK                                0x3
#define MT6353_RG_XO_EXTBUF4_HD_SHIFT                               12
#define MT6353_RG_XO_EXTBUF4_ISET_MASK                              0x3
#define MT6353_RG_XO_EXTBUF4_ISET_SHIFT                             14
#define MT6353_RG_XO_LPM_PREBUF_ISET_MASK                           0x3
#define MT6353_RG_XO_LPM_PREBUF_ISET_SHIFT                          0
#define MT6353_RG_XO_AUDIO_ATTEN_MASK                               0x3
#define MT6353_RG_XO_AUDIO_ATTEN_SHIFT                              2
#define MT6353_RG_XO_AUDIO_ISET_MASK                                0x3
#define MT6353_RG_XO_AUDIO_ISET_SHIFT                               4
#define MT6353_XO_EXTBUF4_CLKSEL_MAN_MASK                           0x1
#define MT6353_XO_EXTBUF4_CLKSEL_MAN_SHIFT                          6
#define MT6353_RG_XO_RESERVED0_MASK                                 0x7
#define MT6353_RG_XO_RESERVED0_SHIFT                                7
#define MT6353_XO_VIO18PG_BUFEN_MASK                                0x1
#define MT6353_XO_VIO18PG_BUFEN_SHIFT                               10
#define MT6353_RG_XO_RESERVED1_MASK                                 0x7
#define MT6353_RG_XO_RESERVED1_SHIFT                                11
#define MT6353_XO_CAL_EN_MAN_MASK                                   0x1
#define MT6353_XO_CAL_EN_MAN_SHIFT                                  14
#define MT6353_XO_CAL_EN_M_MASK                                     0x1
#define MT6353_XO_CAL_EN_M_SHIFT                                    15
#define MT6353_XO_STATIC_AUXOUT_SEL_MASK                            0x3F
#define MT6353_XO_STATIC_AUXOUT_SEL_SHIFT                           0
#define MT6353_XO_AUXOUT_SEL_MASK                                   0x3FF
#define MT6353_XO_AUXOUT_SEL_SHIFT                                  6
#define MT6353_XO_STATIC_AUXOUT_MASK                                0xFFFF
#define MT6353_XO_STATIC_AUXOUT_SHIFT                               0
#define MT6353_AUXADC_ADC_OUT_CH0_MASK                              0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH0_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH0_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH0_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH1_MASK                              0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH1_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH1_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH1_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH2_MASK                              0xFFF
#define MT6353_AUXADC_ADC_OUT_CH2_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH2_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH2_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH3_MASK                              0xFFF
#define MT6353_AUXADC_ADC_OUT_CH3_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH3_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH3_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH4_MASK                              0xFFF
#define MT6353_AUXADC_ADC_OUT_CH4_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH4_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH4_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH5_MASK                              0xFFF
#define MT6353_AUXADC_ADC_OUT_CH5_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH5_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH5_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH6_MASK                              0xFFF
#define MT6353_AUXADC_ADC_OUT_CH6_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH6_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH6_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH7_MASK                              0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH7_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH7_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH7_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH8_MASK                              0xFFF
#define MT6353_AUXADC_ADC_OUT_CH8_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH8_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH8_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH9_MASK                              0xFFF
#define MT6353_AUXADC_ADC_OUT_CH9_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_CH9_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_CH9_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_CH10_MASK                             0xFFF
#define MT6353_AUXADC_ADC_OUT_CH10_SHIFT                            0
#define MT6353_AUXADC_ADC_RDY_CH10_MASK                             0x1
#define MT6353_AUXADC_ADC_RDY_CH10_SHIFT                            15
#define MT6353_AUXADC_ADC_OUT_CH11_MASK                             0xFFF
#define MT6353_AUXADC_ADC_OUT_CH11_SHIFT                            0
#define MT6353_AUXADC_ADC_RDY_CH11_MASK                             0x1
#define MT6353_AUXADC_ADC_RDY_CH11_SHIFT                            15
#define MT6353_AUXADC_ADC_OUT_CH12_15_MASK                          0xFFF
#define MT6353_AUXADC_ADC_OUT_CH12_15_SHIFT                         0
#define MT6353_AUXADC_ADC_RDY_CH12_15_MASK                          0x1
#define MT6353_AUXADC_ADC_RDY_CH12_15_SHIFT                         15
#define MT6353_AUXADC_ADC_OUT_THR_HW_MASK                           0xFFF
#define MT6353_AUXADC_ADC_OUT_THR_HW_SHIFT                          0
#define MT6353_AUXADC_ADC_RDY_THR_HW_MASK                           0x1
#define MT6353_AUXADC_ADC_RDY_THR_HW_SHIFT                          15
#define MT6353_AUXADC_ADC_OUT_LBAT_MASK                             0xFFF
#define MT6353_AUXADC_ADC_OUT_LBAT_SHIFT                            0
#define MT6353_AUXADC_ADC_RDY_LBAT_MASK                             0x1
#define MT6353_AUXADC_ADC_RDY_LBAT_SHIFT                            15
#define MT6353_AUXADC_ADC_OUT_LBAT2_MASK                            0xFFF
#define MT6353_AUXADC_ADC_OUT_LBAT2_SHIFT                           0
#define MT6353_AUXADC_ADC_RDY_LBAT2_MASK                            0x1
#define MT6353_AUXADC_ADC_RDY_LBAT2_SHIFT                           15
#define MT6353_AUXADC_ADC_OUT_CH7_BY_GPS_MASK                       0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT                      0
#define MT6353_AUXADC_ADC_RDY_CH7_BY_GPS_MASK                       0x1
#define MT6353_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT                      15
#define MT6353_AUXADC_ADC_OUT_CH7_BY_MD_MASK                        0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_CH7_BY_MD_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_CH7_BY_AP_MASK                        0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_CH7_BY_AP_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_CH4_BY_MD_MASK                        0xFFF
#define MT6353_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_CH4_BY_MD_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_WAKEUP_PCHR_MASK                      0x7FFF
#define MT6353_AUXADC_ADC_OUT_WAKEUP_PCHR_SHIFT                     0
#define MT6353_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK                      0x1
#define MT6353_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT                     15
#define MT6353_AUXADC_ADC_OUT_WAKEUP_SWCHR_MASK                     0x7FFF
#define MT6353_AUXADC_ADC_OUT_WAKEUP_SWCHR_SHIFT                    0
#define MT6353_AUXADC_ADC_RDY_WAKEUP_SWCHR_MASK                     0x1
#define MT6353_AUXADC_ADC_RDY_WAKEUP_SWCHR_SHIFT                    15
#define MT6353_AUXADC_ADC_OUT_CH0_BY_MD_MASK                        0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH0_BY_MD_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_CH0_BY_MD_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_CH0_BY_MD_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_CH0_BY_AP_MASK                        0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH0_BY_AP_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_CH0_BY_AP_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_CH1_BY_MD_MASK                        0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH1_BY_MD_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_CH1_BY_MD_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_CH1_BY_MD_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_CH1_BY_AP_MASK                        0x7FFF
#define MT6353_AUXADC_ADC_OUT_CH1_BY_AP_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_CH1_BY_AP_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_VISMPS0_MASK                          0xFFF
#define MT6353_AUXADC_ADC_OUT_VISMPS0_SHIFT                         0
#define MT6353_AUXADC_ADC_RDY_VISMPS0_MASK                          0x1
#define MT6353_AUXADC_ADC_RDY_VISMPS0_SHIFT                         15
#define MT6353_AUXADC_ADC_OUT_FGADC1_MASK                           0x7FFF
#define MT6353_AUXADC_ADC_OUT_FGADC1_SHIFT                          0
#define MT6353_AUXADC_ADC_RDY_FGADC1_MASK                           0x1
#define MT6353_AUXADC_ADC_RDY_FGADC1_SHIFT                          15
#define MT6353_AUXADC_ADC_OUT_FGADC2_MASK                           0x7FFF
#define MT6353_AUXADC_ADC_OUT_FGADC2_SHIFT                          0
#define MT6353_AUXADC_ADC_RDY_FGADC2_MASK                           0x1
#define MT6353_AUXADC_ADC_RDY_FGADC2_SHIFT                          15
#define MT6353_AUXADC_ADC_OUT_IMP_MASK                              0x7FFF
#define MT6353_AUXADC_ADC_OUT_IMP_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_IMP_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_IMP_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_IMP_AVG_MASK                          0x7FFF
#define MT6353_AUXADC_ADC_OUT_IMP_AVG_SHIFT                         0
#define MT6353_AUXADC_ADC_RDY_IMP_AVG_MASK                          0x1
#define MT6353_AUXADC_ADC_RDY_IMP_AVG_SHIFT                         15
#define MT6353_AUXADC_ADC_OUT_RAW_MASK                              0x7FFF
#define MT6353_AUXADC_ADC_OUT_RAW_SHIFT                             0
#define MT6353_AUXADC_ADC_OUT_MDRT_MASK                             0x7FFF
#define MT6353_AUXADC_ADC_OUT_MDRT_SHIFT                            0
#define MT6353_AUXADC_ADC_RDY_MDRT_MASK                             0x1
#define MT6353_AUXADC_ADC_RDY_MDRT_SHIFT                            15
#define MT6353_AUXADC_ADC_OUT_MDBG_MASK                             0x7FFF
#define MT6353_AUXADC_ADC_OUT_MDBG_SHIFT                            0
#define MT6353_AUXADC_ADC_RDY_MDBG_MASK                             0x1
#define MT6353_AUXADC_ADC_RDY_MDBG_SHIFT                            15
#define MT6353_AUXADC_ADC_OUT_DCXO_BY_GPS_MASK                      0xFFF
#define MT6353_AUXADC_ADC_OUT_DCXO_BY_GPS_SHIFT                     0
#define MT6353_AUXADC_ADC_RDY_DCXO_BY_GPS_MASK                      0x1
#define MT6353_AUXADC_ADC_RDY_DCXO_BY_GPS_SHIFT                     15
#define MT6353_AUXADC_ADC_OUT_DCXO_BY_MD_MASK                       0xFFF
#define MT6353_AUXADC_ADC_OUT_DCXO_BY_MD_SHIFT                      0
#define MT6353_AUXADC_ADC_RDY_DCXO_BY_MD_MASK                       0x1
#define MT6353_AUXADC_ADC_RDY_DCXO_BY_MD_SHIFT                      15
#define MT6353_AUXADC_ADC_OUT_DCXO_BY_AP_MASK                       0xFFF
#define MT6353_AUXADC_ADC_OUT_DCXO_BY_AP_SHIFT                      0
#define MT6353_AUXADC_ADC_RDY_DCXO_BY_AP_MASK                       0x1
#define MT6353_AUXADC_ADC_RDY_DCXO_BY_AP_SHIFT                      15
#define MT6353_AUXADC_ADC_OUT_DCXO_MDRT_MASK                        0xFFF
#define MT6353_AUXADC_ADC_OUT_DCXO_MDRT_SHIFT                       0
#define MT6353_AUXADC_ADC_RDY_DCXO_MDRT_MASK                        0x1
#define MT6353_AUXADC_ADC_RDY_DCXO_MDRT_SHIFT                       15
#define MT6353_AUXADC_ADC_OUT_NAG_MASK                              0x7FFF
#define MT6353_AUXADC_ADC_OUT_NAG_SHIFT                             0
#define MT6353_AUXADC_ADC_RDY_NAG_MASK                              0x1
#define MT6353_AUXADC_ADC_RDY_NAG_SHIFT                             15
#define MT6353_AUXADC_ADC_OUT_TYPEC_H_MASK                          0xFFF
#define MT6353_AUXADC_ADC_OUT_TYPEC_H_SHIFT                         0
#define MT6353_AUXADC_ADC_RDY_TYPEC_H_MASK                          0x1
#define MT6353_AUXADC_ADC_RDY_TYPEC_H_SHIFT                         15
#define MT6353_AUXADC_ADC_OUT_TYPEC_L_MASK                          0xFFF
#define MT6353_AUXADC_ADC_OUT_TYPEC_L_SHIFT                         0
#define MT6353_AUXADC_ADC_RDY_TYPEC_L_MASK                          0x1
#define MT6353_AUXADC_ADC_RDY_TYPEC_L_SHIFT                         15
#define MT6353_AUXADC_BUF_OUT_00_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_00_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_00_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_00_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_01_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_01_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_01_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_01_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_02_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_02_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_02_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_02_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_03_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_03_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_03_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_03_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_04_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_04_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_04_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_04_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_05_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_05_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_05_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_05_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_06_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_06_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_06_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_06_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_07_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_07_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_07_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_07_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_08_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_08_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_08_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_08_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_09_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_09_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_09_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_09_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_10_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_10_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_10_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_10_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_11_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_11_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_11_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_11_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_12_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_12_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_12_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_12_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_13_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_13_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_13_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_13_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_14_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_14_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_14_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_14_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_15_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_15_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_15_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_15_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_16_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_16_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_16_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_16_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_17_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_17_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_17_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_17_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_18_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_18_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_18_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_18_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_19_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_19_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_19_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_19_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_20_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_20_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_20_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_20_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_21_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_21_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_21_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_21_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_22_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_22_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_22_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_22_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_23_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_23_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_23_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_23_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_24_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_24_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_24_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_24_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_25_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_25_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_25_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_25_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_26_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_26_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_26_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_26_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_27_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_27_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_27_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_27_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_28_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_28_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_28_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_28_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_29_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_29_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_29_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_29_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_30_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_30_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_30_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_30_SHIFT                              15
#define MT6353_AUXADC_BUF_OUT_31_MASK                               0x7FFF
#define MT6353_AUXADC_BUF_OUT_31_SHIFT                              0
#define MT6353_AUXADC_BUF_RDY_31_MASK                               0x1
#define MT6353_AUXADC_BUF_RDY_31_SHIFT                              15
#define MT6353_AUXADC_ADC_BUSY_IN_MASK                              0xFFF
#define MT6353_AUXADC_ADC_BUSY_IN_SHIFT                             0
#define MT6353_AUXADC_ADC_BUSY_IN_LBAT_MASK                         0x1
#define MT6353_AUXADC_ADC_BUSY_IN_LBAT_SHIFT                        12
#define MT6353_AUXADC_ADC_BUSY_IN_LBAT2_MASK                        0x1
#define MT6353_AUXADC_ADC_BUSY_IN_LBAT2_SHIFT                       13
#define MT6353_AUXADC_ADC_BUSY_IN_VISMPS0_MASK                      0x1
#define MT6353_AUXADC_ADC_BUSY_IN_VISMPS0_SHIFT                     14
#define MT6353_AUXADC_ADC_BUSY_IN_WAKEUP_MASK                       0x1
#define MT6353_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT                      15
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_MDRT_MASK                    0x1
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_MDRT_SHIFT                   0
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_MASK                  0x1
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_SHIFT                 1
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_MASK                  0x1
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_SHIFT                 2
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_GPS_MASK                     0x1
#define MT6353_AUXADC_ADC_BUSY_IN_DCXO_GPS_SHIFT                    3
#define MT6353_AUXADC_ADC_BUSY_IN_MDRT_MASK                         0x1
#define MT6353_AUXADC_ADC_BUSY_IN_MDRT_SHIFT                        5
#define MT6353_AUXADC_ADC_BUSY_IN_MDBG_MASK                         0x1
#define MT6353_AUXADC_ADC_BUSY_IN_MDBG_SHIFT                        6
#define MT6353_AUXADC_ADC_BUSY_IN_SHARE_MASK                        0x1
#define MT6353_AUXADC_ADC_BUSY_IN_SHARE_SHIFT                       7
#define MT6353_AUXADC_ADC_BUSY_IN_IMP_MASK                          0x1
#define MT6353_AUXADC_ADC_BUSY_IN_IMP_SHIFT                         8
#define MT6353_AUXADC_ADC_BUSY_IN_FGADC1_MASK                       0x1
#define MT6353_AUXADC_ADC_BUSY_IN_FGADC1_SHIFT                      9
#define MT6353_AUXADC_ADC_BUSY_IN_FGADC2_MASK                       0x1
#define MT6353_AUXADC_ADC_BUSY_IN_FGADC2_SHIFT                      10
#define MT6353_AUXADC_ADC_BUSY_IN_GPS_AP_MASK                       0x1
#define MT6353_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT                      11
#define MT6353_AUXADC_ADC_BUSY_IN_GPS_MD_MASK                       0x1
#define MT6353_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT                      12
#define MT6353_AUXADC_ADC_BUSY_IN_GPS_MASK                          0x1
#define MT6353_AUXADC_ADC_BUSY_IN_GPS_SHIFT                         13
#define MT6353_AUXADC_ADC_BUSY_IN_THR_HW_MASK                       0x1
#define MT6353_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT                      14
#define MT6353_AUXADC_ADC_BUSY_IN_THR_MD_MASK                       0x1
#define MT6353_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT                      15
#define MT6353_AUXADC_ADC_BUSY_IN_TYPEC_H_MASK                      0x1
#define MT6353_AUXADC_ADC_BUSY_IN_TYPEC_H_SHIFT                     13
#define MT6353_AUXADC_ADC_BUSY_IN_TYPEC_L_MASK                      0x1
#define MT6353_AUXADC_ADC_BUSY_IN_TYPEC_L_SHIFT                     14
#define MT6353_AUXADC_ADC_BUSY_IN_NAG_MASK                          0x1
#define MT6353_AUXADC_ADC_BUSY_IN_NAG_SHIFT                         15
#define MT6353_AUXADC_RQST_CH0_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH0_SHIFT                                0
#define MT6353_AUXADC_RQST_CH1_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH1_SHIFT                                1
#define MT6353_AUXADC_RQST_CH2_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH2_SHIFT                                2
#define MT6353_AUXADC_RQST_CH3_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH3_SHIFT                                3
#define MT6353_AUXADC_RQST_CH4_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH4_SHIFT                                4
#define MT6353_AUXADC_RQST_CH5_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH5_SHIFT                                5
#define MT6353_AUXADC_RQST_CH6_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH6_SHIFT                                6
#define MT6353_AUXADC_RQST_CH7_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH7_SHIFT                                7
#define MT6353_AUXADC_RQST_CH8_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH8_SHIFT                                8
#define MT6353_AUXADC_RQST_CH9_MASK                                 0x1
#define MT6353_AUXADC_RQST_CH9_SHIFT                                9
#define MT6353_AUXADC_RQST_CH10_MASK                                0x1
#define MT6353_AUXADC_RQST_CH10_SHIFT                               10
#define MT6353_AUXADC_RQST_CH11_MASK                                0x1
#define MT6353_AUXADC_RQST_CH11_SHIFT                               11
#define MT6353_AUXADC_RQST_CH12_MASK                                0x1
#define MT6353_AUXADC_RQST_CH12_SHIFT                               12
#define MT6353_AUXADC_RQST_CH13_MASK                                0x1
#define MT6353_AUXADC_RQST_CH13_SHIFT                               13
#define MT6353_AUXADC_RQST_CH14_MASK                                0x1
#define MT6353_AUXADC_RQST_CH14_SHIFT                               14
#define MT6353_AUXADC_RQST_CH15_MASK                                0x1
#define MT6353_AUXADC_RQST_CH15_SHIFT                               15
#define MT6353_AUXADC_RQST0_SET_MASK                                0xFFFF
#define MT6353_AUXADC_RQST0_SET_SHIFT                               0
#define MT6353_AUXADC_RQST0_CLR_MASK                                0xFFFF
#define MT6353_AUXADC_RQST0_CLR_SHIFT                               0
#define MT6353_AUXADC_RQST_CH0_BY_MD_MASK                           0x1
#define MT6353_AUXADC_RQST_CH0_BY_MD_SHIFT                          0
#define MT6353_AUXADC_RQST_CH1_BY_MD_MASK                           0x1
#define MT6353_AUXADC_RQST_CH1_BY_MD_SHIFT                          1
#define MT6353_AUXADC_RQST_RSV0_MASK                                0x3
#define MT6353_AUXADC_RQST_RSV0_SHIFT                               2
#define MT6353_AUXADC_RQST_CH4_BY_MD_MASK                           0x1
#define MT6353_AUXADC_RQST_CH4_BY_MD_SHIFT                          4
#define MT6353_AUXADC_RQST_CH7_BY_MD_MASK                           0x1
#define MT6353_AUXADC_RQST_CH7_BY_MD_SHIFT                          7
#define MT6353_AUXADC_RQST_CH7_BY_GPS_MASK                          0x1
#define MT6353_AUXADC_RQST_CH7_BY_GPS_SHIFT                         8
#define MT6353_AUXADC_RQST_DCXO_BY_MD_MASK                          0x1
#define MT6353_AUXADC_RQST_DCXO_BY_MD_SHIFT                         9
#define MT6353_AUXADC_RQST_DCXO_BY_GPS_MASK                         0x1
#define MT6353_AUXADC_RQST_DCXO_BY_GPS_SHIFT                        10
#define MT6353_AUXADC_RQST_RSV1_MASK                                0x1F
#define MT6353_AUXADC_RQST_RSV1_SHIFT                               11
#define MT6353_AUXADC_RQST1_SET_MASK                                0xFFFF
#define MT6353_AUXADC_RQST1_SET_SHIFT                               0
#define MT6353_AUXADC_RQST1_CLR_MASK                                0xFFFF
#define MT6353_AUXADC_RQST1_CLR_SHIFT                               0
#define MT6353_AUXADC_CK_ON_EXTD_MASK                               0x3F
#define MT6353_AUXADC_CK_ON_EXTD_SHIFT                              0
#define MT6353_AUXADC_SRCLKEN_SRC_SEL_MASK                          0x3
#define MT6353_AUXADC_SRCLKEN_SRC_SEL_SHIFT                         6
#define MT6353_AUXADC_ADC_PWDB_MASK                                 0x1
#define MT6353_AUXADC_ADC_PWDB_SHIFT                                8
#define MT6353_AUXADC_ADC_PWDB_SWCTRL_MASK                          0x1
#define MT6353_AUXADC_ADC_PWDB_SWCTRL_SHIFT                         9
#define MT6353_AUXADC_STRUP_CK_ON_ENB_MASK                          0x1
#define MT6353_AUXADC_STRUP_CK_ON_ENB_SHIFT                         10
#define MT6353_AUXADC_ADC_RDY_WAKEUP_CLR_MASK                       0x1
#define MT6353_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT                      11
#define MT6353_AUXADC_SRCLKEN_CK_EN_MASK                            0x1
#define MT6353_AUXADC_SRCLKEN_CK_EN_SHIFT                           12
#define MT6353_AUXADC_CK_AON_GPS_MASK                               0x1
#define MT6353_AUXADC_CK_AON_GPS_SHIFT                              13
#define MT6353_AUXADC_CK_AON_MD_MASK                                0x1
#define MT6353_AUXADC_CK_AON_MD_SHIFT                               14
#define MT6353_AUXADC_CK_AON_MASK                                   0x1
#define MT6353_AUXADC_CK_AON_SHIFT                                  15
#define MT6353_AUXADC_CON0_SET_MASK                                 0xFFFF
#define MT6353_AUXADC_CON0_SET_SHIFT                                0
#define MT6353_AUXADC_CON0_CLR_MASK                                 0xFFFF
#define MT6353_AUXADC_CON0_CLR_SHIFT                                0
#define MT6353_AUXADC_AVG_NUM_SMALL_MASK                            0x7
#define MT6353_AUXADC_AVG_NUM_SMALL_SHIFT                           0
#define MT6353_AUXADC_AVG_NUM_LARGE_MASK                            0x7
#define MT6353_AUXADC_AVG_NUM_LARGE_SHIFT                           3
#define MT6353_AUXADC_SPL_NUM_MASK                                  0x3FF
#define MT6353_AUXADC_SPL_NUM_SHIFT                                 6
#define MT6353_AUXADC_AVG_NUM_SEL_MASK                              0xFFF
#define MT6353_AUXADC_AVG_NUM_SEL_SHIFT                             0
#define MT6353_AUXADC_AVG_NUM_SEL_SHARE_MASK                        0x1
#define MT6353_AUXADC_AVG_NUM_SEL_SHARE_SHIFT                       12
#define MT6353_AUXADC_AVG_NUM_SEL_LBAT_MASK                         0x1
#define MT6353_AUXADC_AVG_NUM_SEL_LBAT_SHIFT                        13
#define MT6353_AUXADC_AVG_NUM_SEL_VISMPS_MASK                       0x1
#define MT6353_AUXADC_AVG_NUM_SEL_VISMPS_SHIFT                      14
#define MT6353_AUXADC_AVG_NUM_SEL_WAKEUP_MASK                       0x1
#define MT6353_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT                      15
#define MT6353_AUXADC_SPL_NUM_LARGE_MASK                            0x3FF
#define MT6353_AUXADC_SPL_NUM_LARGE_SHIFT                           0
#define MT6353_AUXADC_SPL_NUM_SLEEP_MASK                            0x3FF
#define MT6353_AUXADC_SPL_NUM_SLEEP_SHIFT                           0
#define MT6353_AUXADC_SPL_NUM_SLEEP_SEL_MASK                        0x1
#define MT6353_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT                       15
#define MT6353_AUXADC_SPL_NUM_SEL_MASK                              0xFFF
#define MT6353_AUXADC_SPL_NUM_SEL_SHIFT                             0
#define MT6353_AUXADC_SPL_NUM_SEL_SHARE_MASK                        0x1
#define MT6353_AUXADC_SPL_NUM_SEL_SHARE_SHIFT                       12
#define MT6353_AUXADC_SPL_NUM_SEL_LBAT_MASK                         0x1
#define MT6353_AUXADC_SPL_NUM_SEL_LBAT_SHIFT                        13
#define MT6353_AUXADC_SPL_NUM_SEL_VISMPS_MASK                       0x1
#define MT6353_AUXADC_SPL_NUM_SEL_VISMPS_SHIFT                      14
#define MT6353_AUXADC_SPL_NUM_SEL_WAKEUP_MASK                       0x1
#define MT6353_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT                      15
#define MT6353_AUXADC_TRIM_CH0_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH0_SEL_SHIFT                            0
#define MT6353_AUXADC_TRIM_CH1_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH1_SEL_SHIFT                            2
#define MT6353_AUXADC_TRIM_CH2_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH2_SEL_SHIFT                            4
#define MT6353_AUXADC_TRIM_CH3_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH3_SEL_SHIFT                            6
#define MT6353_AUXADC_TRIM_CH4_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH4_SEL_SHIFT                            8
#define MT6353_AUXADC_TRIM_CH5_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH5_SEL_SHIFT                            10
#define MT6353_AUXADC_TRIM_CH6_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH6_SEL_SHIFT                            12
#define MT6353_AUXADC_TRIM_CH7_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH7_SEL_SHIFT                            14
#define MT6353_AUXADC_TRIM_CH8_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH8_SEL_SHIFT                            0
#define MT6353_AUXADC_TRIM_CH9_SEL_MASK                             0x3
#define MT6353_AUXADC_TRIM_CH9_SEL_SHIFT                            2
#define MT6353_AUXADC_TRIM_CH10_SEL_MASK                            0x3
#define MT6353_AUXADC_TRIM_CH10_SEL_SHIFT                           4
#define MT6353_AUXADC_TRIM_CH11_SEL_MASK                            0x3
#define MT6353_AUXADC_TRIM_CH11_SEL_SHIFT                           6
#define MT6353_AUXADC_ADC_2S_COMP_ENB_MASK                          0x1
#define MT6353_AUXADC_ADC_2S_COMP_ENB_SHIFT                         14
#define MT6353_AUXADC_ADC_TRIM_COMP_MASK                            0x1
#define MT6353_AUXADC_ADC_TRIM_COMP_SHIFT                           15
#define MT6353_AUXADC_SW_GAIN_TRIM_MASK                             0x7FFF
#define MT6353_AUXADC_SW_GAIN_TRIM_SHIFT                            0
#define MT6353_AUXADC_SW_OFFSET_TRIM_MASK                           0x7FFF
#define MT6353_AUXADC_SW_OFFSET_TRIM_SHIFT                          0
#define MT6353_AUXADC_RNG_EN_MASK                                   0x1
#define MT6353_AUXADC_RNG_EN_SHIFT                                  0
#define MT6353_AUXADC_DATA_REUSE_SEL_MASK                           0x3
#define MT6353_AUXADC_DATA_REUSE_SEL_SHIFT                          1
#define MT6353_AUXADC_TEST_MODE_MASK                                0x1
#define MT6353_AUXADC_TEST_MODE_SHIFT                               3
#define MT6353_AUXADC_BIT_SEL_MASK                                  0x1
#define MT6353_AUXADC_BIT_SEL_SHIFT                                 4
#define MT6353_AUXADC_START_SW_MASK                                 0x1
#define MT6353_AUXADC_START_SW_SHIFT                                5
#define MT6353_AUXADC_START_SWCTRL_MASK                             0x1
#define MT6353_AUXADC_START_SWCTRL_SHIFT                            6
#define MT6353_AUXADC_TS_VBE_SEL_MASK                               0x1
#define MT6353_AUXADC_TS_VBE_SEL_SHIFT                              7
#define MT6353_AUXADC_TS_VBE_SEL_SWCTRL_MASK                        0x1
#define MT6353_AUXADC_TS_VBE_SEL_SWCTRL_SHIFT                       8
#define MT6353_AUXADC_VBUF_EN_MASK                                  0x1
#define MT6353_AUXADC_VBUF_EN_SHIFT                                 9
#define MT6353_AUXADC_VBUF_EN_SWCTRL_MASK                           0x1
#define MT6353_AUXADC_VBUF_EN_SWCTRL_SHIFT                          10
#define MT6353_AUXADC_OUT_SEL_MASK                                  0x1
#define MT6353_AUXADC_OUT_SEL_SHIFT                                 11
#define MT6353_AUXADC_DA_DAC_MASK                                   0xFFF
#define MT6353_AUXADC_DA_DAC_SHIFT                                  0
#define MT6353_AUXADC_DA_DAC_SWCTRL_MASK                            0x1
#define MT6353_AUXADC_DA_DAC_SWCTRL_SHIFT                           12
#define MT6353_AD_AUXADC_COMP_MASK                                  0x1
#define MT6353_AD_AUXADC_COMP_SHIFT                                 15
#define MT6353_RG_VBUF_EXTEN_MASK                                   0x1
#define MT6353_RG_VBUF_EXTEN_SHIFT                                  0
#define MT6353_RG_VBUF_CALEN_MASK                                   0x1
#define MT6353_RG_VBUF_CALEN_SHIFT                                  1
#define MT6353_RG_VBUF_BYP_MASK                                     0x1
#define MT6353_RG_VBUF_BYP_SHIFT                                    2
#define MT6353_RG_AUX_RSV_MASK                                      0xF
#define MT6353_RG_AUX_RSV_SHIFT                                     3
#define MT6353_RG_AUXADC_CALI_MASK                                  0xF
#define MT6353_RG_AUXADC_CALI_SHIFT                                 7
#define MT6353_RG_VBUF_EN_MASK                                      0x1
#define MT6353_RG_VBUF_EN_SHIFT                                     11
#define MT6353_RG_VBE_SEL_MASK                                      0x1
#define MT6353_RG_VBE_SEL_SHIFT                                     12
#define MT6353_AUXADC_ADCIN_VSEN_EN_MASK                            0x1
#define MT6353_AUXADC_ADCIN_VSEN_EN_SHIFT                           0
#define MT6353_AUXADC_ADCIN_VBAT_EN_MASK                            0x1
#define MT6353_AUXADC_ADCIN_VBAT_EN_SHIFT                           1
#define MT6353_AUXADC_ADCIN_VSEN_MUX_EN_MASK                        0x1
#define MT6353_AUXADC_ADCIN_VSEN_MUX_EN_SHIFT                       2
#define MT6353_AUXADC_ADCIN_VSEN_EXT_BATON_EN_MASK                  0x1
#define MT6353_AUXADC_ADCIN_VSEN_EXT_BATON_EN_SHIFT                 3
#define MT6353_AUXADC_ADCIN_CHR_EN_MASK                             0x1
#define MT6353_AUXADC_ADCIN_CHR_EN_SHIFT                            4
#define MT6353_AUXADC_ADCIN_BATON_TDET_EN_MASK                      0x1
#define MT6353_AUXADC_ADCIN_BATON_TDET_EN_SHIFT                     5
#define MT6353_AUXADC_ACCDET_ANASWCTRL_EN_MASK                      0x1
#define MT6353_AUXADC_ACCDET_ANASWCTRL_EN_SHIFT                     6
#define MT6353_AUXADC_DIG0_RSV0_MASK                                0xF
#define MT6353_AUXADC_DIG0_RSV0_SHIFT                               7
#define MT6353_AUXADC_CHSEL_MASK                                    0xF
#define MT6353_AUXADC_CHSEL_SHIFT                                   11
#define MT6353_AUXADC_SWCTRL_EN_MASK                                0x1
#define MT6353_AUXADC_SWCTRL_EN_SHIFT                               15
#define MT6353_AUXADC_SOURCE_LBAT_SEL_MASK                          0x1
#define MT6353_AUXADC_SOURCE_LBAT_SEL_SHIFT                         0
#define MT6353_AUXADC_SOURCE_LBAT2_SEL_MASK                         0x1
#define MT6353_AUXADC_SOURCE_LBAT2_SEL_SHIFT                        1
#define MT6353_AUXADC_DIG0_RSV2_MASK                                0x7
#define MT6353_AUXADC_DIG0_RSV2_SHIFT                               2
#define MT6353_AUXADC_DIG1_RSV2_MASK                                0xF
#define MT6353_AUXADC_DIG1_RSV2_SHIFT                               5
#define MT6353_AUXADC_DAC_EXTD_MASK                                 0xF
#define MT6353_AUXADC_DAC_EXTD_SHIFT                                11
#define MT6353_AUXADC_DAC_EXTD_EN_MASK                              0x1
#define MT6353_AUXADC_DAC_EXTD_EN_SHIFT                             15
#define MT6353_AUXADC_PMU_THR_PDN_SW_MASK                           0x1
#define MT6353_AUXADC_PMU_THR_PDN_SW_SHIFT                          10
#define MT6353_AUXADC_PMU_THR_PDN_SEL_MASK                          0x1
#define MT6353_AUXADC_PMU_THR_PDN_SEL_SHIFT                         11
#define MT6353_AUXADC_PMU_THR_PDN_STATUS_MASK                       0x1
#define MT6353_AUXADC_PMU_THR_PDN_STATUS_SHIFT                      12
#define MT6353_AUXADC_DIG0_RSV1_MASK                                0x7
#define MT6353_AUXADC_DIG0_RSV1_SHIFT                               13
#define MT6353_AUXADC_START_SHADE_NUM_MASK                          0x3FF
#define MT6353_AUXADC_START_SHADE_NUM_SHIFT                         0
#define MT6353_AUXADC_START_SHADE_EN_MASK                           0x1
#define MT6353_AUXADC_START_SHADE_EN_SHIFT                          14
#define MT6353_AUXADC_START_SHADE_SEL_MASK                          0x1
#define MT6353_AUXADC_START_SHADE_SEL_SHIFT                         15
#define MT6353_AUXADC_AUTORPT_PRD_MASK                              0x3FF
#define MT6353_AUXADC_AUTORPT_PRD_SHIFT                             0
#define MT6353_AUXADC_AUTORPT_EN_MASK                               0x1
#define MT6353_AUXADC_AUTORPT_EN_SHIFT                              15
#define MT6353_AUXADC_LBAT_DEBT_MAX_MASK                            0xFF
#define MT6353_AUXADC_LBAT_DEBT_MAX_SHIFT                           0
#define MT6353_AUXADC_LBAT_DEBT_MIN_MASK                            0xFF
#define MT6353_AUXADC_LBAT_DEBT_MIN_SHIFT                           8
#define MT6353_AUXADC_LBAT_DET_PRD_15_0_MASK                        0xFFFF
#define MT6353_AUXADC_LBAT_DET_PRD_15_0_SHIFT                       0
#define MT6353_AUXADC_LBAT_DET_PRD_19_16_MASK                       0xF
#define MT6353_AUXADC_LBAT_DET_PRD_19_16_SHIFT                      0
#define MT6353_AUXADC_LBAT_VOLT_MAX_MASK                            0xFFF
#define MT6353_AUXADC_LBAT_VOLT_MAX_SHIFT                           0
#define MT6353_AUXADC_LBAT_IRQ_EN_MAX_MASK                          0x1
#define MT6353_AUXADC_LBAT_IRQ_EN_MAX_SHIFT                         12
#define MT6353_AUXADC_LBAT_EN_MAX_MASK                              0x1
#define MT6353_AUXADC_LBAT_EN_MAX_SHIFT                             13
#define MT6353_AUXADC_LBAT_MAX_IRQ_B_MASK                           0x1
#define MT6353_AUXADC_LBAT_MAX_IRQ_B_SHIFT                          15
#define MT6353_AUXADC_LBAT_VOLT_MIN_MASK                            0xFFF
#define MT6353_AUXADC_LBAT_VOLT_MIN_SHIFT                           0
#define MT6353_AUXADC_LBAT_IRQ_EN_MIN_MASK                          0x1
#define MT6353_AUXADC_LBAT_IRQ_EN_MIN_SHIFT                         12
#define MT6353_AUXADC_LBAT_EN_MIN_MASK                              0x1
#define MT6353_AUXADC_LBAT_EN_MIN_SHIFT                             13
#define MT6353_AUXADC_LBAT_MIN_IRQ_B_MASK                           0x1
#define MT6353_AUXADC_LBAT_MIN_IRQ_B_SHIFT                          15
#define MT6353_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK                  0x1FF
#define MT6353_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT                 0
#define MT6353_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK                  0x1FF
#define MT6353_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT                 0
#define MT6353_AUXADC_ACCDET_AUTO_SPL_MASK                          0x1
#define MT6353_AUXADC_ACCDET_AUTO_SPL_SHIFT                         0
#define MT6353_AUXADC_ACCDET_AUTO_RQST_CLR_MASK                     0x1
#define MT6353_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT                    1
#define MT6353_AUXADC_ACCDET_DIG1_RSV0_MASK                         0x3F
#define MT6353_AUXADC_ACCDET_DIG1_RSV0_SHIFT                        2
#define MT6353_AUXADC_ACCDET_DIG0_RSV0_MASK                         0xFF
#define MT6353_AUXADC_ACCDET_DIG0_RSV0_SHIFT                        8
#define MT6353_AUXADC_THR_DEBT_MAX_MASK                             0xFF
#define MT6353_AUXADC_THR_DEBT_MAX_SHIFT                            0
#define MT6353_AUXADC_THR_DEBT_MIN_MASK                             0xFF
#define MT6353_AUXADC_THR_DEBT_MIN_SHIFT                            8
#define MT6353_AUXADC_THR_DET_PRD_15_0_MASK                         0xFFFF
#define MT6353_AUXADC_THR_DET_PRD_15_0_SHIFT                        0
#define MT6353_AUXADC_THR_DET_PRD_19_16_MASK                        0xF
#define MT6353_AUXADC_THR_DET_PRD_19_16_SHIFT                       0
#define MT6353_AUXADC_THR_VOLT_MAX_MASK                             0xFFF
#define MT6353_AUXADC_THR_VOLT_MAX_SHIFT                            0
#define MT6353_AUXADC_THR_IRQ_EN_MAX_MASK                           0x1
#define MT6353_AUXADC_THR_IRQ_EN_MAX_SHIFT                          12
#define MT6353_AUXADC_THR_EN_MAX_MASK                               0x1
#define MT6353_AUXADC_THR_EN_MAX_SHIFT                              13
#define MT6353_AUXADC_THR_MAX_IRQ_B_MASK                            0x1
#define MT6353_AUXADC_THR_MAX_IRQ_B_SHIFT                           15
#define MT6353_AUXADC_THR_VOLT_MIN_MASK                             0xFFF
#define MT6353_AUXADC_THR_VOLT_MIN_SHIFT                            0
#define MT6353_AUXADC_THR_IRQ_EN_MIN_MASK                           0x1
#define MT6353_AUXADC_THR_IRQ_EN_MIN_SHIFT                          12
#define MT6353_AUXADC_THR_EN_MIN_MASK                               0x1
#define MT6353_AUXADC_THR_EN_MIN_SHIFT                              13
#define MT6353_AUXADC_THR_MIN_IRQ_B_MASK                            0x1
#define MT6353_AUXADC_THR_MIN_IRQ_B_SHIFT                           15
#define MT6353_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK                   0x1FF
#define MT6353_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT                  0
#define MT6353_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK                   0x1FF
#define MT6353_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT                  0
#define MT6353_EFUSE_GAIN_CH4_TRIM_MASK                             0xFFF
#define MT6353_EFUSE_GAIN_CH4_TRIM_SHIFT                            0
#define MT6353_EFUSE_OFFSET_CH4_TRIM_MASK                           0x7FF
#define MT6353_EFUSE_OFFSET_CH4_TRIM_SHIFT                          0
#define MT6353_EFUSE_GAIN_CH0_TRIM_MASK                             0xFFF
#define MT6353_EFUSE_GAIN_CH0_TRIM_SHIFT                            0
#define MT6353_EFUSE_OFFSET_CH0_TRIM_MASK                           0x7FF
#define MT6353_EFUSE_OFFSET_CH0_TRIM_SHIFT                          0
#define MT6353_EFUSE_GAIN_CH7_TRIM_MASK                             0xFFF
#define MT6353_EFUSE_GAIN_CH7_TRIM_SHIFT                            0
#define MT6353_EFUSE_OFFSET_CH7_TRIM_MASK                           0x7FF
#define MT6353_EFUSE_OFFSET_CH7_TRIM_SHIFT                          0
#define MT6353_AUXADC_FGADC_START_SW_MASK                           0x1
#define MT6353_AUXADC_FGADC_START_SW_SHIFT                          0
#define MT6353_AUXADC_FGADC_START_SEL_MASK                          0x1
#define MT6353_AUXADC_FGADC_START_SEL_SHIFT                         1
#define MT6353_AUXADC_FGADC_R_SW_MASK                               0x1
#define MT6353_AUXADC_FGADC_R_SW_SHIFT                              2
#define MT6353_AUXADC_FGADC_R_SEL_MASK                              0x1
#define MT6353_AUXADC_FGADC_R_SEL_SHIFT                             3
#define MT6353_AUXADC_DBG_DIG0_RSV2_MASK                            0x3F
#define MT6353_AUXADC_DBG_DIG0_RSV2_SHIFT                           4
#define MT6353_AUXADC_DBG_DIG1_RSV2_MASK                            0x3F
#define MT6353_AUXADC_DBG_DIG1_RSV2_SHIFT                           10
#define MT6353_AUXADC_IMPEDANCE_CNT_MASK                            0x3F
#define MT6353_AUXADC_IMPEDANCE_CNT_SHIFT                           0
#define MT6353_AUXADC_IMPEDANCE_CHSEL_MASK                          0x1
#define MT6353_AUXADC_IMPEDANCE_CHSEL_SHIFT                         6
#define MT6353_AUXADC_IMPEDANCE_IRQ_CLR_MASK                        0x1
#define MT6353_AUXADC_IMPEDANCE_IRQ_CLR_SHIFT                       7
#define MT6353_AUXADC_IMPEDANCE_IRQ_STATUS_MASK                     0x1
#define MT6353_AUXADC_IMPEDANCE_IRQ_STATUS_SHIFT                    8
#define MT6353_AUXADC_CLR_IMP_CNT_STOP_MASK                         0x1
#define MT6353_AUXADC_CLR_IMP_CNT_STOP_SHIFT                        14
#define MT6353_AUXADC_IMPEDANCE_MODE_MASK                           0x1
#define MT6353_AUXADC_IMPEDANCE_MODE_SHIFT                          15
#define MT6353_AUXADC_IMP_AUTORPT_PRD_MASK                          0x3FF
#define MT6353_AUXADC_IMP_AUTORPT_PRD_SHIFT                         0
#define MT6353_AUXADC_IMP_AUTORPT_EN_MASK                           0x1
#define MT6353_AUXADC_IMP_AUTORPT_EN_SHIFT                          15
#define MT6353_AUXADC_VISMPS0_DEBT_MAX_MASK                         0xFF
#define MT6353_AUXADC_VISMPS0_DEBT_MAX_SHIFT                        0
#define MT6353_AUXADC_VISMPS0_DEBT_MIN_MASK                         0xFF
#define MT6353_AUXADC_VISMPS0_DEBT_MIN_SHIFT                        8
#define MT6353_AUXADC_VISMPS0_DET_PRD_15_0_MASK                     0xFFFF
#define MT6353_AUXADC_VISMPS0_DET_PRD_15_0_SHIFT                    0
#define MT6353_AUXADC_VISMPS0_DET_PRD_19_16_MASK                    0xF
#define MT6353_AUXADC_VISMPS0_DET_PRD_19_16_SHIFT                   0
#define MT6353_AUXADC_VISMPS0_VOLT_MAX_MASK                         0xFFF
#define MT6353_AUXADC_VISMPS0_VOLT_MAX_SHIFT                        0
#define MT6353_AUXADC_VISMPS0_IRQ_EN_MAX_MASK                       0x1
#define MT6353_AUXADC_VISMPS0_IRQ_EN_MAX_SHIFT                      12
#define MT6353_AUXADC_VISMPS0_EN_MAX_MASK                           0x1
#define MT6353_AUXADC_VISMPS0_EN_MAX_SHIFT                          13
#define MT6353_AUXADC_VISMPS0_MAX_IRQ_B_MASK                        0x1
#define MT6353_AUXADC_VISMPS0_MAX_IRQ_B_SHIFT                       15
#define MT6353_AUXADC_VISMPS0_VOLT_MIN_MASK                         0xFFF
#define MT6353_AUXADC_VISMPS0_VOLT_MIN_SHIFT                        0
#define MT6353_AUXADC_VISMPS0_IRQ_EN_MIN_MASK                       0x1
#define MT6353_AUXADC_VISMPS0_IRQ_EN_MIN_SHIFT                      12
#define MT6353_AUXADC_VISMPS0_EN_MIN_MASK                           0x1
#define MT6353_AUXADC_VISMPS0_EN_MIN_SHIFT                          13
#define MT6353_AUXADC_VISMPS0_MIN_IRQ_B_MASK                        0x1
#define MT6353_AUXADC_VISMPS0_MIN_IRQ_B_SHIFT                       15
#define MT6353_AUXADC_VISMPS0_DEBOUNCE_COUNT_MAX_MASK               0x1FF
#define MT6353_AUXADC_VISMPS0_DEBOUNCE_COUNT_MAX_SHIFT              0
#define MT6353_AUXADC_VISMPS0_DEBOUNCE_COUNT_MIN_MASK               0x1FF
#define MT6353_AUXADC_VISMPS0_DEBOUNCE_COUNT_MIN_SHIFT              0
#define MT6353_AUXADC_LBAT2_DEBT_MAX_MASK                           0xFF
#define MT6353_AUXADC_LBAT2_DEBT_MAX_SHIFT                          0
#define MT6353_AUXADC_LBAT2_DEBT_MIN_MASK                           0xFF
#define MT6353_AUXADC_LBAT2_DEBT_MIN_SHIFT                          8
#define MT6353_AUXADC_LBAT2_DET_PRD_15_0_MASK                       0xFFFF
#define MT6353_AUXADC_LBAT2_DET_PRD_15_0_SHIFT                      0
#define MT6353_AUXADC_LBAT2_DET_PRD_19_16_MASK                      0xF
#define MT6353_AUXADC_LBAT2_DET_PRD_19_16_SHIFT                     0
#define MT6353_AUXADC_LBAT2_VOLT_MAX_MASK                           0xFFF
#define MT6353_AUXADC_LBAT2_VOLT_MAX_SHIFT                          0
#define MT6353_AUXADC_LBAT2_IRQ_EN_MAX_MASK                         0x1
#define MT6353_AUXADC_LBAT2_IRQ_EN_MAX_SHIFT                        12
#define MT6353_AUXADC_LBAT2_EN_MAX_MASK                             0x1
#define MT6353_AUXADC_LBAT2_EN_MAX_SHIFT                            13
#define MT6353_AUXADC_LBAT2_MAX_IRQ_B_MASK                          0x1
#define MT6353_AUXADC_LBAT2_MAX_IRQ_B_SHIFT                         15
#define MT6353_AUXADC_LBAT2_VOLT_MIN_MASK                           0xFFF
#define MT6353_AUXADC_LBAT2_VOLT_MIN_SHIFT                          0
#define MT6353_AUXADC_LBAT2_IRQ_EN_MIN_MASK                         0x1
#define MT6353_AUXADC_LBAT2_IRQ_EN_MIN_SHIFT                        12
#define MT6353_AUXADC_LBAT2_EN_MIN_MASK                             0x1
#define MT6353_AUXADC_LBAT2_EN_MIN_SHIFT                            13
#define MT6353_AUXADC_LBAT2_MIN_IRQ_B_MASK                          0x1
#define MT6353_AUXADC_LBAT2_MIN_IRQ_B_SHIFT                         15
#define MT6353_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_MASK                 0x1FF
#define MT6353_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_SHIFT                0
#define MT6353_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_MASK                 0x1FF
#define MT6353_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_SHIFT                0
#define MT6353_AUXADC_MDBG_DET_PRD_MASK                             0x3FF
#define MT6353_AUXADC_MDBG_DET_PRD_SHIFT                            0
#define MT6353_AUXADC_MDBG_DET_EN_MASK                              0x1
#define MT6353_AUXADC_MDBG_DET_EN_SHIFT                             15
#define MT6353_AUXADC_MDBG_R_PTR_MASK                               0x3F
#define MT6353_AUXADC_MDBG_R_PTR_SHIFT                              0
#define MT6353_AUXADC_MDBG_W_PTR_MASK                               0x3F
#define MT6353_AUXADC_MDBG_W_PTR_SHIFT                              8
#define MT6353_AUXADC_MDBG_BUF_LENGTH_MASK                          0x3F
#define MT6353_AUXADC_MDBG_BUF_LENGTH_SHIFT                         0
#define MT6353_AUXADC_MDRT_DET_PRD_MASK                             0x3FF
#define MT6353_AUXADC_MDRT_DET_PRD_SHIFT                            0
#define MT6353_AUXADC_MDRT_DET_EN_MASK                              0x1
#define MT6353_AUXADC_MDRT_DET_EN_SHIFT                             15
#define MT6353_AUXADC_MDRT_DET_WKUP_START_CNT_MASK                  0xFFF
#define MT6353_AUXADC_MDRT_DET_WKUP_START_CNT_SHIFT                 0
#define MT6353_AUXADC_MDRT_DET_WKUP_START_CLR_MASK                  0x1
#define MT6353_AUXADC_MDRT_DET_WKUP_START_CLR_SHIFT                 15
#define MT6353_AUXADC_MDRT_DET_WKUP_START_MASK                      0x1
#define MT6353_AUXADC_MDRT_DET_WKUP_START_SHIFT                     0
#define MT6353_AUXADC_MDRT_DET_WKUP_START_SEL_MASK                  0x1
#define MT6353_AUXADC_MDRT_DET_WKUP_START_SEL_SHIFT                 1
#define MT6353_AUXADC_MDRT_DET_WKUP_EN_MASK                         0x1
#define MT6353_AUXADC_MDRT_DET_WKUP_EN_SHIFT                        2
#define MT6353_AUXADC_MDRT_DET_SRCLKEN_IND_MASK                     0x1
#define MT6353_AUXADC_MDRT_DET_SRCLKEN_IND_SHIFT                    3
#define MT6353_AUXADC_DCXO_MDRT_DET_PRD_MASK                        0x3FF
#define MT6353_AUXADC_DCXO_MDRT_DET_PRD_SHIFT                       0
#define MT6353_AUXADC_DCXO_MDRT_DET_EN_MASK                         0x1
#define MT6353_AUXADC_DCXO_MDRT_DET_EN_SHIFT                        15
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_MASK             0xFFF
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_SHIFT            0
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_MASK             0x1
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_SHIFT            15
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_EN_MASK                    0x1
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_EN_SHIFT                   0
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_MASK             0x1
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_SHIFT            1
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_MASK                 0x1
#define MT6353_AUXADC_DCXO_MDRT_DET_WKUP_START_SHIFT                2
#define MT6353_AUXADC_DCXO_MDRT_DET_SRCLKEN_IND_MASK                0x1
#define MT6353_AUXADC_DCXO_MDRT_DET_SRCLKEN_IND_SHIFT               3
#define MT6353_AUXADC_DCXO_CH4_MUX_AP_SEL_MASK                      0x1
#define MT6353_AUXADC_DCXO_CH4_MUX_AP_SEL_SHIFT                     4
#define MT6353_AUXADC_NAG_EN_MASK                                   0x1
#define MT6353_AUXADC_NAG_EN_SHIFT                                  0
#define MT6353_AUXADC_NAG_CLR_MASK                                  0x1
#define MT6353_AUXADC_NAG_CLR_SHIFT                                 1
#define MT6353_AUXADC_NAG_VBAT1_SEL_MASK                            0x1
#define MT6353_AUXADC_NAG_VBAT1_SEL_SHIFT                           2
#define MT6353_AUXADC_NAG_PRD_MASK                                  0x7F
#define MT6353_AUXADC_NAG_PRD_SHIFT                                 3
#define MT6353_AUXADC_NAG_IRQ_EN_MASK                               0x1
#define MT6353_AUXADC_NAG_IRQ_EN_SHIFT                              10
#define MT6353_AUXADC_NAG_C_DLTV_IRQ_MASK                           0x1
#define MT6353_AUXADC_NAG_C_DLTV_IRQ_SHIFT                          15
#define MT6353_AUXADC_NAG_ZCV_MASK                                  0x7FFF
#define MT6353_AUXADC_NAG_ZCV_SHIFT                                 0
#define MT6353_AUXADC_NAG_C_DLTV_TH_15_0_MASK                       0xFFFF
#define MT6353_AUXADC_NAG_C_DLTV_TH_15_0_SHIFT                      0
#define MT6353_AUXADC_NAG_C_DLTV_TH_26_16_MASK                      0x7FF
#define MT6353_AUXADC_NAG_C_DLTV_TH_26_16_SHIFT                     0
#define MT6353_AUXADC_NAG_CNT_15_0_MASK                             0xFFFF
#define MT6353_AUXADC_NAG_CNT_15_0_SHIFT                            0
#define MT6353_AUXADC_NAG_CNT_25_16_MASK                            0x3FF
#define MT6353_AUXADC_NAG_CNT_25_16_SHIFT                           0
#define MT6353_AUXADC_NAG_DLTV_MASK                                 0xFFFF
#define MT6353_AUXADC_NAG_DLTV_SHIFT                                0
#define MT6353_AUXADC_NAG_C_DLTV_15_0_MASK                          0xFFFF
#define MT6353_AUXADC_NAG_C_DLTV_15_0_SHIFT                         0
#define MT6353_AUXADC_NAG_C_DLTV_26_16_MASK                         0x7FF
#define MT6353_AUXADC_NAG_C_DLTV_26_16_SHIFT                        0
#define MT6353_AUXADC_TYPEC_H_DEBT_MAX_MASK                         0xFF
#define MT6353_AUXADC_TYPEC_H_DEBT_MAX_SHIFT                        0
#define MT6353_AUXADC_TYPEC_H_DEBT_MIN_MASK                         0xFF
#define MT6353_AUXADC_TYPEC_H_DEBT_MIN_SHIFT                        8
#define MT6353_AUXADC_TYPEC_H_DET_PRD_15_0_MASK                     0xFFFF
#define MT6353_AUXADC_TYPEC_H_DET_PRD_15_0_SHIFT                    0
#define MT6353_AUXADC_TYPEC_H_DET_PRD_19_16_MASK                    0xF
#define MT6353_AUXADC_TYPEC_H_DET_PRD_19_16_SHIFT                   0
#define MT6353_AUXADC_TYPEC_H_VOLT_MAX_MASK                         0xFFF
#define MT6353_AUXADC_TYPEC_H_VOLT_MAX_SHIFT                        0
#define MT6353_AUXADC_TYPEC_H_IRQ_EN_MAX_MASK                       0x1
#define MT6353_AUXADC_TYPEC_H_IRQ_EN_MAX_SHIFT                      12
#define MT6353_AUXADC_TYPEC_H_EN_MAX_MASK                           0x1
#define MT6353_AUXADC_TYPEC_H_EN_MAX_SHIFT                          13
#define MT6353_AUXADC_TYPEC_H_MAX_IRQ_B_MASK                        0x1
#define MT6353_AUXADC_TYPEC_H_MAX_IRQ_B_SHIFT                       15
#define MT6353_AUXADC_TYPEC_H_VOLT_MIN_MASK                         0xFFF
#define MT6353_AUXADC_TYPEC_H_VOLT_MIN_SHIFT                        0
#define MT6353_AUXADC_TYPEC_H_IRQ_EN_MIN_MASK                       0x1
#define MT6353_AUXADC_TYPEC_H_IRQ_EN_MIN_SHIFT                      12
#define MT6353_AUXADC_TYPEC_H_EN_MIN_MASK                           0x1
#define MT6353_AUXADC_TYPEC_H_EN_MIN_SHIFT                          13
#define MT6353_AUXADC_TYPEC_H_MIN_IRQ_B_MASK                        0x1
#define MT6353_AUXADC_TYPEC_H_MIN_IRQ_B_SHIFT                       15
#define MT6353_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MAX_MASK               0x1FF
#define MT6353_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MAX_SHIFT              0
#define MT6353_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MIN_MASK               0x1FF
#define MT6353_AUXADC_TYPEC_H_DEBOUNCE_COUNT_MIN_SHIFT              0
#define MT6353_AUXADC_TYPEC_L_DEBT_MAX_MASK                         0xFF
#define MT6353_AUXADC_TYPEC_L_DEBT_MAX_SHIFT                        0
#define MT6353_AUXADC_TYPEC_L_DEBT_MIN_MASK                         0xFF
#define MT6353_AUXADC_TYPEC_L_DEBT_MIN_SHIFT                        8
#define MT6353_AUXADC_TYPEC_L_DET_PRD_15_0_MASK                     0xFFFF
#define MT6353_AUXADC_TYPEC_L_DET_PRD_15_0_SHIFT                    0
#define MT6353_AUXADC_TYPEC_L_DET_PRD_19_16_MASK                    0xF
#define MT6353_AUXADC_TYPEC_L_DET_PRD_19_16_SHIFT                   0
#define MT6353_AUXADC_TYPEC_L_VOLT_MAX_MASK                         0xFFF
#define MT6353_AUXADC_TYPEC_L_VOLT_MAX_SHIFT                        0
#define MT6353_AUXADC_TYPEC_L_IRQ_EN_MAX_MASK                       0x1
#define MT6353_AUXADC_TYPEC_L_IRQ_EN_MAX_SHIFT                      12
#define MT6353_AUXADC_TYPEC_L_EN_MAX_MASK                           0x1
#define MT6353_AUXADC_TYPEC_L_EN_MAX_SHIFT                          13
#define MT6353_AUXADC_TYPEC_L_MAX_IRQ_B_MASK                        0x1
#define MT6353_AUXADC_TYPEC_L_MAX_IRQ_B_SHIFT                       15
#define MT6353_AUXADC_TYPEC_L_VOLT_MIN_MASK                         0xFFF
#define MT6353_AUXADC_TYPEC_L_VOLT_MIN_SHIFT                        0
#define MT6353_AUXADC_TYPEC_L_IRQ_EN_MIN_MASK                       0x1
#define MT6353_AUXADC_TYPEC_L_IRQ_EN_MIN_SHIFT                      12
#define MT6353_AUXADC_TYPEC_L_EN_MIN_MASK                           0x1
#define MT6353_AUXADC_TYPEC_L_EN_MIN_SHIFT                          13
#define MT6353_AUXADC_TYPEC_L_MIN_IRQ_B_MASK                        0x1
#define MT6353_AUXADC_TYPEC_L_MIN_IRQ_B_SHIFT                       15
#define MT6353_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MAX_MASK               0x1FF
#define MT6353_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MAX_SHIFT              0
#define MT6353_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MIN_MASK               0x1FF
#define MT6353_AUXADC_TYPEC_L_DEBOUNCE_COUNT_MIN_SHIFT              0
#define MT6353_RG_AUDACCDETVTHBCAL_MASK                             0x1
#define MT6353_RG_AUDACCDETVTHBCAL_SHIFT                            0
#define MT6353_RG_AUDACCDETVTHACAL_MASK                             0x1
#define MT6353_RG_AUDACCDETVTHACAL_SHIFT                            1
#define MT6353_RG_AUDACCDETANASWCTRLENB_MASK                        0x1
#define MT6353_RG_AUDACCDETANASWCTRLENB_SHIFT                       2
#define MT6353_RG_ACCDETSEL_MASK                                    0x1
#define MT6353_RG_ACCDETSEL_SHIFT                                   3
#define MT6353_RG_AUDACCDETSWCTRL_MASK                              0x7
#define MT6353_RG_AUDACCDETSWCTRL_SHIFT                             4
#define MT6353_RG_AUDACCDETMICBIAS1PULLLOW_MASK                     0x1
#define MT6353_RG_AUDACCDETMICBIAS1PULLLOW_SHIFT                    7
#define MT6353_RG_AUDACCDETTVDET_MASK                               0x1
#define MT6353_RG_AUDACCDETTVDET_SHIFT                              8
#define MT6353_RG_AUDACCDETVIN1PULLLOW_MASK                         0x1
#define MT6353_RG_AUDACCDETVIN1PULLLOW_SHIFT                        9
#define MT6353_AUDACCDETAUXADCSWCTRL_MASK                           0x1
#define MT6353_AUDACCDETAUXADCSWCTRL_SHIFT                          10
#define MT6353_AUDACCDETAUXADCSWCTRL_SEL_MASK                       0x1
#define MT6353_AUDACCDETAUXADCSWCTRL_SEL_SHIFT                      11
#define MT6353_RG_AUDACCDETMICBIAS0PULLLOW_MASK                     0x1
#define MT6353_RG_AUDACCDETMICBIAS0PULLLOW_SHIFT                    12
#define MT6353_RG_AUDACCDETRSV_MASK                                 0x3
#define MT6353_RG_AUDACCDETRSV_SHIFT                                13
#define MT6353_ACCDET_EN_MASK                                       0x1
#define MT6353_ACCDET_EN_SHIFT                                      0
#define MT6353_ACCDET_SEQ_INIT_MASK                                 0x1
#define MT6353_ACCDET_SEQ_INIT_SHIFT                                1
#define MT6353_ACCDET_EINTDET_EN_MASK                               0x1
#define MT6353_ACCDET_EINTDET_EN_SHIFT                              2
#define MT6353_ACCDET_EINT_SEQ_INIT_MASK                            0x1
#define MT6353_ACCDET_EINT_SEQ_INIT_SHIFT                           3
#define MT6353_ACCDET_NEGVDET_EN_MASK                               0x1
#define MT6353_ACCDET_NEGVDET_EN_SHIFT                              4
#define MT6353_ACCDET_NEGVDET_EN_CTRL_MASK                          0x1
#define MT6353_ACCDET_NEGVDET_EN_CTRL_SHIFT                         5
#define MT6353_ACCDET_ANASWCTRL_SEL_MASK                            0x1
#define MT6353_ACCDET_ANASWCTRL_SEL_SHIFT                           6
#define MT6353_ACCDET_CMP_PWM_EN_MASK                               0x1
#define MT6353_ACCDET_CMP_PWM_EN_SHIFT                              0
#define MT6353_ACCDET_VTH_PWM_EN_MASK                               0x1
#define MT6353_ACCDET_VTH_PWM_EN_SHIFT                              1
#define MT6353_ACCDET_MBIAS_PWM_EN_MASK                             0x1
#define MT6353_ACCDET_MBIAS_PWM_EN_SHIFT                            2
#define MT6353_ACCDET_EINT_PWM_EN_MASK                              0x1
#define MT6353_ACCDET_EINT_PWM_EN_SHIFT                             3
#define MT6353_ACCDET_CMP_PWM_IDLE_MASK                             0x1
#define MT6353_ACCDET_CMP_PWM_IDLE_SHIFT                            4
#define MT6353_ACCDET_VTH_PWM_IDLE_MASK                             0x1
#define MT6353_ACCDET_VTH_PWM_IDLE_SHIFT                            5
#define MT6353_ACCDET_MBIAS_PWM_IDLE_MASK                           0x1
#define MT6353_ACCDET_MBIAS_PWM_IDLE_SHIFT                          6
#define MT6353_ACCDET_EINT_PWM_IDLE_MASK                            0x1
#define MT6353_ACCDET_EINT_PWM_IDLE_SHIFT                           7
#define MT6353_ACCDET_PWM_WIDTH_MASK                                0xFFFF
#define MT6353_ACCDET_PWM_WIDTH_SHIFT                               0
#define MT6353_ACCDET_PWM_THRESH_MASK                               0xFFFF
#define MT6353_ACCDET_PWM_THRESH_SHIFT                              0
#define MT6353_ACCDET_RISE_DELAY_MASK                               0x7FFF
#define MT6353_ACCDET_RISE_DELAY_SHIFT                              0
#define MT6353_ACCDET_FALL_DELAY_MASK                               0x1
#define MT6353_ACCDET_FALL_DELAY_SHIFT                              15
#define MT6353_ACCDET_DEBOUNCE0_MASK                                0xFFFF
#define MT6353_ACCDET_DEBOUNCE0_SHIFT                               0
#define MT6353_ACCDET_DEBOUNCE1_MASK                                0xFFFF
#define MT6353_ACCDET_DEBOUNCE1_SHIFT                               0
#define MT6353_ACCDET_DEBOUNCE2_MASK                                0xFFFF
#define MT6353_ACCDET_DEBOUNCE2_SHIFT                               0
#define MT6353_ACCDET_DEBOUNCE3_MASK                                0xFFFF
#define MT6353_ACCDET_DEBOUNCE3_SHIFT                               0
#define MT6353_ACCDET_DEBOUNCE4_MASK                                0xFFFF
#define MT6353_ACCDET_DEBOUNCE4_SHIFT                               0
#define MT6353_ACCDET_IVAL_CUR_IN_MASK                              0x3
#define MT6353_ACCDET_IVAL_CUR_IN_SHIFT                             0
#define MT6353_ACCDET_EINT_IVAL_CUR_IN_MASK                         0x1
#define MT6353_ACCDET_EINT_IVAL_CUR_IN_SHIFT                        2
#define MT6353_ACCDET_IVAL_SAM_IN_MASK                              0x3
#define MT6353_ACCDET_IVAL_SAM_IN_SHIFT                             4
#define MT6353_ACCDET_EINT_IVAL_SAM_IN_MASK                         0x1
#define MT6353_ACCDET_EINT_IVAL_SAM_IN_SHIFT                        6
#define MT6353_ACCDET_IVAL_MEM_IN_MASK                              0x3
#define MT6353_ACCDET_IVAL_MEM_IN_SHIFT                             8
#define MT6353_ACCDET_EINT_IVAL_MEM_IN_MASK                         0x1
#define MT6353_ACCDET_EINT_IVAL_MEM_IN_SHIFT                        10
#define MT6353_ACCDET_EINT_IVAL_SEL_MASK                            0x1
#define MT6353_ACCDET_EINT_IVAL_SEL_SHIFT                           14
#define MT6353_ACCDET_IVAL_SEL_MASK                                 0x1
#define MT6353_ACCDET_IVAL_SEL_SHIFT                                15
#define MT6353_ACCDET_IRQ_MASK                                      0x1
#define MT6353_ACCDET_IRQ_SHIFT                                     0
#define MT6353_ACCDET_NEGV_IRQ_MASK                                 0x1
#define MT6353_ACCDET_NEGV_IRQ_SHIFT                                1
#define MT6353_ACCDET_EINT_IRQ_MASK                                 0x1
#define MT6353_ACCDET_EINT_IRQ_SHIFT                                2
#define MT6353_ACCDET_IRQ_CLR_MASK                                  0x1
#define MT6353_ACCDET_IRQ_CLR_SHIFT                                 8
#define MT6353_ACCDET_NEGV_IRQ_CLR_MASK                             0x1
#define MT6353_ACCDET_NEGV_IRQ_CLR_SHIFT                            9
#define MT6353_ACCDET_EINT_IRQ_CLR_MASK                             0x1
#define MT6353_ACCDET_EINT_IRQ_CLR_SHIFT                            10
#define MT6353_ACCDET_EINT_IRQ_POLARITY_MASK                        0x1
#define MT6353_ACCDET_EINT_IRQ_POLARITY_SHIFT                       15
#define MT6353_ACCDET_TEST_MODE0_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE0_SHIFT                              0
#define MT6353_ACCDET_TEST_MODE1_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE1_SHIFT                              1
#define MT6353_ACCDET_TEST_MODE2_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE2_SHIFT                              2
#define MT6353_ACCDET_TEST_MODE3_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE3_SHIFT                              3
#define MT6353_ACCDET_TEST_MODE4_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE4_SHIFT                              4
#define MT6353_ACCDET_TEST_MODE5_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE5_SHIFT                              5
#define MT6353_ACCDET_PWM_SEL_MASK                                  0x3
#define MT6353_ACCDET_PWM_SEL_SHIFT                                 6
#define MT6353_ACCDET_IN_SW_MASK                                    0x3
#define MT6353_ACCDET_IN_SW_SHIFT                                   8
#define MT6353_ACCDET_CMP_EN_SW_MASK                                0x1
#define MT6353_ACCDET_CMP_EN_SW_SHIFT                               12
#define MT6353_ACCDET_VTH_EN_SW_MASK                                0x1
#define MT6353_ACCDET_VTH_EN_SW_SHIFT                               13
#define MT6353_ACCDET_MBIAS_EN_SW_MASK                              0x1
#define MT6353_ACCDET_MBIAS_EN_SW_SHIFT                             14
#define MT6353_ACCDET_PWM_EN_SW_MASK                                0x1
#define MT6353_ACCDET_PWM_EN_SW_SHIFT                               15
#define MT6353_ACCDET_IN_MASK                                       0x3
#define MT6353_ACCDET_IN_SHIFT                                      0
#define MT6353_ACCDET_CUR_IN_MASK                                   0x3
#define MT6353_ACCDET_CUR_IN_SHIFT                                  2
#define MT6353_ACCDET_SAM_IN_MASK                                   0x3
#define MT6353_ACCDET_SAM_IN_SHIFT                                  4
#define MT6353_ACCDET_MEM_IN_MASK                                   0x3
#define MT6353_ACCDET_MEM_IN_SHIFT                                  6
#define MT6353_ACCDET_STATE_MASK                                    0x7
#define MT6353_ACCDET_STATE_SHIFT                                   8
#define MT6353_ACCDET_MBIAS_CLK_MASK                                0x1
#define MT6353_ACCDET_MBIAS_CLK_SHIFT                               12
#define MT6353_ACCDET_VTH_CLK_MASK                                  0x1
#define MT6353_ACCDET_VTH_CLK_SHIFT                                 13
#define MT6353_ACCDET_CMP_CLK_MASK                                  0x1
#define MT6353_ACCDET_CMP_CLK_SHIFT                                 14
#define MT6353_DA_AUDACCDETAUXADCSWCTRL_MASK                        0x1
#define MT6353_DA_AUDACCDETAUXADCSWCTRL_SHIFT                       15
#define MT6353_ACCDET_EINT_DEB_SEL_MASK                             0x1
#define MT6353_ACCDET_EINT_DEB_SEL_SHIFT                            0
#define MT6353_ACCDET_EINT_DEBOUNCE_MASK                            0x7
#define MT6353_ACCDET_EINT_DEBOUNCE_SHIFT                           4
#define MT6353_ACCDET_EINT_PWM_THRESH_MASK                          0x7
#define MT6353_ACCDET_EINT_PWM_THRESH_SHIFT                         8
#define MT6353_ACCDET_EINT_PWM_WIDTH_MASK                           0x3
#define MT6353_ACCDET_EINT_PWM_WIDTH_SHIFT                          12
#define MT6353_ACCDET_NEGV_THRESH_MASK                              0x1F
#define MT6353_ACCDET_NEGV_THRESH_SHIFT                             0
#define MT6353_ACCDET_EINT_PWM_FALL_DELAY_MASK                      0x1
#define MT6353_ACCDET_EINT_PWM_FALL_DELAY_SHIFT                     5
#define MT6353_ACCDET_EINT_PWM_RISE_DELAY_MASK                      0x3FF
#define MT6353_ACCDET_EINT_PWM_RISE_DELAY_SHIFT                     6
#define MT6353_ACCDET_TEST_MODE13_MASK                              0x1
#define MT6353_ACCDET_TEST_MODE13_SHIFT                             1
#define MT6353_ACCDET_TEST_MODE12_MASK                              0x1
#define MT6353_ACCDET_TEST_MODE12_SHIFT                             2
#define MT6353_ACCDET_NVDETECTOUT_SW_MASK                           0x1
#define MT6353_ACCDET_NVDETECTOUT_SW_SHIFT                          3
#define MT6353_ACCDET_TEST_MODE11_MASK                              0x1
#define MT6353_ACCDET_TEST_MODE11_SHIFT                             5
#define MT6353_ACCDET_TEST_MODE10_MASK                              0x1
#define MT6353_ACCDET_TEST_MODE10_SHIFT                             6
#define MT6353_ACCDET_EINTCMPOUT_SW_MASK                            0x1
#define MT6353_ACCDET_EINTCMPOUT_SW_SHIFT                           7
#define MT6353_ACCDET_TEST_MODE9_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE9_SHIFT                              9
#define MT6353_ACCDET_TEST_MODE8_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE8_SHIFT                              10
#define MT6353_ACCDET_AUXADC_CTRL_SW_MASK                           0x1
#define MT6353_ACCDET_AUXADC_CTRL_SW_SHIFT                          11
#define MT6353_ACCDET_TEST_MODE7_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE7_SHIFT                              13
#define MT6353_ACCDET_TEST_MODE6_MASK                               0x1
#define MT6353_ACCDET_TEST_MODE6_SHIFT                              14
#define MT6353_ACCDET_EINTCMP_EN_SW_MASK                            0x1
#define MT6353_ACCDET_EINTCMP_EN_SW_SHIFT                           15
#define MT6353_RG_NVCMPSWEN_MASK                                    0x1
#define MT6353_RG_NVCMPSWEN_SHIFT                                   8
#define MT6353_RG_NVMODSEL_MASK                                     0x1
#define MT6353_RG_NVMODSEL_SHIFT                                    9
#define MT6353_RG_SWBUFSWEN_MASK                                    0x1
#define MT6353_RG_SWBUFSWEN_SHIFT                                   10
#define MT6353_RG_SWBUFMODSEL_MASK                                  0x1
#define MT6353_RG_SWBUFMODSEL_SHIFT                                 11
#define MT6353_RG_NVDETVTH_MASK                                     0x1
#define MT6353_RG_NVDETVTH_SHIFT                                    12
#define MT6353_RG_NVDETCMPEN_MASK                                   0x1
#define MT6353_RG_NVDETCMPEN_SHIFT                                  13
#define MT6353_RG_EINTCONFIGACCDET_MASK                             0x1
#define MT6353_RG_EINTCONFIGACCDET_SHIFT                            14
#define MT6353_RG_EINTCOMPVTH_MASK                                  0x1
#define MT6353_RG_EINTCOMPVTH_SHIFT                                 15
#define MT6353_ACCDET_EINT_STATE_MASK                               0x7
#define MT6353_ACCDET_EINT_STATE_SHIFT                              0
#define MT6353_ACCDET_AUXADC_DEBOUNCE_END_MASK                      0x1
#define MT6353_ACCDET_AUXADC_DEBOUNCE_END_SHIFT                     3
#define MT6353_ACCDET_AUXADC_CONNECT_PRE_MASK                       0x1
#define MT6353_ACCDET_AUXADC_CONNECT_PRE_SHIFT                      4
#define MT6353_ACCDET_EINT_CUR_IN_MASK                              0x1
#define MT6353_ACCDET_EINT_CUR_IN_SHIFT                             8
#define MT6353_ACCDET_EINT_SAM_IN_MASK                              0x1
#define MT6353_ACCDET_EINT_SAM_IN_SHIFT                             9
#define MT6353_ACCDET_EINT_MEM_IN_MASK                              0x1
#define MT6353_ACCDET_EINT_MEM_IN_SHIFT                             10
#define MT6353_AD_NVDETECTOUT_MASK                                  0x1
#define MT6353_AD_NVDETECTOUT_SHIFT                                 13
#define MT6353_AD_EINTCMPOUT_MASK                                   0x1
#define MT6353_AD_EINTCMPOUT_SHIFT                                  14
#define MT6353_DA_NI_EINTCMPEN_MASK                                 0x1
#define MT6353_DA_NI_EINTCMPEN_SHIFT                                15
#define MT6353_ACCDET_NEGV_COUNT_IN_MASK                            0x3F
#define MT6353_ACCDET_NEGV_COUNT_IN_SHIFT                           0
#define MT6353_ACCDET_NEGV_EN_FINAL_MASK                            0x1
#define MT6353_ACCDET_NEGV_EN_FINAL_SHIFT                           6
#define MT6353_ACCDET_NEGV_COUNT_END_MASK                           0x1
#define MT6353_ACCDET_NEGV_COUNT_END_SHIFT                          12
#define MT6353_ACCDET_NEGV_MINU_MASK                                0x1
#define MT6353_ACCDET_NEGV_MINU_SHIFT                               13
#define MT6353_ACCDET_NEGV_ADD_MASK                                 0x1
#define MT6353_ACCDET_NEGV_ADD_SHIFT                                14
#define MT6353_ACCDET_NEGV_CMP_MASK                                 0x1
#define MT6353_ACCDET_NEGV_CMP_SHIFT                                15
#define MT6353_ACCDET_CUR_DEB_MASK                                  0xFFFF
#define MT6353_ACCDET_CUR_DEB_SHIFT                                 0
#define MT6353_ACCDET_EINT_CUR_DEB_MASK                             0x7FFF
#define MT6353_ACCDET_EINT_CUR_DEB_SHIFT                            0
#define MT6353_ACCDET_RSV_CON0_MASK                                 0xFFFF
#define MT6353_ACCDET_RSV_CON0_SHIFT                                0
#define MT6353_ACCDET_RSV_CON1_MASK                                 0xFFFF
#define MT6353_ACCDET_RSV_CON1_SHIFT                                0
#define MT6353_ACCDET_AUXADC_CONNECT_TIME_MASK                      0xFFFF
#define MT6353_ACCDET_AUXADC_CONNECT_TIME_SHIFT                     0
#define MT6353_RG_VCDT_HV_EN_MASK                                   0x1
#define MT6353_RG_VCDT_HV_EN_SHIFT                                  0
#define MT6353_RGS_CHR_LDO_DET_MASK                                 0x1
#define MT6353_RGS_CHR_LDO_DET_SHIFT                                1
#define MT6353_RG_PCHR_AUTOMODE_MASK                                0x1
#define MT6353_RG_PCHR_AUTOMODE_SHIFT                               2
#define MT6353_RG_CSDAC_EN_MASK                                     0x1
#define MT6353_RG_CSDAC_EN_SHIFT                                    3
#define MT6353_RG_CHR_EN_MASK                                       0x1
#define MT6353_RG_CHR_EN_SHIFT                                      4
#define MT6353_RGS_CHRDET_MASK                                      0x1
#define MT6353_RGS_CHRDET_SHIFT                                     5
#define MT6353_RGS_VCDT_LV_DET_MASK                                 0x1
#define MT6353_RGS_VCDT_LV_DET_SHIFT                                6
#define MT6353_RGS_VCDT_HV_DET_MASK                                 0x1
#define MT6353_RGS_VCDT_HV_DET_SHIFT                                7
#define MT6353_RG_VCDT_LV_VTH_MASK                                  0xF
#define MT6353_RG_VCDT_LV_VTH_SHIFT                                 0
#define MT6353_RG_VCDT_HV_VTH_MASK                                  0xF
#define MT6353_RG_VCDT_HV_VTH_SHIFT                                 4
#define MT6353_RG_VBAT_CV_EN_MASK                                   0x1
#define MT6353_RG_VBAT_CV_EN_SHIFT                                  1
#define MT6353_RG_VBAT_CC_EN_MASK                                   0x1
#define MT6353_RG_VBAT_CC_EN_SHIFT                                  2
#define MT6353_RG_CS_EN_MASK                                        0x1
#define MT6353_RG_CS_EN_SHIFT                                       3
#define MT6353_RGS_CS_DET_MASK                                      0x1
#define MT6353_RGS_CS_DET_SHIFT                                     5
#define MT6353_RGS_VBAT_CV_DET_MASK                                 0x1
#define MT6353_RGS_VBAT_CV_DET_SHIFT                                6
#define MT6353_RGS_VBAT_CC_DET_MASK                                 0x1
#define MT6353_RGS_VBAT_CC_DET_SHIFT                                7
#define MT6353_RG_VBAT_CV_VTH_MASK                                  0x1F
#define MT6353_RG_VBAT_CV_VTH_SHIFT                                 0
#define MT6353_RG_VBAT_CC_VTH_MASK                                  0x3
#define MT6353_RG_VBAT_CC_VTH_SHIFT                                 6
#define MT6353_RG_CS_VTH_MASK                                       0xF
#define MT6353_RG_CS_VTH_SHIFT                                      0
#define MT6353_RG_PCHR_TOHTC_MASK                                   0x7
#define MT6353_RG_PCHR_TOHTC_SHIFT                                  0
#define MT6353_RG_PCHR_TOLTC_MASK                                   0x7
#define MT6353_RG_PCHR_TOLTC_SHIFT                                  4
#define MT6353_RG_VBAT_OV_EN_MASK                                   0x1
#define MT6353_RG_VBAT_OV_EN_SHIFT                                  0
#define MT6353_RG_VBAT_OV_VTH_MASK                                  0x7
#define MT6353_RG_VBAT_OV_VTH_SHIFT                                 2
#define MT6353_RG_VBAT_OV_DEG_MASK                                  0x1
#define MT6353_RG_VBAT_OV_DEG_SHIFT                                 5
#define MT6353_RGS_VBAT_OV_DET_MASK                                 0x1
#define MT6353_RGS_VBAT_OV_DET_SHIFT                                6
#define MT6353_RG_BATON_EN_MASK                                     0x1
#define MT6353_RG_BATON_EN_SHIFT                                    0
#define MT6353_RG_BATON_HT_EN_RSV0_MASK                             0x1
#define MT6353_RG_BATON_HT_EN_RSV0_SHIFT                            1
#define MT6353_BATON_TDET_EN_MASK                                   0x1
#define MT6353_BATON_TDET_EN_SHIFT                                  2
#define MT6353_RG_BATON_HT_TRIM_MASK                                0x7
#define MT6353_RG_BATON_HT_TRIM_SHIFT                               4
#define MT6353_RG_BATON_HT_TRIM_SET_MASK                            0x1
#define MT6353_RG_BATON_HT_TRIM_SET_SHIFT                           7
#define MT6353_RG_BATON_TDET_EN_MASK                                0x1
#define MT6353_RG_BATON_TDET_EN_SHIFT                               8
#define MT6353_RG_CSDAC_DATA_MASK                                   0x3FF
#define MT6353_RG_CSDAC_DATA_SHIFT                                  0
#define MT6353_RG_FRC_CSVTH_USBDL_MASK                              0x1
#define MT6353_RG_FRC_CSVTH_USBDL_SHIFT                             0
#define MT6353_RGS_PCHR_FLAG_OUT_MASK                               0xF
#define MT6353_RGS_PCHR_FLAG_OUT_SHIFT                              0
#define MT6353_RG_PCHR_FLAG_EN_MASK                                 0x1
#define MT6353_RG_PCHR_FLAG_EN_SHIFT                                4
#define MT6353_RG_OTG_BVALID_EN_MASK                                0x1
#define MT6353_RG_OTG_BVALID_EN_SHIFT                               5
#define MT6353_RGS_OTG_BVALID_DET_MASK                              0x1
#define MT6353_RGS_OTG_BVALID_DET_SHIFT                             6
#define MT6353_RG_PCHR_FLAG_SEL_MASK                                0x3F
#define MT6353_RG_PCHR_FLAG_SEL_SHIFT                               0
#define MT6353_RG_PCHR_TESTMODE_MASK                                0x1
#define MT6353_RG_PCHR_TESTMODE_SHIFT                               0
#define MT6353_RG_CSDAC_TESTMODE_MASK                               0x1
#define MT6353_RG_CSDAC_TESTMODE_SHIFT                              1
#define MT6353_RG_PCHR_RST_MASK                                     0x1
#define MT6353_RG_PCHR_RST_SHIFT                                    2
#define MT6353_RG_PCHR_FT_CTRL_MASK                                 0x7
#define MT6353_RG_PCHR_FT_CTRL_SHIFT                                4
#define MT6353_RG_CHRWDT_TD_MASK                                    0xF
#define MT6353_RG_CHRWDT_TD_SHIFT                                   0
#define MT6353_RG_CHRWDT_EN_MASK                                    0x1
#define MT6353_RG_CHRWDT_EN_SHIFT                                   4
#define MT6353_RG_CHRWDT_WR_MASK                                    0x1
#define MT6353_RG_CHRWDT_WR_SHIFT                                   8
#define MT6353_RG_PCHR_RV_MASK                                      0xFF
#define MT6353_RG_PCHR_RV_SHIFT                                     0
#define MT6353_RG_CHRWDT_INT_EN_MASK                                0x1
#define MT6353_RG_CHRWDT_INT_EN_SHIFT                               0
#define MT6353_RG_CHRWDT_FLAG_WR_MASK                               0x1
#define MT6353_RG_CHRWDT_FLAG_WR_SHIFT                              1
#define MT6353_RGS_CHRWDT_OUT_MASK                                  0x1
#define MT6353_RGS_CHRWDT_OUT_SHIFT                                 2
#define MT6353_RG_USBDL_RST_MASK                                    0x1
#define MT6353_RG_USBDL_RST_SHIFT                                   2
#define MT6353_RG_USBDL_SET_MASK                                    0x1
#define MT6353_RG_USBDL_SET_SHIFT                                   3
#define MT6353_RG_ADCIN_VSEN_MUX_EN_MASK                            0x1
#define MT6353_RG_ADCIN_VSEN_MUX_EN_SHIFT                           8
#define MT6353_RG_ADCIN_VSEN_EXT_BATON_EN_MASK                      0x1
#define MT6353_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT                     9
#define MT6353_RG_ADCIN_VBAT_EN_MASK                                0x1
#define MT6353_RG_ADCIN_VBAT_EN_SHIFT                               10
#define MT6353_RG_ADCIN_VSEN_EN_MASK                                0x1
#define MT6353_RG_ADCIN_VSEN_EN_SHIFT                               11
#define MT6353_RG_ADCIN_CHR_EN_MASK                                 0x1
#define MT6353_RG_ADCIN_CHR_EN_SHIFT                                12
#define MT6353_RG_UVLO_VTHL_MASK                                    0x1F
#define MT6353_RG_UVLO_VTHL_SHIFT                                   0
#define MT6353_RG_UVLO_VH_LAT_MASK                                  0x1
#define MT6353_RG_UVLO_VH_LAT_SHIFT                                 7
#define MT6353_RG_LBAT_INT_VTH_MASK                                 0x1F
#define MT6353_RG_LBAT_INT_VTH_SHIFT                                0
#define MT6353_RG_BGR_RSEL_MASK                                     0x7
#define MT6353_RG_BGR_RSEL_SHIFT                                    0
#define MT6353_RG_BGR_UNCHOP_PH_MASK                                0x1
#define MT6353_RG_BGR_UNCHOP_PH_SHIFT                               4
#define MT6353_RG_BGR_UNCHOP_MASK                                   0x1
#define MT6353_RG_BGR_UNCHOP_SHIFT                                  5
#define MT6353_RG_BC11_BB_CTRL_MASK                                 0x1
#define MT6353_RG_BC11_BB_CTRL_SHIFT                                0
#define MT6353_RG_BC11_RST_MASK                                     0x1
#define MT6353_RG_BC11_RST_SHIFT                                    1
#define MT6353_RG_BC11_VSRC_EN_MASK                                 0x3
#define MT6353_RG_BC11_VSRC_EN_SHIFT                                2
#define MT6353_RGS_BC11_CMP_OUT_MASK                                0x1
#define MT6353_RGS_BC11_CMP_OUT_SHIFT                               7
#define MT6353_RG_BC11_VREF_VTH_MASK                                0x3
#define MT6353_RG_BC11_VREF_VTH_SHIFT                               0
#define MT6353_RG_BC11_CMP_EN_MASK                                  0x3
#define MT6353_RG_BC11_CMP_EN_SHIFT                                 2
#define MT6353_RG_BC11_IPD_EN_MASK                                  0x3
#define MT6353_RG_BC11_IPD_EN_SHIFT                                 4
#define MT6353_RG_BC11_IPU_EN_MASK                                  0x3
#define MT6353_RG_BC11_IPU_EN_SHIFT                                 6
#define MT6353_RG_BC11_BIAS_EN_MASK                                 0x1
#define MT6353_RG_BC11_BIAS_EN_SHIFT                                8
#define MT6353_RG_CSDAC_STP_INC_MASK                                0x7
#define MT6353_RG_CSDAC_STP_INC_SHIFT                               0
#define MT6353_RG_CSDAC_STP_DEC_MASK                                0x7
#define MT6353_RG_CSDAC_STP_DEC_SHIFT                               4
#define MT6353_RG_CSDAC_DLY_MASK                                    0x7
#define MT6353_RG_CSDAC_DLY_SHIFT                                   0
#define MT6353_RG_CSDAC_STP_MASK                                    0x7
#define MT6353_RG_CSDAC_STP_SHIFT                                   4
#define MT6353_RG_LOW_ICH_DB_MASK                                   0x3F
#define MT6353_RG_LOW_ICH_DB_SHIFT                                  0
#define MT6353_RG_CHRIND_ON_MASK                                    0x1
#define MT6353_RG_CHRIND_ON_SHIFT                                   6
#define MT6353_RG_CHRIND_DIMMING_MASK                               0x1
#define MT6353_RG_CHRIND_DIMMING_SHIFT                              7
#define MT6353_RG_CV_MODE_MASK                                      0x1
#define MT6353_RG_CV_MODE_SHIFT                                     0
#define MT6353_RG_VCDT_MODE_MASK                                    0x1
#define MT6353_RG_VCDT_MODE_SHIFT                                   1
#define MT6353_RG_CSDAC_MODE_MASK                                   0x1
#define MT6353_RG_CSDAC_MODE_SHIFT                                  2
#define MT6353_RG_TRACKING_EN_MASK                                  0x1
#define MT6353_RG_TRACKING_EN_SHIFT                                 4
#define MT6353_RG_HWCV_EN_MASK                                      0x1
#define MT6353_RG_HWCV_EN_SHIFT                                     6
#define MT6353_RG_ULC_DET_EN_MASK                                   0x1
#define MT6353_RG_ULC_DET_EN_SHIFT                                  7
#define MT6353_RG_BGR_TRIM_EN_MASK                                  0x1
#define MT6353_RG_BGR_TRIM_EN_SHIFT                                 0
#define MT6353_RG_ICHRG_TRIM_MASK                                   0xF
#define MT6353_RG_ICHRG_TRIM_SHIFT                                  4
#define MT6353_RG_BGR_TRIM_MASK                                     0x1F
#define MT6353_RG_BGR_TRIM_SHIFT                                    0
#define MT6353_RG_OVP_TRIM_MASK                                     0xF
#define MT6353_RG_OVP_TRIM_SHIFT                                    0
#define MT6353_RG_CHR_OSC_TRIM_MASK                                 0x1F
#define MT6353_RG_CHR_OSC_TRIM_SHIFT                                0
#define MT6353_DA_QI_BGR_EXT_BUF_EN_MASK                            0x1
#define MT6353_DA_QI_BGR_EXT_BUF_EN_SHIFT                           5
#define MT6353_RG_BGR_TEST_EN_MASK                                  0x1
#define MT6353_RG_BGR_TEST_EN_SHIFT                                 6
#define MT6353_RG_BGR_TEST_RSTB_MASK                                0x1
#define MT6353_RG_BGR_TEST_RSTB_SHIFT                               7
#define MT6353_RG_DAC_USBDL_MAX_MASK                                0x3FF
#define MT6353_RG_DAC_USBDL_MAX_SHIFT                               0
#define MT6353_RG_CM_VDEC_TRIG_MASK                                 0x1
#define MT6353_RG_CM_VDEC_TRIG_SHIFT                                0
#define MT6353_PCHR_CM_VDEC_STATUS_MASK                             0x1
#define MT6353_PCHR_CM_VDEC_STATUS_SHIFT                            4
#define MT6353_RG_CM_VINC_TRIG_MASK                                 0x1
#define MT6353_RG_CM_VINC_TRIG_SHIFT                                0
#define MT6353_PCHR_CM_VINC_STATUS_MASK                             0x1
#define MT6353_PCHR_CM_VINC_STATUS_SHIFT                            4
#define MT6353_RG_CM_VDEC_HPRD1_MASK                                0x3F
#define MT6353_RG_CM_VDEC_HPRD1_SHIFT                               0
#define MT6353_RG_CM_VDEC_HPRD2_MASK                                0x3F
#define MT6353_RG_CM_VDEC_HPRD2_SHIFT                               8
#define MT6353_RG_CM_VDEC_HPRD3_MASK                                0x3F
#define MT6353_RG_CM_VDEC_HPRD3_SHIFT                               0
#define MT6353_RG_CM_VDEC_HPRD4_MASK                                0x3F
#define MT6353_RG_CM_VDEC_HPRD4_SHIFT                               8
#define MT6353_RG_CM_VDEC_HPRD5_MASK                                0x3F
#define MT6353_RG_CM_VDEC_HPRD5_SHIFT                               0
#define MT6353_RG_CM_VDEC_HPRD6_MASK                                0x3F
#define MT6353_RG_CM_VDEC_HPRD6_SHIFT                               8
#define MT6353_RG_CM_VINC_HPRD1_MASK                                0x3F
#define MT6353_RG_CM_VINC_HPRD1_SHIFT                               0
#define MT6353_RG_CM_VINC_HPRD2_MASK                                0x3F
#define MT6353_RG_CM_VINC_HPRD2_SHIFT                               8
#define MT6353_RG_CM_VINC_HPRD3_MASK                                0x3F
#define MT6353_RG_CM_VINC_HPRD3_SHIFT                               0
#define MT6353_RG_CM_VINC_HPRD4_MASK                                0x3F
#define MT6353_RG_CM_VINC_HPRD4_SHIFT                               8
#define MT6353_RG_CM_VINC_HPRD5_MASK                                0x3F
#define MT6353_RG_CM_VINC_HPRD5_SHIFT                               0
#define MT6353_RG_CM_VINC_HPRD6_MASK                                0x3F
#define MT6353_RG_CM_VINC_HPRD6_SHIFT                               8
#define MT6353_RG_CM_LPRD_MASK                                      0x3F
#define MT6353_RG_CM_LPRD_SHIFT                                     0
#define MT6353_RG_CM_CS_VTHL_MASK                                   0xF
#define MT6353_RG_CM_CS_VTHL_SHIFT                                  0
#define MT6353_RG_CM_CS_VTHH_MASK                                   0xF
#define MT6353_RG_CM_CS_VTHH_SHIFT                                  4
#define MT6353_RG_PCHR_RSV_MASK                                     0xFF
#define MT6353_RG_PCHR_RSV_SHIFT                                    0
#define MT6353_RG_ENVTEM_D_MASK                                     0x1
#define MT6353_RG_ENVTEM_D_SHIFT                                    0
#define MT6353_RG_ENVTEM_EN_MASK                                    0x1
#define MT6353_RG_ENVTEM_EN_SHIFT                                   1
#define MT6353_RGS_BATON_HV_MASK                                    0x1
#define MT6353_RGS_BATON_HV_SHIFT                                   6
#define MT6353_RG_HW_VTH_CTRL_MASK                                  0x1
#define MT6353_RG_HW_VTH_CTRL_SHIFT                                 11
#define MT6353_RG_HW_VTH2_MASK                                      0x3
#define MT6353_RG_HW_VTH2_SHIFT                                     12
#define MT6353_RG_HW_VTH1_MASK                                      0x3
#define MT6353_RG_HW_VTH1_SHIFT                                     14
#define MT6353_RG_CM_VDEC_INT_EN_MASK                               0x1
#define MT6353_RG_CM_VDEC_INT_EN_SHIFT                              9
#define MT6353_RG_CM_VINC_INT_EN_MASK                               0x1
#define MT6353_RG_CM_VINC_INT_EN_SHIFT                              11
#define MT6353_RG_QI_BATON_LT_EN_MASK                               0x1
#define MT6353_RG_QI_BATON_LT_EN_SHIFT                              0
#define MT6353_RGS_BATON_UNDET_MASK                                 0x1
#define MT6353_RGS_BATON_UNDET_SHIFT                                1
#define MT6353_RG_VCDT_TRIM_MASK                                    0xF
#define MT6353_RG_VCDT_TRIM_SHIFT                                   0
#define MT6353_RG_INDICATOR_TRIM_MASK                               0x7
#define MT6353_RG_INDICATOR_TRIM_SHIFT                              10
#define MT6353_EOSC_CALI_START_MASK                                 0x1
#define MT6353_EOSC_CALI_START_SHIFT                                0
#define MT6353_EOSC_CALI_TD_MASK                                    0x7
#define MT6353_EOSC_CALI_TD_SHIFT                                   5
#define MT6353_EOSC_CALI_TEST_MASK                                  0xF
#define MT6353_EOSC_CALI_TEST_SHIFT                                 9
#define MT6353_EOSC_CALI_DCXO_RDY_TD_MASK                           0x7
#define MT6353_EOSC_CALI_DCXO_RDY_TD_SHIFT                          0
#define MT6353_FRC_VTCXO0_ON_MASK                                   0x1
#define MT6353_FRC_VTCXO0_ON_SHIFT                                  8
#define MT6353_EOSC_CALI_RSV_MASK                                   0xF
#define MT6353_EOSC_CALI_RSV_SHIFT                                  11
#define MT6353_VRTC_PWM_MODE_MASK                                   0x1
#define MT6353_VRTC_PWM_MODE_SHIFT                                  0
#define MT6353_VRTC_PWM_RSV_MASK                                    0x7
#define MT6353_VRTC_PWM_RSV_SHIFT                                   1
#define MT6353_VRTC_PWM_L_DUTY_MASK                                 0xF
#define MT6353_VRTC_PWM_L_DUTY_SHIFT                                4
#define MT6353_VRTC_PWM_H_DUTY_MASK                                 0xF
#define MT6353_VRTC_PWM_H_DUTY_SHIFT                                8
#define MT6353_VRTC_CAP_SEL_MASK                                    0x1
#define MT6353_VRTC_CAP_SEL_SHIFT                                   12

#endif // #ifdef PMIC_6353_REG_API
#endif // #ifndef __DCL_PMIC6353_HW_H_STRUCT__

