0.6
2019.1
May 24 2019
15:06:07
C:/Users/ivan_/Desktop/MIET_FPGA_practicum/lab2/rtl/counter.v,1588882339,verilog,,C:/Users/ivan_/Desktop/MIET_FPGA_practicum/lab2/rtl/dc_hex.v,,counter,,,,,,,,
C:/Users/ivan_/Desktop/MIET_FPGA_practicum/lab2/rtl/dc_hex.v,1588881642,verilog,,C:/Users/ivan_/Desktop/MIET_FPGA_practicum/lab2/tb/counter_tb.v,,dc_hex,,,,,,,,
C:/Users/ivan_/Desktop/MIET_FPGA_practicum/lab2/tb/counter_tb.v,1588884423,verilog,,,,counter_tb,,,,,,,,
C:/Users/ivan_/Desktop/MIET_FPGA_practicum/lab2/tmp/lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
