// Seed: 529267610
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = 1;
  assign id_1 = id_0;
  logic id_2;
  assign id_1 = 1;
  type_7(
      1, id_0 - 1, 1'b0
  );
  assign #1 id_2 = id_0;
  logic id_3;
  assign id_1 = id_0;
  logic id_4;
endmodule
