#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c83d4d040 .scope module, "tb_full_adder" "tb_full_adder" 2 4;
 .timescale 0 0;
v0000021c83be1670_0 .var "A", 0 0;
v0000021c83be0f90_0 .var "B", 0 0;
v0000021c83be1d50_0 .var "Cin", 0 0;
v0000021c83be1710_0 .net "Cout", 0 0, L_0000021c83bd58c0;  1 drivers
v0000021c83be1030_0 .net "S", 0 0, L_0000021c83bd5690;  1 drivers
S_0000021c83d4d1d0 .scope module, "DUT" "full_adder" 2 8, 3 1 0, S_0000021c83d4d040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_0000021c83bd58c0 .functor OR 1, L_0000021c83bd59a0, L_0000021c83bd5770, C4<0>, C4<0>;
v0000021c83bd7770_0 .net "A", 0 0, v0000021c83be1670_0;  1 drivers
v0000021c83c33840_0 .net "B", 0 0, v0000021c83be0f90_0;  1 drivers
v0000021c83c338e0_0 .net "C_in", 0 0, v0000021c83be1d50_0;  1 drivers
v0000021c83c33980_0 .net "C_out", 0 0, L_0000021c83bd58c0;  alias, 1 drivers
v0000021c83be1530_0 .net "Sum", 0 0, L_0000021c83bd5690;  alias, 1 drivers
v0000021c83be15d0_0 .net "t1", 0 0, L_0000021c83bd5d90;  1 drivers
v0000021c83be1350_0 .net "t2", 0 0, L_0000021c83bd59a0;  1 drivers
v0000021c83be1cb0_0 .net "t3", 0 0, L_0000021c83bd5770;  1 drivers
S_0000021c83d4d360 .scope module, "H1" "half_adder" 3 7, 4 1 0, S_0000021c83d4d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "C_out";
L_0000021c83bd5d90 .functor XOR 1, v0000021c83be1670_0, v0000021c83be0f90_0, C4<0>, C4<0>;
L_0000021c83bd59a0 .functor AND 1, v0000021c83be1670_0, v0000021c83be0f90_0, C4<1>, C4<1>;
v0000021c83be5b30_0 .net "A", 0 0, v0000021c83be1670_0;  alias, 1 drivers
v0000021c83d46800_0 .net "B", 0 0, v0000021c83be0f90_0;  alias, 1 drivers
v0000021c83bd5f60_0 .net "C_out", 0 0, L_0000021c83bd59a0;  alias, 1 drivers
v0000021c83bd72c0_0 .net "Sum", 0 0, L_0000021c83bd5d90;  alias, 1 drivers
S_0000021c83bd7360 .scope module, "H2" "half_adder" 3 8, 4 1 0, S_0000021c83d4d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "C_out";
L_0000021c83bd5690 .functor XOR 1, L_0000021c83bd5d90, v0000021c83be1d50_0, C4<0>, C4<0>;
L_0000021c83bd5770 .functor AND 1, L_0000021c83bd5d90, v0000021c83be1d50_0, C4<1>, C4<1>;
v0000021c83bd74f0_0 .net "A", 0 0, L_0000021c83bd5d90;  alias, 1 drivers
v0000021c83bd7590_0 .net "B", 0 0, v0000021c83be1d50_0;  alias, 1 drivers
v0000021c83bd7630_0 .net "C_out", 0 0, L_0000021c83bd5770;  alias, 1 drivers
v0000021c83bd76d0_0 .net "Sum", 0 0, L_0000021c83bd5690;  alias, 1 drivers
    .scope S_0000021c83d4d040;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "tb_full_adder.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c83d4d040 {0 0 0};
    %vpi_call 2 15 "$monitor", $time, " A = %b, B= %b, Cin =%b, S = %b, Cout =%b ", v0000021c83be1670_0, v0000021c83be0f90_0, v0000021c83be1d50_0, v0000021c83be1030_0, v0000021c83be1710_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c83be0f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c83be1d50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_full_adder.v";
    "./full_adder.v";
    "./half_adder.v";
