{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@53:63@HdlIdDef", "  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  wire [36:0] diff1_s;\n  wire [36:0] diff2_s;\n  wire [36:0] diff3_s;\n\n"], "Clone Blocks": [["hdl/library/common/util_dec256sinc24b.v@55:65", "  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  wire [36:0] diff1_s;\n  wire [36:0] diff2_s;\n  wire [36:0] diff3_s;\n\n  /* Perform the Sinc action */\n\n"], ["hdl/library/common/util_dec256sinc24b.v@47:57", "  /* Data is read on positive clk edge */\n\n  reg [36:0]  data_int = 37'h0;\n  reg [36:0]  acc1 = 37'h0;\n  reg [36:0]  acc2 = 37'h0;\n  reg [36:0]  acc3 = 37'h0;\n  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n"], ["hdl/library/common/util_dec256sinc24b.v@48:58", "\n  reg [36:0]  data_int = 37'h0;\n  reg [36:0]  acc1 = 37'h0;\n  reg [36:0]  acc2 = 37'h0;\n  reg [36:0]  acc3 = 37'h0;\n  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n"], ["hdl/library/common/util_dec256sinc24b.v@46:56", "\n  /* Data is read on positive clk edge */\n\n  reg [36:0]  data_int = 37'h0;\n  reg [36:0]  acc1 = 37'h0;\n  reg [36:0]  acc2 = 37'h0;\n  reg [36:0]  acc3 = 37'h0;\n  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n"], ["hdl/library/common/util_dec256sinc24b.v@52:62", "  reg [36:0]  acc3 = 37'h0;\n  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  wire [36:0] diff1_s;\n  wire [36:0] diff2_s;\n  wire [36:0] diff3_s;\n"], ["hdl/library/common/util_dec256sinc24b.v@50:60", "  reg [36:0]  acc1 = 37'h0;\n  reg [36:0]  acc2 = 37'h0;\n  reg [36:0]  acc3 = 37'h0;\n  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  wire [36:0] diff1_s;\n"], ["hdl/library/common/util_dec256sinc24b.v@51:61", "  reg [36:0]  acc2 = 37'h0;\n  reg [36:0]  acc3 = 37'h0;\n  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  wire [36:0] diff1_s;\n  wire [36:0] diff2_s;\n"], ["hdl/library/common/util_dec256sinc24b.v@49:59", "  reg [36:0]  data_int = 37'h0;\n  reg [36:0]  acc1 = 37'h0;\n  reg [36:0]  acc2 = 37'h0;\n  reg [36:0]  acc3 = 37'h0;\n  reg [36:0]  acc3_d = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n"]], "Diff Content": {"Delete": [], "Add": [[58, "  wire [36:0] acc1_s;\n"], [58, "  wire [36:0] acc2_s;\n"], [58, "  wire [36:0] acc3_s;\n"]]}}