Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 30 00:53:03 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_transceiver_control_sets_placed.rpt
| Design       : uart_transceiver
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            5 |
|      8 |            2 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              35 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              37 |           16 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                             Enable Signal                             |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                       |                                                      |                2 |              4 |
|  clk_IBUF_BUFG | uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE                | uart_receiver/receive_module_inst/counter[5]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | uart_receiver/receive_module_inst/counter[5]_i_1_n_0                  | sync_reest/reset_clean                               |                1 |              4 |
|  clk_IBUF_BUFG | uart_transmitter_inst/baud_controller_tx_inst/Tx_sample_ENABLE        | sync_reest/reset_clean                               |                2 |              4 |
|  clk_IBUF_BUFG | uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]_0[0] | sync_reest/reset_clean                               |                1 |              4 |
|  clk_IBUF_BUFG | uart_receiver/receive_module_inst/data[7]_i_1__0_n_0                  | sync_reest/reset_clean                               |                7 |              8 |
|  clk_IBUF_BUFG | uart_transmitter_inst/transmit_module_inst/E[0]                       | sync_reest/reset_clean                               |                3 |              8 |
|  clk_IBUF_BUFG | uart_receiver/receive_module_inst/Rx_DATA[7]_i_1_n_0                  | sync_reest/reset_clean                               |                2 |              9 |
|  clk_IBUF_BUFG |                                                                       | sync_reest/reset_clean                               |               11 |             35 |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+


