// Seed: 1289496586
module module_0 ();
  assign id_1 = id_1;
  assign module_3.id_1 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  wor id_2, id_3, id_4;
  supply1 id_5;
  tri1 id_6;
  wire id_7;
  id_8 :
  assert property (@(id_6) 1) id_5 = 1'b0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_3;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9 = id_6, id_10;
  wire id_11;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
