library ieee;
use ieee.std_logic_1164.all;
entity flipflopd is port (
	D,clk: in std_logic;
	Q: inout std_logic
);
end flipflopd;
architecture flipflopd_arch of flipflop is
begin
	process (clock) begin
		if rising_edge(clock) then
			if D = '1' then
				Q<=1
			if D= '0' then
				Q='0'
		end if;
	end process;
end flipflopd_arch;
	