TimeQuest Timing Analyzer report for DDS_RIKEN
Mon Jun 13 17:54:20 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_dds'
 15. Slow 1200mV 85C Model Setup: 'clk_system'
 16. Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'
 17. Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'
 20. Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 21. Slow 1200mV 85C Model Hold: 'clk_system'
 22. Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'
 23. Slow 1200mV 85C Model Hold: 'clk_dds'
 24. Slow 1200mV 85C Model Recovery: 'dds_step_to_next_freq_sampled'
 25. Slow 1200mV 85C Model Removal: 'dds_step_to_next_freq_sampled'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram_wrclock'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_system'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Slow 1200mV 85C Model Metastability Summary
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 46. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'clk_dds'
 48. Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'
 49. Slow 1200mV 0C Model Setup: 'clk_system'
 50. Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 51. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 53. Slow 1200mV 0C Model Hold: 'clk_system'
 54. Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'
 55. Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 56. Slow 1200mV 0C Model Hold: 'clk_dds'
 57. Slow 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'
 58. Slow 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_system'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Slow 1200mV 0C Model Metastability Summary
 72. Fast 1200mV 0C Model Setup Summary
 73. Fast 1200mV 0C Model Hold Summary
 74. Fast 1200mV 0C Model Recovery Summary
 75. Fast 1200mV 0C Model Removal Summary
 76. Fast 1200mV 0C Model Minimum Pulse Width Summary
 77. Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 78. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'clk_dds'
 80. Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'
 81. Fast 1200mV 0C Model Setup: 'clk_system'
 82. Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 83. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'clk_system'
 85. Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 86. Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 87. Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'
 88. Fast 1200mV 0C Model Hold: 'clk_dds'
 89. Fast 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'
 90. Fast 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_system'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Fast 1200mV 0C Model Metastability Summary
104. Multicorner Timing Analysis Summary
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Propagation Delay
110. Minimum Propagation Delay
111. Board Trace Model Assignments
112. Input Transition Times
113. Signal Integrity Metrics (Slow 1200mv 0c Model)
114. Signal Integrity Metrics (Slow 1200mv 85c Model)
115. Signal Integrity Metrics (Fast 1200mv 0c Model)
116. Setup Transfers
117. Hold Transfers
118. Recovery Transfers
119. Removal Transfers
120. Report TCCS
121. Report RSKM
122. Unconstrained Paths
123. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DDS_RIKEN                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  12.5%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Clock Name                                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                                                                          ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; clk_dds                                                                                      ; Base      ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                                                                      ;
; clk_system                                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_system }                                                                                   ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] } ;
; dds_ram_wrclock                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram_wrclock }                                                                              ;
; dds_step_to_next_freq_sampled                                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_step_to_next_freq_sampled }                                                                ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; 32.000 ; 31.25 MHz  ; 0.000 ; 16.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] }                                              ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 38.88 MHz  ; 38.88 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 135.43 MHz ; 135.43 MHz      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 266.6 MHz  ; 266.6 MHz       ; clk_system                                                                                   ;      ;
; 376.65 MHz ; 376.65 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -10.938 ; -21.020       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -8.088  ; -4999.030     ;
; clk_dds                                                                                      ; -3.331  ; -176.970      ;
; clk_system                                                                                   ; -2.751  ; -133.709      ;
; dds_ram_wrclock                                                                              ; -2.698  ; -417.693      ;
; dds_step_to_next_freq_sampled                                                                ; -1.655  ; -13.442       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.266 ; -0.266        ;
; dds_ram_wrclock                                                                              ; 0.346  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.428  ; 0.000         ;
; clk_system                                                                                   ; 0.453  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.466  ; 0.000         ;
; clk_dds                                                                                      ; 0.705  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; dds_step_to_next_freq_sampled ; -3.134 ; -37.608       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                 ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; dds_step_to_next_freq_sampled ; 2.592 ; 0.000         ;
+-------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -105.577      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.286 ; -2.394        ;
; clk_dds                                                                                      ; 3.528  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.658 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -10.938 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.738      ; 12.040     ;
; -10.773 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.867      ; 12.004     ;
; -10.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.456      ; 11.031     ;
; -9.941  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.690      ; 10.995     ;
; -9.843  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.702      ; 10.909     ;
; -9.832  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.521      ; 10.846     ;
; -9.632  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.397      ; 10.522     ;
; -9.496  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.485      ; 10.474     ;
; -6.088  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.550      ; 7.131      ;
; -5.849  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.816      ; 7.029      ;
; -3.192  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.890      ; 7.717      ;
; -2.787  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.624      ; 7.175      ;
; -2.670  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.890      ; 7.695      ;
; -2.265  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.624      ; 7.153      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -8.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[8]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.890     ;
; -8.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[9]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.890     ;
; -8.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[0]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.890     ;
; -8.088 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[1]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.890     ;
; -8.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[20]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.879     ;
; -8.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[17]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.879     ;
; -8.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[24]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.879     ;
; -8.078 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[25]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.879     ;
; -8.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[8]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.870     ;
; -8.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[9]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.870     ;
; -8.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[0]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.870     ;
; -8.076 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[1]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.870     ;
; -8.066 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[20]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.859     ;
; -8.066 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[17]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.859     ;
; -8.066 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[24]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.859     ;
; -8.066 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[25]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.859     ;
; -8.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[16]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.833     ;
; -8.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[22]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.833     ;
; -8.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[23]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.833     ;
; -8.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[18]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.150     ; 12.833     ;
; -8.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[16]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.813     ;
; -8.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[22]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.813     ;
; -8.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[23]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.813     ;
; -8.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[18]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.158     ; 12.813     ;
; -7.973 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[2]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 8.634      ;
; -7.973 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[1]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 8.634      ;
; -7.962 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[0]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 8.623      ;
; -7.942 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[19]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.716     ; 13.177     ;
; -7.942 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[4]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.716     ; 13.177     ;
; -7.942 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[3]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.716     ; 13.177     ;
; -7.942 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[2]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.716     ; 13.177     ;
; -7.930 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[2]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 13.157     ;
; -7.930 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[19]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 13.157     ;
; -7.930 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[4]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 13.157     ;
; -7.930 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[3]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.724     ; 13.157     ;
; -7.911 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 12.707     ;
; -7.911 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 12.707     ;
; -7.911 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 12.707     ;
; -7.911 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 12.707     ;
; -7.911 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 12.707     ;
; -7.889 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[30]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.662     ; 13.178     ;
; -7.889 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[26]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.662     ; 13.178     ;
; -7.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.081     ; 8.514      ;
; -7.879 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.166     ; 12.664     ;
; -7.879 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.166     ; 12.664     ;
; -7.879 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.166     ; 12.664     ;
; -7.879 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.166     ; 12.664     ;
; -7.879 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.166     ; 12.664     ;
; -7.877 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[30]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.670     ; 13.158     ;
; -7.877 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[26]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.670     ; 13.158     ;
; -7.877 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.081     ; 8.508      ;
; -7.877 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.081     ; 8.508      ;
; -7.877 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.081     ; 8.508      ;
; -7.877 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.081     ; 8.508      ;
; -7.877 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.081     ; 8.508      ;
; -7.867 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; \process_1:count[2]               ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.119     ; 12.699     ;
; -7.867 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; \process_1:count[1]               ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.119     ; 12.699     ;
; -7.856 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; \process_1:count[0]               ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.119     ; 12.688     ;
; -7.842 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; \process_5:main_amplitude_var[12] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.636     ;
; -7.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.630     ;
; -7.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.630     ;
; -7.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.630     ;
; -7.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.630     ;
; -7.836 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 12.630     ;
; -7.830 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; \process_5:main_amplitude_var[12] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.165     ; 12.616     ;
; -7.824 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.165     ; 12.610     ;
; -7.824 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.165     ; 12.610     ;
; -7.824 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.165     ; 12.610     ;
; -7.824 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.165     ; 12.610     ;
; -7.824 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.165     ; 12.610     ;
; -7.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.441      ;
; -7.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.441      ;
; -7.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.441      ;
; -7.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.441      ;
; -7.799 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.437      ;
; -7.799 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.437      ;
; -7.799 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.437      ;
; -7.799 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.437      ;
; -7.778 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; \process_5:main_amplitude_var[12] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.155     ; 12.574     ;
; -7.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; \process_5:main_amplitude_var[12] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.162     ; 12.551     ;
; -7.756 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.162     ; 12.545     ;
; -7.756 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.162     ; 12.545     ;
; -7.756 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.162     ; 12.545     ;
; -7.756 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.162     ; 12.545     ;
; -7.756 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.162     ; 12.545     ;
; -7.749 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.387      ;
; -7.749 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.387      ;
; -7.749 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.387      ;
; -7.749 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 8.387      ;
; -7.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; low_ramp_limit_var[16]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.544     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; freq_step_size_var[8]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.541     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; freq_step_size_var[9]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.541     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; freq_step_size_var[0]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.541     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; freq_step_size_var[1]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.149     ; 12.541     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; freq_step_size_var[8]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.154     ; 12.536     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; freq_step_size_var[9]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.154     ; 12.536     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; freq_step_size_var[0]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.154     ; 12.536     ;
; -7.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; freq_step_size_var[1]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.154     ; 12.536     ;
; -7.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.173     ; 12.514     ;
; -7.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.173     ; 12.514     ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_dds'                                                                                                                                                                                            ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.331 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.639      ;
; -3.313 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 4.614      ;
; -3.279 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.588      ;
; -3.238 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.282      ; 4.558      ;
; -3.238 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 4.554      ;
; -3.218 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.341      ; 4.597      ;
; -3.217 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.527      ;
; -3.209 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.519      ;
; -3.193 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.283      ; 4.514      ;
; -3.103 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.283      ; 4.424      ;
; -3.071 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 4.372      ;
; -3.037 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.281      ; 4.356      ;
; -3.029 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 4.344      ;
; -3.025 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.276      ; 4.339      ;
; -2.999 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.328      ; 4.365      ;
; -2.972 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 4.277      ;
; -2.967 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.277      ;
; -2.961 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.294      ; 4.293      ;
; -2.951 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.283      ; 4.272      ;
; -2.950 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.357      ; 4.345      ;
; -2.947 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.255      ;
; -2.936 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 4.252      ;
; -2.933 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 4.235      ;
; -2.918 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.217      ; 4.173      ;
; -2.916 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 4.227      ;
; -2.904 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 4.207      ;
; -2.895 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.204      ;
; -2.874 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.375      ; 4.287      ;
; -2.868 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 4.181      ;
; -2.859 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.282      ; 4.179      ;
; -2.854 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 4.170      ;
; -2.847 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.276      ; 4.161      ;
; -2.840 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 4.146      ;
; -2.839 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 4.151      ;
; -2.838 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.148      ;
; -2.834 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.341      ; 4.213      ;
; -2.815 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 4.121      ;
; -2.768 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.078      ;
; -2.757 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.328      ; 4.123      ;
; -2.750 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 4.050      ;
; -2.734 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 4.051      ;
; -2.724 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.283      ; 4.045      ;
; -2.721 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.030      ;
; -2.713 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 4.023      ;
; -2.692 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.997      ;
; -2.692 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 4.007      ;
; -2.684 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.992      ;
; -2.680 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.294      ; 4.012      ;
; -2.679 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.413      ; 4.130      ;
; -2.676 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.217      ; 3.931      ;
; -2.674 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.985      ;
; -2.663 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.969      ;
; -2.662 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.965      ;
; -2.658 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.281      ; 3.977      ;
; -2.657 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.281      ; 3.976      ;
; -2.650 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 3.965      ;
; -2.646 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.276      ; 3.960      ;
; -2.630 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 3.947      ;
; -2.621 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.273      ; 3.932      ;
; -2.618 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.282      ; 3.938      ;
; -2.618 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.926      ;
; -2.611 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.919      ;
; -2.610 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 3.926      ;
; -2.598 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.904      ;
; -2.593 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.375      ; 4.006      ;
; -2.588 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.893      ;
; -2.574 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.261      ; 3.873      ;
; -2.573 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.879      ;
; -2.566 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.357      ; 3.961      ;
; -2.563 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 3.876      ;
; -2.552 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.861      ;
; -2.552 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 3.868      ;
; -2.549 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.851      ;
; -2.546 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.856      ;
; -2.540 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.844      ;
; -2.516 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 3.833      ;
; -2.514 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.821      ;
; -2.508 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.283      ; 3.829      ;
; -2.506 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.813      ;
; -2.501 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.387      ; 3.926      ;
; -2.487 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.797      ;
; -2.478 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.775      ;
; -2.469 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.769      ;
; -2.463 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.276      ; 3.777      ;
; -2.460 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.274      ; 3.772      ;
; -2.458 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.758      ;
; -2.453 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.279      ; 3.770      ;
; -2.450 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.277      ; 3.765      ;
; -2.447 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.278      ; 3.763      ;
; -2.443 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.741      ;
; -2.441 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.746      ;
; -2.435 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.743      ;
; -2.432 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.742      ;
; -2.421 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.268      ; 3.727      ;
; -2.411 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.716      ;
; -2.403 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.275      ; 3.716      ;
; -2.396 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.266      ; 3.700      ;
; -2.380 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.272      ; 3.690      ;
; -2.379 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.681      ;
; -2.377 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.670      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_system'                                                                                                      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.751 ; ram_process_count[2] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.081     ; 3.671      ;
; -2.634 ; dds_step_count[1]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.046      ; 3.681      ;
; -2.557 ; dds_step_count[0]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.046      ; 3.604      ;
; -2.482 ; dds_step_count[2]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.046      ; 3.529      ;
; -2.427 ; ram_process_count[1] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.081     ; 3.347      ;
; -2.333 ; ram_process_count[0] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.081     ; 3.253      ;
; -2.329 ; ram_process_count[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.079     ; 3.251      ;
; -2.310 ; write_ram_address[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.231      ;
; -2.298 ; ram_process_count[0] ; dds_ram_wren            ; clk_system                    ; clk_system  ; 1.000        ; -0.104     ; 3.195      ;
; -2.288 ; ram_process_count[0] ; fifo_dds_rd_clk         ; clk_system                    ; clk_system  ; 1.000        ; -0.104     ; 3.185      ;
; -2.246 ; write_ram_address[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.167      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.206 ; ram_process_count[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.129      ;
; -2.200 ; write_ram_address[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.121      ;
; -2.186 ; ram_process_count[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.079     ; 3.108      ;
; -2.181 ; write_ram_address[0] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.102      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_data_in[0]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_data_in[1]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_data_in[7]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.177 ; ram_process_count[2] ; dds_ram_data_in[2]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 3.114      ;
; -2.172 ; write_ram_address[0] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.093      ;
; -2.165 ; ram_process_count[2] ; dds_ram_wraddress[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.104     ; 3.062      ;
; -2.165 ; ram_process_count[2] ; dds_ram_wraddress[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.104     ; 3.062      ;
; -2.161 ; write_ram_address[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.082      ;
; -2.148 ; write_ram_address[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.069      ;
; -2.146 ; write_ram_address[0] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.067      ;
; -2.145 ; write_ram_address[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.066      ;
; -2.101 ; write_ram_address[3] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.022      ;
; -2.097 ; write_ram_address[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 3.018      ;
; -2.096 ; ram_process_count[2] ; dds_ram_wraddress[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_wraddress[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[5]      ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[11]     ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[10]     ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[12]     ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[4]      ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.096 ; ram_process_count[2] ; dds_ram_data_in[3]      ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.013      ;
; -2.072 ; ram_process_count[3] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.079     ; 2.994      ;
; -2.071 ; write_ram_address[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.992      ;
; -2.062 ; write_ram_address[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.983      ;
; -2.055 ; write_ram_address[3] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.976      ;
; -2.049 ; write_ram_address[1] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.970      ;
; -2.047 ; write_ram_address[0] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.968      ;
; -2.042 ; ram_process_count[2] ; dds_ram_wren            ; clk_system                    ; clk_system  ; 1.000        ; -0.104     ; 2.939      ;
; -2.032 ; write_ram_address[2] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.953      ;
; -2.023 ; write_ram_address[2] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.944      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_data_in[0]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_data_in[1]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_data_in[7]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; ram_process_count[0] ; dds_ram_data_in[2]      ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.958      ;
; -2.016 ; write_ram_address[4] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.014 ; ram_process_count[2] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 2.937      ;
; -2.011 ; write_ram_address[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.932      ;
; -2.009 ; ram_process_count[0] ; dds_ram_wraddress[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.104     ; 2.906      ;
; -2.009 ; ram_process_count[0] ; dds_ram_wraddress[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.104     ; 2.906      ;
; -2.000 ; write_ram_address[3] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.080     ; 2.921      ;
; -1.999 ; ram_process_count[1] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.936      ;
; -1.999 ; ram_process_count[1] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.936      ;
; -1.999 ; ram_process_count[1] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.064     ; 2.936      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.698 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.281      ; 4.527      ;
; -2.698 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.275      ; 4.521      ;
; -2.698 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.275      ; 4.521      ;
; -2.670 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.272      ; 4.490      ;
; -2.670 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.266      ; 4.484      ;
; -2.670 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.266      ; 4.484      ;
; -2.656 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.280      ; 4.484      ;
; -2.656 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.274      ; 4.478      ;
; -2.656 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.274      ; 4.478      ;
; -2.591 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.276      ; 4.415      ;
; -2.591 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.409      ;
; -2.591 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.409      ;
; -2.548 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.367      ;
; -2.548 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.361      ;
; -2.548 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.361      ;
; -2.545 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.267      ; 4.360      ;
; -2.545 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.261      ; 4.354      ;
; -2.545 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.261      ; 4.354      ;
; -2.520 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.260      ; 4.328      ;
; -2.520 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.254      ; 4.322      ;
; -2.520 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.254      ; 4.322      ;
; -2.513 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.266      ; 4.327      ;
; -2.513 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.260      ; 4.321      ;
; -2.513 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.260      ; 4.321      ;
; -2.501 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.278      ; 4.327      ;
; -2.501 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.272      ; 4.321      ;
; -2.501 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.272      ; 4.321      ;
; -2.495 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.276      ; 4.319      ;
; -2.495 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.313      ;
; -2.495 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.313      ;
; -2.487 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.306      ;
; -2.487 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.300      ;
; -2.487 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.300      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.279      ; 4.269      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.261      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.273      ; 4.263      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.255      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.255      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.273      ; 4.263      ;
; -2.441 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.262      ; 4.251      ;
; -2.441 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.256      ; 4.245      ;
; -2.441 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.256      ; 4.245      ;
; -2.438 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.277      ; 4.263      ;
; -2.438 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.257      ;
; -2.438 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.257      ;
; -2.431 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.273      ; 4.252      ;
; -2.431 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.267      ; 4.246      ;
; -2.431 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.267      ; 4.246      ;
; -2.428 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.268      ; 4.244      ;
; -2.428 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.262      ; 4.238      ;
; -2.428 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.262      ; 4.238      ;
; -2.407 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.225      ;
; -2.407 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.264      ; 4.219      ;
; -2.407 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.264      ; 4.219      ;
; -2.396 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.269      ; 4.213      ;
; -2.396 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.263      ; 4.207      ;
; -2.396 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.263      ; 4.207      ;
; -2.385 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.203      ;
; -2.385 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.264      ; 4.197      ;
; -2.385 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.264      ; 4.197      ;
; -2.381 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.279      ; 4.208      ;
; -2.381 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.273      ; 4.202      ;
; -2.381 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.273      ; 4.202      ;
; -2.373 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.258      ; 4.179      ;
; -2.373 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.252      ; 4.173      ;
; -2.373 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.252      ; 4.173      ;
; -2.372 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.278      ; 4.198      ;
; -2.372 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.272      ; 4.192      ;
; -2.372 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.272      ; 4.192      ;
; -2.363 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.266      ; 4.177      ;
; -2.363 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.260      ; 4.171      ;
; -2.363 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.260      ; 4.171      ;
; -2.358 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.177      ;
; -2.358 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.171      ;
; -2.358 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.265      ; 4.171      ;
; -2.349 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.261      ; 4.158      ;
; -2.349 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.255      ; 4.152      ;
; -2.349 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.255      ; 4.152      ;
; -2.327 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.260      ; 4.135      ;
; -2.327 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.260      ; 4.135      ;
; -2.326 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.266      ; 4.140      ;
; -2.326 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.281      ; 4.155      ;
; -2.326 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.275      ; 4.149      ;
; -2.326 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.275      ; 4.149      ;
; -2.320 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.268      ; 4.136      ;
; -2.320 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.262      ; 4.130      ;
; -2.320 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.262      ; 4.130      ;
; -2.316 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.277      ; 4.141      ;
; -2.316 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.135      ;
; -2.316 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.271      ; 4.135      ;
; -2.315 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.276      ; 4.139      ;
; -2.315 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.133      ;
; -2.315 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.270      ; 4.133      ;
; -2.309 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.259      ; 4.116      ;
; -2.309 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.253      ; 4.110      ;
; -2.309 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.253      ; 4.110      ;
; -2.303 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.280      ; 4.131      ;
; -2.303 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.274      ; 4.125      ;
; -2.303 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.274      ; 4.125      ;
; -2.298 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.272      ; 4.118      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                              ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.655 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.576      ;
; -1.556 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.477      ;
; -1.546 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.467      ;
; -1.540 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.461      ;
; -1.517 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.438      ;
; -1.509 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.430      ;
; -1.482 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.403      ;
; -1.479 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.400      ;
; -1.411 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.332      ;
; -1.410 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.331      ;
; -1.400 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.321      ;
; -1.395 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.316      ;
; -1.394 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.315      ;
; -1.371 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.292      ;
; -1.363 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.284      ;
; -1.361 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.282      ;
; -1.336 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.257      ;
; -1.333 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.254      ;
; -1.306 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.227      ;
; -1.266 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.187      ;
; -1.265 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.186      ;
; -1.264 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.185      ;
; -1.254 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.175      ;
; -1.249 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.249 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.248 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.169      ;
; -1.225 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.146      ;
; -1.217 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.138      ;
; -1.215 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.136      ;
; -1.194 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.115      ;
; -1.190 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.111      ;
; -1.187 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.108      ;
; -1.185 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.106      ;
; -1.160 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.081      ;
; -1.120 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.041      ;
; -1.119 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.040      ;
; -1.118 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.039      ;
; -1.108 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.029      ;
; -1.104 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.025      ;
; -1.103 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.103 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.103 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.102 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.023      ;
; -1.079 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.000      ;
; -1.076 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.997      ;
; -1.071 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.992      ;
; -1.069 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.990      ;
; -1.048 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.969      ;
; -1.044 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.965      ;
; -1.041 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.962      ;
; -1.039 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.960      ;
; -1.018 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.939      ;
; -1.014 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.935      ;
; -0.974 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.895      ;
; -0.973 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.894      ;
; -0.972 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.893      ;
; -0.962 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.883      ;
; -0.958 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.879      ;
; -0.957 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.957 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.956 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.877      ;
; -0.951 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.872      ;
; -0.934 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.855      ;
; -0.933 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.854      ;
; -0.930 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.851      ;
; -0.536 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.457      ;
; -0.404 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.325      ;
; -0.389 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.310      ;
; -0.388 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.309      ;
; -0.387 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.308      ;
; -0.378 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.299      ;
; -0.374 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.295      ;
; -0.372 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.293      ;
; -0.371 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.292      ;
; -0.366 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.287      ;
; -0.349 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.270      ;
; -0.346 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.267      ;
; 0.063  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.858      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.266 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.764      ;
; 0.216  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.457      ; 0.746      ;
; 0.436  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.448  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.758      ;
; 0.454  ; \process_7:count[3]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_7:count[4]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_7:count[1]                                                                          ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[34]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.515      ;
; 0.466  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.504  ; \process_6:main_amplitude_var[4]                                                             ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.794      ;
; 0.509  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.511  ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.512  ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.802      ;
; 0.512  ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.802      ;
; 0.515  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.805      ;
; 0.522  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.814      ;
; 0.540  ; \process_7:count[0]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.832      ;
; 0.542  ; \process_7:count[0]                                                                          ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.562  ; \process_7:count[0]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.854      ;
; 0.571  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[1]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.619      ;
; 0.617  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[11]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.641      ;
; 0.625  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[15]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.673      ;
; 0.644  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[5]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.668      ;
; 0.646  ; main_amplitude_var[1]                                                                        ; main_amplitude[1]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.937      ;
; 0.647  ; main_amplitude_var[7]                                                                        ; main_amplitude[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.938      ;
; 0.658  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.705      ;
; 0.659  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[32]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.706      ;
; 0.661  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[55]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.720      ;
; 0.699  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699  ; \process_6:main_amplitude_var[8]                                                             ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.703  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[8]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.751      ;
; 0.705  ; old_amp[3]                                                                                   ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.717  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.009      ;
; 0.727  ; old_amp[9]                                                                                   ; amp_adder_input[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.728  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[35]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.787      ;
; 0.729  ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.019      ;
; 0.729  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.021      ;
; 0.732  ; old_amp[13]                                                                                  ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.732  ; main_frequency[38]                                                                           ; comparer_dataa[38]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.733  ; old_freq[60]                                                                                 ; adder_input[60]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.026      ;
; 0.734  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.026      ;
; 0.738  ; adder_input[60]                                                                              ; comparer_dataa2[60]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739  ; adder_input[2]                                                                               ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740  ; old_amp[4]                                                                                   ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741  ; adder_input[3]                                                                               ; comparer_dataa2[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742  ; adder_input[61]                                                                              ; comparer_dataa2[61]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742  ; adder_input[63]                                                                              ; comparer_dataa2[63]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.748  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[26]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.773      ;
; 0.748  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[25]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.773      ;
; 0.759  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[38]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.806      ;
; 0.762  ; main_amplitude_var[12]                                                                       ; main_amplitude[12]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.053      ;
; 0.762  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763  ; main_amplitude_var[11]                                                                       ; main_amplitude[11]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.079      ;
; 0.767  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.770  ; \process_7:count[2]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.770  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[19]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.817      ;
; 0.770  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[21]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.817      ;
; 0.772  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.775      ;
; 0.781  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[42]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.828      ;
; 0.784  ; count[1]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.094      ;
; 0.787  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[27]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.833      ;
; 0.788  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[40]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.835      ;
; 0.796  ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.088      ;
; 0.800  ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.092      ;
; 0.803  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[5]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.805      ;
; 0.808  ; main_frequency[40]                                                                           ; old_freq[40]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 1.670      ;
; 0.811  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[22]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.858      ;
; 0.824  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[3]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.856      ;
; 0.832  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[14]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.891      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.346 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.563      ; 1.683      ;
; 0.366 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.567      ; 1.707      ;
; 0.391 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.546      ; 1.711      ;
; 0.398 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.562      ; 1.734      ;
; 0.402 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.567      ; 1.743      ;
; 0.408 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.746      ;
; 0.414 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.579      ; 1.767      ;
; 0.424 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.543      ; 1.741      ;
; 0.425 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.763      ;
; 0.432 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.770      ;
; 0.434 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.542      ; 1.750      ;
; 0.451 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.558      ; 1.783      ;
; 0.454 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.792      ;
; 0.463 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.568      ; 1.805      ;
; 0.474 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.812      ;
; 0.495 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.833      ;
; 0.528 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.579      ; 1.881      ;
; 0.543 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.577      ; 1.894      ;
; 0.548 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.886      ;
; 0.572 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.562      ; 1.908      ;
; 0.589 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.927      ;
; 0.592 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.559      ; 1.925      ;
; 0.601 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.557      ; 1.932      ;
; 0.601 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.563      ; 1.938      ;
; 0.611 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.542      ; 1.927      ;
; 0.613 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.542      ; 1.929      ;
; 0.620 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 1.958      ;
; 0.631 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.565      ; 1.970      ;
; 0.638 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 1.956      ;
; 0.658 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.554      ; 1.986      ;
; 0.666 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.568      ; 2.008      ;
; 0.667 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.554      ; 1.995      ;
; 0.668 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.543      ; 1.985      ;
; 0.685 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.543      ; 2.002      ;
; 0.688 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.549      ; 2.011      ;
; 0.691 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.542      ; 2.007      ;
; 0.695 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.013      ;
; 0.696 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.559      ; 2.029      ;
; 0.696 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.543      ; 2.013      ;
; 0.703 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.548      ; 2.025      ;
; 0.704 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.558      ; 2.036      ;
; 0.704 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.562      ; 2.040      ;
; 0.707 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.025      ;
; 0.710 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.548      ; 2.032      ;
; 0.716 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.556      ; 2.046      ;
; 0.718 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.563      ; 2.055      ;
; 0.719 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.563      ; 2.056      ;
; 0.720 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.580      ; 2.074      ;
; 0.724 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.573      ; 2.071      ;
; 0.726 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.539      ; 2.039      ;
; 0.732 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.555      ; 2.061      ;
; 0.741 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.579      ; 2.094      ;
; 0.742 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.573      ; 2.089      ;
; 0.743 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.537      ; 2.054      ;
; 0.745 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.556      ; 2.075      ;
; 0.746 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.556      ; 2.076      ;
; 0.746 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.064      ;
; 0.747 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.562      ; 2.083      ;
; 0.748 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.549      ; 2.071      ;
; 0.750 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.538      ; 2.062      ;
; 0.752 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.070      ;
; 0.753 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.556      ; 2.083      ;
; 0.754 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.539      ; 2.067      ;
; 0.757 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.075      ;
; 0.760 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.577      ; 2.111      ;
; 0.760 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.572      ; 2.106      ;
; 0.764 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.556      ; 2.094      ;
; 0.767 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.085      ;
; 0.771 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.537      ; 2.082      ;
; 0.775 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.556      ; 2.105      ;
; 0.775 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.567      ; 2.116      ;
; 0.776 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.094      ;
; 0.776 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.584      ; 2.134      ;
; 0.782 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.537      ; 2.093      ;
; 0.782 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.573      ; 2.129      ;
; 0.783 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.562      ; 2.119      ;
; 0.785 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.559      ; 2.118      ;
; 0.785 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.578      ; 2.137      ;
; 0.788 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.568      ; 2.130      ;
; 0.788 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.564      ; 2.126      ;
; 0.788 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.557      ; 2.119      ;
; 0.790 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.563      ; 2.127      ;
; 0.793 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.111      ;
; 0.796 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.557      ; 2.127      ;
; 0.803 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.539      ; 2.116      ;
; 0.805 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.571      ; 2.150      ;
; 0.805 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.574      ; 2.153      ;
; 0.805 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.573      ; 2.152      ;
; 0.808 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.539      ; 2.121      ;
; 0.810 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.557      ; 2.141      ;
; 0.812 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.539      ; 2.125      ;
; 0.813 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.563      ; 2.150      ;
; 0.814 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.132      ;
; 0.822 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.544      ; 2.140      ;
; 0.824 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.573      ; 2.171      ;
; 0.826 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.552      ; 2.152      ;
; 0.828 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.576      ; 2.178      ;
; 0.836 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.559      ; 2.169      ;
; 0.836 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.562      ; 2.172      ;
; 0.846 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.577      ; 2.197      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.428 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.701      ; 6.390      ;
; 0.762 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.399      ; 6.422      ;
; 0.937 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.701      ; 6.419      ;
; 1.270 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.399      ; 6.450      ;
; 3.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.444      ; 5.931      ;
; 3.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.746      ; 6.263      ;
; 7.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.364      ; 9.568      ;
; 7.784 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.619      ; 9.933      ;
; 7.808 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.279      ; 9.617      ;
; 7.880 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.607      ; 10.017     ;
; 7.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.398      ; 9.915      ;
; 8.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.335      ; 10.046     ;
; 8.640 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.777      ; 10.947     ;
; 8.819 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.653      ; 11.002     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_system'                                                                                       ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; 0.453 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.758      ;
; 0.545 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.910      ; 3.948      ;
; 0.555 ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.848      ;
; 0.602 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 0.895      ;
; 0.744 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.037      ;
; 0.755 ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.047      ;
; 0.762 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; write_ram_address[13] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; write_ram_address[12] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; write_ram_address[14] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.058      ;
; 0.786 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.910      ; 3.689      ;
; 0.797 ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.090      ;
; 0.805 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.098      ;
; 0.807 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.100      ;
; 0.829 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.122      ;
; 0.835 ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.128      ;
; 0.840 ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.133      ;
; 0.865 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.158      ;
; 0.895 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.188      ;
; 0.944 ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.237      ;
; 0.946 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.239      ;
; 1.010 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.303      ;
; 1.029 ; ram_process_count[0]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.322      ;
; 1.031 ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.323      ;
; 1.050 ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.343      ;
; 1.065 ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.358      ;
; 1.111 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.404      ;
; 1.116 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; write_ram_address[13] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; write_ram_address[11] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.411      ;
; 1.122 ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.415      ;
; 1.124 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; write_ram_address[12] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; write_ram_address[12] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; write_ram_address[10] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.428      ;
; 1.161 ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.454      ;
; 1.179 ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.472      ;
; 1.184 ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.477      ;
; 1.200 ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.493      ;
; 1.211 ; ram_process_count[1]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.504      ;
; 1.216 ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.509      ;
; 1.226 ; ram_process_count[2]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.519      ;
; 1.245 ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.080      ; 1.537      ;
; 1.247 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; write_ram_address[11] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; write_ram_address[11] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; write_ram_address[10] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.559      ;
; 1.273 ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.076      ; 1.561      ;
; 1.273 ; write_ram_address[0]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; write_ram_address[2]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; write_ram_address[4]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; write_ram_address[10] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.567      ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                              ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.466 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.758      ;
; 0.763 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.787 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.079      ;
; 0.787 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.079      ;
; 0.787 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.079      ;
; 0.789 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.082      ;
; 0.798 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.090      ;
; 0.806 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.098      ;
; 0.978 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.270      ;
; 1.118 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.129 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.421      ;
; 1.135 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.137 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.138 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.430      ;
; 1.141 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.434      ;
; 1.149 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.441      ;
; 1.150 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.442      ;
; 1.151 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.443      ;
; 1.152 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.444      ;
; 1.158 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.450      ;
; 1.159 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.451      ;
; 1.160 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.452      ;
; 1.249 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.542      ;
; 1.258 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.551      ;
; 1.266 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.269 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.561      ;
; 1.272 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.564      ;
; 1.273 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.565      ;
; 1.275 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.278 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.570      ;
; 1.281 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.573      ;
; 1.282 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.574      ;
; 1.289 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.581      ;
; 1.290 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.582      ;
; 1.291 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.583      ;
; 1.298 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.590      ;
; 1.299 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.591      ;
; 1.300 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.592      ;
; 1.389 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.398 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.409 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.701      ;
; 1.412 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.704      ;
; 1.413 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.705      ;
; 1.418 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.710      ;
; 1.421 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.713      ;
; 1.422 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.714      ;
; 1.429 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.721      ;
; 1.430 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.722      ;
; 1.431 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.723      ;
; 1.438 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.730      ;
; 1.439 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.731      ;
; 1.440 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.732      ;
; 1.529 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.549 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.841      ;
; 1.552 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.844      ;
; 1.558 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.850      ;
; 1.561 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.853      ;
; 1.569 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.861      ;
; 1.570 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.862      ;
; 1.578 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.870      ;
; 1.579 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.871      ;
; 1.689 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.981      ;
; 1.692 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.984      ;
; 1.698 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.990      ;
; 1.701 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.993      ;
; 1.709 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.001      ;
; 1.718 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.010      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_dds'                                                                                                                                                                                           ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.705 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.479      ;
; 0.749 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.535      ;
; 0.790 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.567      ;
; 0.802 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.592      ;
; 0.804 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.582      ;
; 0.806 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.580      ;
; 0.812 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.588      ;
; 0.813 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.591      ;
; 0.813 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.603      ;
; 0.815 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.591      ;
; 0.817 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.588      ;
; 0.817 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.594      ;
; 0.818 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.592      ;
; 0.820 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.596      ;
; 0.821 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.592      ;
; 0.821 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.595      ;
; 0.822 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.596      ;
; 0.822 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.599      ;
; 0.827 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.601      ;
; 0.828 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.599      ;
; 0.830 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.600      ;
; 0.830 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.606      ;
; 0.831 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.609      ;
; 0.836 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.606      ;
; 0.836 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.614      ;
; 0.838 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.609      ;
; 0.840 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.614      ;
; 0.846 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.616      ;
; 0.847 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.621      ;
; 0.856 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.630      ;
; 0.857 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.635      ;
; 0.861 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.631      ;
; 0.861 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.639      ;
; 0.862 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.636      ;
; 0.870 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.660      ;
; 0.873 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.650      ;
; 0.877 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.648      ;
; 0.879 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.653      ;
; 0.881 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.659      ;
; 0.884 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.674      ;
; 0.887 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.657      ;
; 0.892 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.668      ;
; 0.919 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.697      ;
; 0.919 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.696      ;
; 0.939 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.729      ;
; 0.945 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.731      ;
; 0.973 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.759      ;
; 1.028 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 1.812      ;
; 1.043 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.820      ;
; 1.059 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.486      ; 1.829      ;
; 1.060 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.836      ;
; 1.072 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.848      ;
; 1.084 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.861      ;
; 1.086 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.503      ; 1.873      ;
; 1.086 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.493      ; 1.863      ;
; 1.087 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 1.871      ;
; 1.091 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.877      ;
; 1.093 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 1.877      ;
; 1.098 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.504      ; 1.886      ;
; 1.104 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.494      ; 1.882      ;
; 1.106 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.896      ;
; 1.111 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.887      ;
; 1.122 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.896      ;
; 1.125 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.499      ; 1.908      ;
; 1.127 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.901      ;
; 1.127 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 1.911      ;
; 1.132 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.911      ;
; 1.137 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.923      ;
; 1.139 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.915      ;
; 1.139 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.929      ;
; 1.142 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.921      ;
; 1.149 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.925      ;
; 1.155 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.941      ;
; 1.155 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.487      ; 1.926      ;
; 1.163 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.937      ;
; 1.164 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.940      ;
; 1.166 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.940      ;
; 1.166 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.506      ; 1.956      ;
; 1.166 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.942      ;
; 1.166 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.952      ;
; 1.167 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.496      ; 1.947      ;
; 1.173 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.959      ;
; 1.174 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.948      ;
; 1.188 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.962      ;
; 1.189 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.496      ; 1.969      ;
; 1.190 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.964      ;
; 1.191 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.498      ; 1.973      ;
; 1.193 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.979      ;
; 1.202 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.988      ;
; 1.203 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.501      ; 1.988      ;
; 1.204 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.978      ;
; 1.208 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.994      ;
; 1.210 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.492      ; 1.986      ;
; 1.210 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 1.996      ;
; 1.211 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.990      ;
; 1.220 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.495      ; 1.999      ;
; 1.222 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.996      ;
; 1.222 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.500      ; 2.006      ;
; 1.225 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.490      ; 1.999      ;
; 1.225 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.502      ; 2.011      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -3.134 ; dds_step_count[2]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.134 ; dds_step_count[2]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.055      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -3.129 ; number_lines_in_ram[5] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.793      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.963 ; dds_step_count[10]     ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.884      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.945 ; number_lines_in_ram[4] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.609      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.943 ; dds_step_count[1]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.864      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.927 ; number_lines_in_ram[6] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.591      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.873 ; number_lines_in_ram[9] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.336     ; 3.538      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.831 ; number_lines_in_ram[7] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.495      ;
; -2.827 ; number_lines_in_ram[8] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.491      ;
; -2.827 ; number_lines_in_ram[8] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.491      ;
; -2.827 ; number_lines_in_ram[8] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.491      ;
; -2.827 ; number_lines_in_ram[8] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.337     ; 3.491      ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dds_step_to_next_freq_sampled'                                                                                                ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.592 ; number_lines_in_ram[10] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.757      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.660 ; number_lines_in_ram[11] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 2.825      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.704 ; dds_step_count[8]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.996      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.799 ; dds_step_count[9]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.091      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.874 ; number_lines_in_ram[3]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.067     ; 3.039      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.888 ; dds_step_count[4]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.180      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.902 ; dds_step_count[7]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.194      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.916 ; dds_step_count[11]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.208      ;
; 2.999 ; dds_step_count[6]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.291      ;
; 2.999 ; dds_step_count[6]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.291      ;
; 2.999 ; dds_step_count[6]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.291      ;
; 2.999 ; dds_step_count[6]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.291      ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_system'                                                       ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_CLK~reg0            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_LE~reg0             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_SDI[0]~reg0         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[13]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[14]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[15]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wrclock         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wren            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_clk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_en          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[9]    ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[13]   ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[14]   ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren            ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk         ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0            ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0             ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0         ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]         ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]         ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]         ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]         ;
; 0.206  ; 0.426        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]         ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]      ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]     ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]     ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]      ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]      ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]      ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]      ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]    ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10]   ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[12]   ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]    ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]    ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]    ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]    ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]    ;
; 0.215  ; 0.435        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]    ;
; 0.216  ; 0.436        ; 0.220          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]     ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                        ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
; -0.286 ; -0.286       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[1]                                                ;
; -0.258 ; -0.258       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[0]                                                ;
; -0.248 ; -0.248       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[1]|datad                                          ;
; -0.244 ; -0.244       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[0]|datab                                          ;
; -0.228 ; -0.228       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|inclk[0]                                                  ;
; -0.228 ; -0.228       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|outclk                                                    ;
; -0.196 ; -0.196       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|combout                                                          ;
; -0.161 ; -0.161       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|combout ;
; -0.142 ; -0.142       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datad                                                            ;
; -0.096 ; -0.096       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datad                                                            ;
; -0.075 ; -0.075       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|combout                                                          ;
; -0.075 ; -0.075       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|combout ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|inclk[0]                                                  ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|outclk                                                    ;
; -0.028 ; -0.028       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[0]|datab                                          ;
; -0.025 ; -0.025       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[1]|datad                                          ;
; -0.016 ; -0.016       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[0]                                                ;
; 0.012  ; 0.012        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[1]                                                ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|combout ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|combout ;
; 0.449  ; 0.449        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|combout ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datac                                                            ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|datad   ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datac   ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|datad   ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datad   ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|q               ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|datad   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|datad   ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datad   ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datac   ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|datad   ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datac                                                            ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|combout ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|combout ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|combout ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.528 ; 3.763        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.570 ; 3.805        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.570 ; 3.805        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.570 ; 3.805        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.572 ; 3.807        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.573 ; 3.808        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.575 ; 3.810        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.575 ; 3.810        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.622 ; 3.810        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.639 ; 3.874        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.642 ; 3.877        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.643 ; 3.878        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.644 ; 3.879        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.645 ; 3.880        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.646 ; 3.881        ; 0.235          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.761 ; 3.761        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[1]|clk                                                ;
; 3.764 ; 3.952        ; 0.188          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.791 ; 3.791        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a32|clk1                                                  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[32]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[33]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[41]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[42]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[43]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[44]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[45]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[47]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[56]  ;
; 15.658 ; 15.878       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[58]  ;
; 15.661 ; 15.881       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_amp[1]              ;
; 15.669 ; 15.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_input[36]         ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[0]      ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[32]     ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[33]     ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[36]     ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[37]     ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[38]     ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[39]     ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[4]      ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[55]     ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[6]      ;
; 15.674 ; 15.894       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[7]      ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[32]            ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[33]            ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[34]            ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[35]            ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[38]            ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[40]            ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[49]            ;
; 15.676 ; 15.896       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[8]             ;
; 15.680 ; 15.900       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[0]  ;
; 15.680 ; 15.900       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[13] ;
; 15.680 ; 15.900       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[1]  ;
; 15.681 ; 15.901       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_direction     ;
; 15.681 ; 15.901       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[47]      ;
; 15.681 ; 15.901       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[20]  ;
; 15.681 ; 15.901       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[22]  ;
; 15.681 ; 15.901       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[2]   ;
; 15.681 ; 15.901       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[7]   ;
; 15.681 ; 15.901       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sub_count[0]            ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[30]     ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[48]     ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[51]     ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[52]     ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[53]     ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[58]     ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[59]     ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[0]                ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[1]                ;
; 15.682 ; 15.902       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[2]                ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[0]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[1]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[0]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[1]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[6]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[0]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[16]      ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[1]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[5]       ;
; 15.687 ; 15.907       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[6]       ;
; 15.688 ; 15.908       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[32]      ;
; 15.688 ; 15.908       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[33]      ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_7:count[0]     ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_7:count[1]     ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_7:count[2]     ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_7:count[3]     ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; \process_7:count[4]     ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_input[1]      ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[0]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[10] ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[1]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[2]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[3]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[4]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[5]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[7]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[8]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_datab1[9]  ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_system              ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[10]               ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[11]               ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[14]               ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[2]                ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[3]                ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[4]                ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[5]                ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; delay[9]                ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[10]      ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[11]      ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[12]      ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[1]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[2]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[3]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[4]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[5]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[6]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[7]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[8]       ;
; 15.689 ; 15.909       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_amplitude[9]       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 2.408  ; 2.644  ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 2.408  ; 2.644  ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 8.397  ; 8.666  ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 7.886  ; 8.231  ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 8.053  ; 8.366  ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 8.397  ; 8.666  ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 8.272  ; 8.631  ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 7.876  ; 8.093  ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 1.702  ; 1.946  ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 1.731  ; 1.971  ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 1.817  ; 2.084  ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 1.949  ; 2.227  ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.447  ; 2.716  ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 2.156  ; 2.464  ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 2.083  ; 2.369  ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 1.850  ; 2.126  ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 2.364  ; 2.601  ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 2.351  ; 2.710  ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.219  ; 2.491  ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 2.260  ; 2.526  ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 2.609  ; 2.916  ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.720  ; 3.114  ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.281  ; 2.660  ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.505  ; 2.894  ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 5.056  ; 5.303  ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.340  ; 5.691  ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 7.387  ; 7.603  ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 7.876  ; 8.093  ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 7.867  ; 8.042  ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 7.485  ; 7.708  ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 12.173 ; 12.349 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 12.173 ; 12.349 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -1.910 ; -2.125 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -1.910 ; -2.125 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -4.738 ; -5.065 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -4.738 ; -5.065 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -4.871 ; -5.162 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -5.053 ; -5.284 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -5.034 ; -5.213 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -1.196 ; -1.417 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -1.196 ; -1.417 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -1.224 ; -1.442 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -1.307 ; -1.550 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -1.435 ; -1.689 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -1.930 ; -2.187 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -1.650 ; -1.946 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -1.579 ; -1.852 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -1.338 ; -1.591 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -1.833 ; -2.049 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -1.817 ; -2.153 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -1.694 ; -1.943 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -1.733 ; -1.977 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -2.064 ; -2.350 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -2.187 ; -2.568 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -1.747 ; -2.102 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -1.979 ; -2.355 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -2.170 ; -2.570 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -2.649 ; -2.978 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -2.798 ; -3.034 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -2.924 ; -3.097 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -3.228 ; -3.403 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -4.186 ; -4.396 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -6.378 ; -6.561 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -6.378 ; -6.561 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 8.822  ; 8.407 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.708  ; 7.531 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 10.215 ; 9.656 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 10.215 ; 9.656 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 8.289  ; 8.123 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 8.209  ; 7.977 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 8.289  ; 8.123 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 8.282  ; 7.656 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 8.282  ; 7.656 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 6.185  ; 5.905 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 4.395  ; 4.230 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.964  ; 5.717 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.884  ; 5.626 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.921  ; 5.668 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.812  ; 5.518 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.426  ; 5.186 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 6.526  ; 6.170 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.366  ; 5.987 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.894  ; 5.550 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 8.007  ; 7.363 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.518  ; 5.255 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.100  ; 4.853 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.911  ; 7.274 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.994  ; 5.773 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.847  ; 4.969 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.881  ; 7.440 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 4.904  ; 4.727 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 6.317  ; 5.976 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.951  ; 5.682 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.140  ; 4.938 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.851  ; 5.699 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.843  ; 5.526 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.277  ; 5.116 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.774  ; 5.487 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 5.302  ; 5.115 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.498  ; 5.345 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.483  ; 5.219 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.672  ; 5.451 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.349  ; 5.239 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.994  ; 5.729 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.789  ; 6.522 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 6.661  ; 6.409 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 6.099  ; 5.905 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 6.067  ; 5.845 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 6.418  ; 6.125 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 7.148  ; 6.946 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 7.476  ; 7.221 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 7.881  ; 7.440 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.884  ; 6.637 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 8.474 ; 8.071 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.405 ; 7.230 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 9.901 ; 9.346 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 9.901 ; 9.346 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.887 ; 7.659 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 7.887 ; 7.659 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.963 ; 7.799 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 3.761 ; 3.598 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.582 ; 6.963 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.481 ; 5.207 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 3.761 ; 3.598 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.269 ; 5.027 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.191 ; 4.939 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.227 ; 4.979 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.116 ; 4.830 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 4.752 ; 4.516 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.807 ; 5.460 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.653 ; 5.285 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.194 ; 4.859 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.311 ; 6.675 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 4.839 ; 4.583 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 4.438 ; 4.196 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.219 ; 6.589 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.296 ; 5.079 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.190 ; 4.311 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 4.250 ; 4.075 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 4.250 ; 4.075 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 5.606 ; 5.275 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.255 ; 4.993 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.470 ; 4.273 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.159 ; 5.008 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.151 ; 4.842 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.608 ; 4.448 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.085 ; 4.805 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 4.632 ; 4.447 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 4.819 ; 4.668 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 4.806 ; 4.547 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.986 ; 4.769 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 4.676 ; 4.565 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.295 ; 5.036 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.060 ; 5.798 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.937 ; 5.690 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.396 ; 5.206 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.365 ; 5.147 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.703 ; 5.416 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 6.404 ; 6.205 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.718 ; 6.469 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 7.107 ; 6.680 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.151 ; 5.909 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.019 ; 9.849  ; 10.364 ; 10.194 ;
; add_in[0]      ; dds_bus_out[1] ; 9.674  ; 9.504  ; 10.019 ; 9.849  ;
; add_in[0]      ; tx_enable[0]   ; 10.018 ; 9.773  ; 10.363 ; 10.111 ;
; add_in[0]      ; tx_enable[1]   ; 9.953  ; 9.699  ; 10.298 ; 10.037 ;
; add_in[1]      ; dds_bus_out[0] ; 10.186 ; 10.016 ; 10.499 ; 10.329 ;
; add_in[1]      ; dds_bus_out[1] ; 9.841  ; 9.671  ; 10.154 ; 9.984  ;
; add_in[1]      ; tx_enable[0]   ; 10.185 ; 10.000 ; 10.498 ; 10.291 ;
; add_in[1]      ; tx_enable[1]   ; 10.120 ; 9.926  ; 10.433 ; 10.217 ;
; add_in[2]      ; dds_bus_out[0] ; 10.530 ; 10.360 ; 10.799 ; 10.629 ;
; add_in[2]      ; dds_bus_out[1] ; 10.185 ; 10.015 ; 10.454 ; 10.284 ;
; add_in[2]      ; tx_enable[0]   ; 10.529 ; 10.329 ; 10.798 ; 10.522 ;
; add_in[2]      ; tx_enable[1]   ; 10.464 ; 10.255 ; 10.733 ; 10.448 ;
; add_in[3]      ; dds_bus_out[0] ; 10.405 ; 10.235 ; 10.764 ; 10.594 ;
; add_in[3]      ; dds_bus_out[1] ; 10.070 ; 9.900  ; 10.419 ; 10.249 ;
; add_in[3]      ; tx_enable[0]   ; 10.404 ; 10.253 ; 10.763 ; 10.445 ;
; add_in[3]      ; tx_enable[1]   ; 10.339 ; 10.179 ; 10.698 ; 10.371 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 9.520  ; 9.350  ; 9.736  ; 9.566  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 9.175  ; 9.005  ; 9.391  ; 9.221  ;
; dds_bus_in[28] ; tx_enable[0]   ; 9.519  ; 9.274  ; 9.735  ; 9.533  ;
; dds_bus_in[28] ; tx_enable[1]   ; 9.454  ; 9.200  ; 9.670  ; 9.459  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 10.009 ; 9.839  ; 10.226 ; 10.056 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.664  ; 9.494  ; 9.881  ; 9.711  ;
; dds_bus_in[29] ; tx_enable[0]   ; 10.008 ; 9.820  ; 10.225 ; 10.018 ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.943  ; 9.746  ; 10.160 ; 9.944  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 10.000 ; 9.830  ; 10.175 ; 10.005 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.655  ; 9.485  ; 9.830  ; 9.660  ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.999  ; 9.744  ; 10.174 ; 9.962  ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.934  ; 9.670  ; 10.109 ; 9.888  ;
; dds_bus_in[31] ; dds_bus_out[0] ; 9.618  ; 9.448  ; 9.841  ; 9.671  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 9.273  ; 9.103  ; 9.496  ; 9.326  ;
; dds_bus_in[31] ; tx_enable[0]   ; 9.617  ; 9.362  ; 9.840  ; 9.578  ;
; dds_bus_in[31] ; tx_enable[1]   ; 9.552  ; 9.288  ; 9.775  ; 9.504  ;
+----------------+----------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+----------------+----------------+--------+-------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF    ; FR     ; FF     ;
+----------------+----------------+--------+-------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 9.513  ; 9.343 ; 9.840  ; 9.670  ;
; add_in[0]      ; dds_bus_out[1] ; 9.211  ; 9.041 ; 9.538  ; 9.368  ;
; add_in[0]      ; tx_enable[0]   ; 9.649  ; 9.411 ; 9.984  ; 9.738  ;
; add_in[0]      ; tx_enable[1]   ; 9.587  ; 9.340 ; 9.922  ; 9.667  ;
; add_in[1]      ; dds_bus_out[0] ; 9.646  ; 9.476 ; 9.937  ; 9.767  ;
; add_in[1]      ; dds_bus_out[1] ; 9.344  ; 9.174 ; 9.635  ; 9.465  ;
; add_in[1]      ; tx_enable[0]   ; 9.748  ; 9.544 ; 10.052 ; 9.835  ;
; add_in[1]      ; tx_enable[1]   ; 9.686  ; 9.473 ; 9.990  ; 9.764  ;
; add_in[2]      ; dds_bus_out[0] ; 9.917  ; 9.747 ; 10.148 ; 9.978  ;
; add_in[2]      ; dds_bus_out[1] ; 9.615  ; 9.445 ; 9.846  ; 9.676  ;
; add_in[2]      ; tx_enable[0]   ; 10.017 ; 9.815 ; 10.307 ; 10.046 ;
; add_in[2]      ; tx_enable[1]   ; 9.955  ; 9.744 ; 10.245 ; 9.975  ;
; add_in[3]      ; dds_bus_out[0] ; 9.908  ; 9.738 ; 10.077 ; 9.907  ;
; add_in[3]      ; dds_bus_out[1] ; 9.587  ; 9.417 ; 9.775  ; 9.605  ;
; add_in[3]      ; tx_enable[0]   ; 9.946  ; 9.806 ; 10.292 ; 9.975  ;
; add_in[3]      ; tx_enable[1]   ; 9.884  ; 9.735 ; 10.230 ; 9.904  ;
; dds_bus_in[28] ; dds_bus_out[0] ; 9.034  ; 8.864 ; 9.285  ; 9.115  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 8.732  ; 8.562 ; 8.983  ; 8.813  ;
; dds_bus_in[28] ; tx_enable[0]   ; 9.170  ; 8.932 ; 9.380  ; 9.183  ;
; dds_bus_in[28] ; tx_enable[1]   ; 9.108  ; 8.861 ; 9.318  ; 9.112  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 9.480  ; 9.310 ; 9.670  ; 9.500  ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.178  ; 9.008 ; 9.368  ; 9.198  ;
; dds_bus_in[29] ; tx_enable[0]   ; 9.576  ; 9.378 ; 9.789  ; 9.568  ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.514  ; 9.307 ; 9.727  ; 9.497  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.413  ; 9.243 ; 9.627  ; 9.457  ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.111  ; 8.941 ; 9.325  ; 9.155  ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.566  ; 9.311 ; 9.739  ; 9.525  ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.504  ; 9.240 ; 9.677  ; 9.454  ;
; dds_bus_in[31] ; dds_bus_out[0] ; 9.050  ; 8.880 ; 9.260  ; 9.090  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 8.748  ; 8.578 ; 8.958  ; 8.788  ;
; dds_bus_in[31] ; tx_enable[0]   ; 9.203  ; 8.948 ; 9.421  ; 9.158  ;
; dds_bus_in[31] ; tx_enable[1]   ; 9.141  ; 8.877 ; 9.359  ; 9.087  ;
+----------------+----------------+--------+-------+--------+--------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------+
; 41.08 MHz  ; 41.08 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;                                                ;
; 131.03 MHz ; 131.03 MHz      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;                                                ;
; 285.39 MHz ; 285.39 MHz      ; clk_system                                                                                   ;                                                ;
; 422.83 MHz ; 402.09 MHz      ; dds_step_to_next_freq_sampled                                                                ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -10.439 ; -20.019       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -7.410  ; -4497.926     ;
; clk_dds                                                                                      ; -3.038  ; -159.473      ;
; dds_ram_wrclock                                                                              ; -2.544  ; -393.927      ;
; clk_system                                                                                   ; -2.504  ; -121.295      ;
; dds_step_to_next_freq_sampled                                                                ; -1.365  ; -10.986       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.356 ; -0.356        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.395  ; 0.000         ;
; clk_system                                                                                   ; 0.403  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.408  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.418  ; 0.000         ;
; clk_dds                                                                                      ; 0.633  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; dds_step_to_next_freq_sampled ; -2.851 ; -34.212       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                  ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; dds_step_to_next_freq_sampled ; 2.361 ; 0.000         ;
+-------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -105.577      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.435 ; -2.878        ;
; clk_dds                                                                                      ; 3.452  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.637 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -10.439 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.478      ; 11.364     ;
; -10.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.597      ; 11.334     ;
; -9.580  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.225      ; 10.377     ;
; -9.494  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.433      ; 10.374     ;
; -9.401  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.445      ; 10.293     ;
; -9.353  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.283      ; 10.208     ;
; -9.162  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.169      ; 9.903      ;
; -9.032  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.252      ; 9.856      ;
; -5.875  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.304      ; 6.751      ;
; -5.698  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.544      ; 6.689      ;
; -3.316  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.360      ; 7.373      ;
; -2.894  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 4.120      ; 6.836      ;
; -2.739  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.360      ; 7.296      ;
; -2.317  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 4.120      ; 6.759      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -7.410 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[2]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 8.172      ;
; -7.410 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[1]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 8.172      ;
; -7.400 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[0]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 8.162      ;
; -7.262 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.027      ; 7.981      ;
; -7.262 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.027      ; 7.981      ;
; -7.262 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.027      ; 7.981      ;
; -7.262 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.027      ; 7.981      ;
; -7.262 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.027      ; 7.981      ;
; -7.258 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.027      ; 7.977      ;
; -7.149 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.876      ;
; -7.149 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.876      ;
; -7.149 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.876      ;
; -7.149 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.876      ;
; -7.147 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 7.875      ;
; -7.147 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 7.875      ;
; -7.147 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 7.875      ;
; -7.147 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 7.875      ;
; -7.101 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.828      ;
; -7.101 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.828      ;
; -7.101 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.828      ;
; -7.101 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.828      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -7.023 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.433      ; 8.148      ;
; -6.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.720      ;
; -6.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.103      ;
; -6.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.103      ;
; -6.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.103      ;
; -6.990 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.103      ;
; -6.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.463      ; 8.100      ;
; -6.945 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.463      ; 8.100      ;
; -6.932 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 7.672      ;
; -6.932 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.048      ; 7.672      ;
; -6.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.448      ; 8.036      ;
; -6.896 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.448      ; 8.036      ;
; -6.853 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[2]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 8.115      ;
; -6.853 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[1]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 8.115      ;
; -6.843 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_1:count[0]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 8.105      ;
; -6.818 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[8]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.754     ; 12.016     ;
; -6.818 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[9]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.754     ; 12.016     ;
; -6.818 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[0]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.754     ; 12.016     ;
; -6.818 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[1]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.754     ; 12.016     ;
; -6.808 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[8]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.764     ; 11.996     ;
; -6.808 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[9]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.764     ; 11.996     ;
; -6.808 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[0]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.764     ; 11.996     ;
; -6.808 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[1]             ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.764     ; 11.996     ;
; -6.807 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[20]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 12.004     ;
; -6.807 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[17]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 12.004     ;
; -6.807 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[24]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 12.004     ;
; -6.807 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[25]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 12.004     ;
; -6.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 8.021      ;
; -6.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 8.021      ;
; -6.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 8.021      ;
; -6.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 8.021      ;
; -6.802 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 8.021      ;
; -6.798 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.027      ; 8.017      ;
; -6.797 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[20]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.984     ;
; -6.797 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[17]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.984     ;
; -6.797 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[24]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.984     ;
; -6.797 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[25]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.984     ;
; -6.774 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.761     ; 11.965     ;
; -6.774 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.761     ; 11.965     ;
; -6.774 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.761     ; 11.965     ;
; -6.774 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.761     ; 11.965     ;
; -6.774 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.761     ; 11.965     ;
; -6.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[16]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 11.964     ;
; -6.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[22]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 11.964     ;
; -6.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[23]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 11.964     ;
; -6.767 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; freq_step_size_var[18]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.755     ; 11.964     ;
; -6.757 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[16]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.944     ;
; -6.757 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[22]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.944     ;
; -6.757 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[23]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.944     ;
; -6.757 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; freq_step_size_var[18]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.765     ; 11.944     ;
; -6.746 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.774     ; 11.924     ;
; -6.746 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.774     ; 11.924     ;
; -6.746 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.774     ; 11.924     ;
; -6.746 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.774     ; 11.924     ;
; -6.746 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.774     ; 11.924     ;
; -6.737 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; \process_1:count[2]               ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 11.977     ;
; -6.737 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; \process_1:count[1]               ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 11.977     ;
; -6.737 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.463      ; 7.892      ;
; -6.737 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.463      ; 7.892      ;
; -6.737 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.463      ; 7.892      ;
; -6.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.763     ; 11.925     ;
; -6.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.763     ; 11.925     ;
; -6.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.763     ; 11.925     ;
; -6.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.763     ; 11.925     ;
; -6.736 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.763     ; 11.925     ;
; -6.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; high_ramp_limit_var[20]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.462      ;
; -6.735 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; high_ramp_limit_var[21]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 7.462      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.038 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 4.316      ;
; -3.035 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 4.319      ;
; -2.976 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 4.262      ;
; -2.932 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.231      ;
; -2.931 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 4.220      ;
; -2.929 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 4.229      ;
; -2.918 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 4.205      ;
; -2.913 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 4.207      ;
; -2.893 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.342      ; 4.264      ;
; -2.804 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 4.103      ;
; -2.790 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.249      ; 4.068      ;
; -2.737 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 4.035      ;
; -2.735 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 4.028      ;
; -2.729 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.329      ; 4.087      ;
; -2.726 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 4.018      ;
; -2.699 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.983      ;
; -2.683 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.299      ; 4.011      ;
; -2.683 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.972      ;
; -2.681 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.981      ;
; -2.677 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.965      ;
; -2.670 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.951      ;
; -2.663 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.944      ;
; -2.649 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.929      ;
; -2.640 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.257      ; 3.926      ;
; -2.634 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.228      ; 3.891      ;
; -2.628 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.922      ;
; -2.625 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.354      ; 4.008      ;
; -2.620 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.919      ;
; -2.606 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.893      ;
; -2.600 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.374      ; 4.003      ;
; -2.592 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.883      ;
; -2.584 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.867      ;
; -2.577 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.871      ;
; -2.564 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.846      ;
; -2.557 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.342      ; 3.928      ;
; -2.535 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.827      ;
; -2.531 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.822      ;
; -2.518 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.807      ;
; -2.509 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.786      ;
; -2.503 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.801      ;
; -2.493 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.781      ;
; -2.492 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.791      ;
; -2.483 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.779      ;
; -2.481 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.329      ; 3.839      ;
; -2.475 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.771      ;
; -2.467 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.756      ;
; -2.463 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.270      ; 3.762      ;
; -2.456 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.750      ;
; -2.454 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.735      ;
; -2.448 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.740      ;
; -2.432 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.720      ;
; -2.429 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.259      ; 3.717      ;
; -2.425 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.723      ;
; -2.423 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.264      ; 3.716      ;
; -2.421 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.705      ;
; -2.420 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.299      ; 3.748      ;
; -2.415 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.696      ;
; -2.414 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.706      ;
; -2.403 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.690      ;
; -2.386 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.228      ; 3.643      ;
; -2.385 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.674      ;
; -2.379 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.666      ;
; -2.372 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.408      ; 3.809      ;
; -2.365 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.661      ;
; -2.341 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.271      ; 3.641      ;
; -2.337 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.374      ; 3.740      ;
; -2.336 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.619      ;
; -2.334 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.615      ;
; -2.330 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.615      ;
; -2.329 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.620      ;
; -2.316 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.598      ;
; -2.313 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.593      ;
; -2.292 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.586      ;
; -2.291 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.265      ; 3.585      ;
; -2.289 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.247      ; 3.565      ;
; -2.289 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.354      ; 3.672      ;
; -2.268 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.552      ;
; -2.260 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.251      ; 3.540      ;
; -2.259 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.258      ; 3.546      ;
; -2.256 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.547      ;
; -2.255 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.544      ;
; -2.250 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.245      ; 3.524      ;
; -2.246 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.523      ;
; -2.243 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.527      ;
; -2.228 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.517      ;
; -2.221 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.248      ; 3.498      ;
; -2.220 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.516      ;
; -2.219 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.262      ; 3.510      ;
; -2.216 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.386      ; 3.631      ;
; -2.207 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.499      ;
; -2.206 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.254      ; 3.489      ;
; -2.204 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.260      ; 3.493      ;
; -2.200 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.492      ;
; -2.199 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.263      ; 3.491      ;
; -2.197 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.256      ; 3.482      ;
; -2.191 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.252      ; 3.472      ;
; -2.183 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.253      ; 3.465      ;
; -2.180 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.269      ; 3.478      ;
; -2.176 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.267      ; 3.472      ;
; -2.173 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.255      ; 3.457      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.544 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.120      ; 4.203      ;
; -2.544 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 4.197      ;
; -2.544 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 4.197      ;
; -2.520 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.111      ; 4.170      ;
; -2.520 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.105      ; 4.164      ;
; -2.520 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.105      ; 4.164      ;
; -2.500 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 4.158      ;
; -2.500 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.113      ; 4.152      ;
; -2.500 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.113      ; 4.152      ;
; -2.443 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.116      ; 4.098      ;
; -2.443 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 4.092      ;
; -2.443 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 4.092      ;
; -2.397 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 4.050      ;
; -2.397 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.108      ; 4.044      ;
; -2.397 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.108      ; 4.044      ;
; -2.394 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.105      ; 4.038      ;
; -2.394 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.099      ; 4.032      ;
; -2.394 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.099      ; 4.032      ;
; -2.389 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.111      ; 4.039      ;
; -2.389 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.105      ; 4.033      ;
; -2.389 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.105      ; 4.033      ;
; -2.380 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 4.029      ;
; -2.380 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 4.023      ;
; -2.380 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 4.023      ;
; -2.363 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.100      ; 4.002      ;
; -2.363 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.094      ; 3.996      ;
; -2.363 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.094      ; 3.996      ;
; -2.352 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 3.995      ;
; -2.352 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.098      ; 3.989      ;
; -2.352 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.098      ; 3.989      ;
; -2.342 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.116      ; 3.997      ;
; -2.342 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 3.991      ;
; -2.342 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 3.991      ;
; -2.310 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.102      ; 3.951      ;
; -2.310 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.096      ; 3.945      ;
; -2.310 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.096      ; 3.945      ;
; -2.286 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.108      ; 3.933      ;
; -2.286 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.102      ; 3.927      ;
; -2.286 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.102      ; 3.927      ;
; -2.282 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.096      ; 3.917      ;
; -2.282 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.090      ; 3.911      ;
; -2.282 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.090      ; 3.911      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.118      ; 3.937      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.109      ; 3.928      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.112      ; 3.931      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.103      ; 3.922      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.103      ; 3.922      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.112      ; 3.931      ;
; -2.275 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.113      ; 3.927      ;
; -2.275 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.107      ; 3.921      ;
; -2.275 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.107      ; 3.921      ;
; -2.273 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 3.926      ;
; -2.273 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.108      ; 3.920      ;
; -2.273 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.108      ; 3.920      ;
; -2.266 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 3.915      ;
; -2.266 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.112      ; 3.917      ;
; -2.266 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 3.909      ;
; -2.266 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.106      ; 3.911      ;
; -2.266 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 3.909      ;
; -2.266 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.106      ; 3.911      ;
; -2.256 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 3.905      ;
; -2.256 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 3.899      ;
; -2.256 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 3.899      ;
; -2.248 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.109      ; 3.896      ;
; -2.248 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.103      ; 3.890      ;
; -2.248 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.103      ; 3.890      ;
; -2.239 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.109      ; 3.887      ;
; -2.239 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.103      ; 3.881      ;
; -2.239 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.103      ; 3.881      ;
; -2.231 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.104      ; 3.874      ;
; -2.231 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.098      ; 3.868      ;
; -2.231 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.098      ; 3.868      ;
; -2.230 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.120      ; 3.889      ;
; -2.230 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 3.883      ;
; -2.230 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 3.883      ;
; -2.229 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.106      ; 3.874      ;
; -2.229 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.100      ; 3.868      ;
; -2.229 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.100      ; 3.868      ;
; -2.222 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.099      ; 3.860      ;
; -2.222 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.093      ; 3.854      ;
; -2.222 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.093      ; 3.854      ;
; -2.217 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.117      ; 3.873      ;
; -2.217 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.111      ; 3.867      ;
; -2.217 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.111      ; 3.867      ;
; -2.206 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.111      ; 3.856      ;
; -2.206 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.105      ; 3.850      ;
; -2.206 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.105      ; 3.850      ;
; -2.204 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.100      ; 3.843      ;
; -2.204 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.094      ; 3.837      ;
; -2.204 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.094      ; 3.837      ;
; -2.193 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.116      ; 3.848      ;
; -2.193 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 3.842      ;
; -2.193 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.110      ; 3.842      ;
; -2.186 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 3.844      ;
; -2.186 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.113      ; 3.838      ;
; -2.186 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.113      ; 3.838      ;
; -2.181 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.120      ; 3.840      ;
; -2.181 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 3.834      ;
; -2.181 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.114      ; 3.834      ;
; -2.177 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.106      ; 3.822      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_system'                                                                                                       ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.504 ; ram_process_count[2] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 3.435      ;
; -2.477 ; dds_step_count[1]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.061      ; 3.540      ;
; -2.371 ; dds_step_count[0]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.061      ; 3.434      ;
; -2.296 ; dds_step_count[2]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.061      ; 3.359      ;
; -2.234 ; ram_process_count[1] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 3.165      ;
; -2.143 ; ram_process_count[0] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 3.074      ;
; -2.094 ; ram_process_count[0] ; dds_ram_wren            ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 3.003      ;
; -2.089 ; ram_process_count[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.069     ; 3.022      ;
; -2.078 ; ram_process_count[0] ; fifo_dds_rd_clk         ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 2.987      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_data_in[0]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_data_in[1]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_data_in[7]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.029 ; ram_process_count[2] ; dds_ram_data_in[2]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.977      ;
; -2.024 ; write_ram_address[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.955      ;
; -1.992 ; ram_process_count[2] ; dds_ram_wraddress[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 2.901      ;
; -1.992 ; ram_process_count[2] ; dds_ram_wraddress[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 2.901      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.982 ; ram_process_count[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.916      ;
; -1.947 ; ram_process_count[2] ; dds_ram_wraddress[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_wraddress[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; write_ram_address[0] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.878      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[5]      ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[11]     ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[10]     ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[12]     ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[4]      ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.947 ; ram_process_count[2] ; dds_ram_data_in[3]      ; clk_system                    ; clk_system  ; 1.000        ; -0.075     ; 2.874      ;
; -1.945 ; write_ram_address[0] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.876      ;
; -1.944 ; write_ram_address[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.875      ;
; -1.922 ; ram_process_count[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.069     ; 2.855      ;
; -1.904 ; write_ram_address[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.835      ;
; -1.895 ; ram_process_count[3] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.069     ; 2.828      ;
; -1.894 ; write_ram_address[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.825      ;
; -1.887 ; write_ram_address[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.818      ;
; -1.883 ; write_ram_address[0] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.814      ;
; -1.853 ; write_ram_address[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.784      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_data_in[0]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_data_in[1]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_data_in[7]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.852 ; ram_process_count[1] ; dds_ram_data_in[2]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.800      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_data_in[0]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_data_in[1]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_data_in[7]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.843 ; ram_process_count[0] ; dds_ram_data_in[2]      ; clk_system                    ; clk_system  ; 1.000        ; -0.054     ; 2.791      ;
; -1.827 ; write_ram_address[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.758      ;
; -1.825 ; write_ram_address[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.756      ;
; -1.819 ; write_ram_address[3] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.750      ;
; -1.817 ; write_ram_address[2] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.748      ;
; -1.815 ; ram_process_count[1] ; dds_ram_wraddress[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 2.724      ;
; -1.815 ; ram_process_count[1] ; dds_ram_wraddress[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 2.724      ;
; -1.815 ; write_ram_address[2] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.746      ;
; -1.814 ; write_ram_address[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.071     ; 2.745      ;
; -1.807 ; ram_process_count[2] ; dds_ram_wren            ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 2.716      ;
; -1.806 ; ram_process_count[0] ; dds_ram_wraddress[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.093     ; 2.715      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.365 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.296      ;
; -1.286 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.217      ;
; -1.275 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.206      ;
; -1.265 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.196      ;
; -1.264 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.195      ;
; -1.239 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.170      ;
; -1.214 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.145      ;
; -1.200 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.131      ;
; -1.161 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.092      ;
; -1.160 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.091      ;
; -1.150 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.081      ;
; -1.149 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.080      ;
; -1.139 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.070      ;
; -1.138 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.069      ;
; -1.113 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.044      ;
; -1.111 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.042      ;
; -1.088 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.019      ;
; -1.074 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.005      ;
; -1.049 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.980      ;
; -1.036 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.967      ;
; -1.035 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.966      ;
; -1.034 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.965      ;
; -1.025 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.956      ;
; -1.024 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.955      ;
; -1.023 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.954      ;
; -1.013 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.944      ;
; -1.012 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.943      ;
; -0.987 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.918      ;
; -0.985 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.916      ;
; -0.967 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.898      ;
; -0.962 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.893      ;
; -0.948 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.879      ;
; -0.946 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.877      ;
; -0.923 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.854      ;
; -0.910 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.841      ;
; -0.909 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.840      ;
; -0.908 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.839      ;
; -0.899 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.830      ;
; -0.898 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.829      ;
; -0.897 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.828      ;
; -0.887 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.818      ;
; -0.886 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.817      ;
; -0.885 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.816      ;
; -0.884 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.815      ;
; -0.883 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.814      ;
; -0.861 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.792      ;
; -0.859 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.790      ;
; -0.841 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.772      ;
; -0.836 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.767      ;
; -0.822 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.753      ;
; -0.820 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.751      ;
; -0.802 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.733      ;
; -0.797 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.728      ;
; -0.784 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.715      ;
; -0.783 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.714      ;
; -0.782 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.713      ;
; -0.773 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.704      ;
; -0.772 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.703      ;
; -0.771 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.702      ;
; -0.762 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.693      ;
; -0.761 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.692      ;
; -0.760 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.691      ;
; -0.758 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.689      ;
; -0.757 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.688      ;
; -0.751 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.682      ;
; -0.425 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.356      ;
; -0.262 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.193      ;
; -0.253 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.184      ;
; -0.252 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.183      ;
; -0.251 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.182      ;
; -0.241 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.172      ;
; -0.238 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.169      ;
; -0.238 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.169      ;
; -0.238 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.169      ;
; -0.231 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.162      ;
; -0.218 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.149      ;
; -0.215 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.146      ;
; 0.161  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 0.770      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.356 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 0.693      ;
; 0.120  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.514      ; 0.669      ;
; 0.351  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[34]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.430      ;
; 0.384  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.399  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.402  ; \process_7:count[3]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; \process_7:count[4]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; \process_7:count[1]                                                                          ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.417  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.421  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.684      ;
; 0.469  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[1]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.532      ;
; 0.475  ; \process_6:main_amplitude_var[4]                                                             ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.738      ;
; 0.481  ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.744      ;
; 0.482  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.745      ;
; 0.484  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.747      ;
; 0.484  ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.747      ;
; 0.484  ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.747      ;
; 0.496  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.759      ;
; 0.498  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[55]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.577      ;
; 0.506  ; \process_7:count[0]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.508  ; \process_7:count[0]                                                                          ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.511  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[11]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.554      ;
; 0.525  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[15]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.588      ;
; 0.532  ; \process_7:count[0]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.533  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.596      ;
; 0.535  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[32]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.598      ;
; 0.536  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[5]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.579      ;
; 0.582  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[8]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.645      ;
; 0.602  ; main_amplitude_var[7]                                                                        ; main_amplitude[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603  ; main_amplitude_var[1]                                                                        ; main_amplitude[1]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.609  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[35]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.688      ;
; 0.618  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.621  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[26]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.667      ;
; 0.621  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[25]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.667      ;
; 0.625  ; old_amp[3]                                                                                   ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.641  ; old_amp[9]                                                                                   ; amp_adder_input[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.908      ;
; 0.641  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[38]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.703      ;
; 0.646  ; old_amp[13]                                                                                  ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[19]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.709      ;
; 0.647  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.910      ;
; 0.648  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[21]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.710      ;
; 0.649  ; \process_6:main_amplitude_var[8]                                                             ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.912      ;
; 0.651  ; main_frequency[38]                                                                           ; comparer_dataa[38]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.652  ; old_freq[60]                                                                                 ; adder_input[60]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.653  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.916      ;
; 0.654  ; old_amp[4]                                                                                   ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.657  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.921      ;
; 0.659  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.667      ;
; 0.663  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[53]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.742      ;
; 0.665  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[22]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.727      ;
; 0.667  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[27]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 1.728      ;
; 0.667  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[42]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.729      ;
; 0.670  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[40]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.732      ;
; 0.673  ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.936      ;
; 0.674  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.941      ;
; 0.678  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[14]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.756      ;
; 0.680  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[15]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.758      ;
; 0.680  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[12]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.758      ;
; 0.681  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 1.759      ;
; 0.686  ; adder_input[60]                                                                              ; comparer_dataa2[60]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687  ; adder_input[2]                                                                               ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[3]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 1.741      ;
; 0.690  ; adder_input[3]                                                                               ; comparer_dataa2[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691  ; adder_input[61]                                                                              ; comparer_dataa2[61]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692  ; adder_input[63]                                                                              ; comparer_dataa2[63]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_phase_var[5]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.700      ;
; 0.696  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[46]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.742      ;
; 0.698  ; main_frequency[40]                                                                           ; old_freq[40]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.611      ; 1.504      ;
; 0.703  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[35]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.766      ;
; 0.706  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[36]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.770      ;
; 0.708  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.709  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.710  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.710  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.711  ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[29]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 1.773      ;
; 0.711  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[0]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.775      ;
; 0.713  ; main_amplitude_var[12]                                                                       ; main_amplitude[12]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.395 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 5.089      ; 5.724      ;
; 0.710 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 4.819      ; 5.769      ;
; 0.955 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 5.089      ; 5.804      ;
; 1.270 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.819      ; 5.849      ;
; 3.725 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.379      ; 5.634      ;
; 3.730 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.109      ; 5.369      ;
; 7.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.040      ; 8.628      ;
; 7.133 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.265      ; 8.928      ;
; 7.177 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.961      ; 8.668      ;
; 7.224 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.253      ; 9.007      ;
; 7.328 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.070      ; 8.928      ;
; 7.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.015      ; 9.051      ;
; 7.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.411      ; 9.856      ;
; 8.073 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.297      ; 9.900      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_system'                                                                                        ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; 0.403 ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.684      ;
; 0.519 ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.785      ;
; 0.558 ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.824      ;
; 0.672 ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.938      ;
; 0.680 ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.945      ;
; 0.684 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.652      ; 3.791      ;
; 0.686 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.652      ; 3.293      ;
; 0.706 ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; write_ram_address[12] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; write_ram_address[13] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; write_ram_address[14] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 0.979      ;
; 0.734 ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.001      ;
; 0.741 ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.007      ;
; 0.753 ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.019      ;
; 0.760 ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.026      ;
; 0.783 ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.049      ;
; 0.789 ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.055      ;
; 0.789 ; ram_process_count[2]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.055      ;
; 0.802 ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.068      ;
; 0.835 ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.101      ;
; 0.864 ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.131      ;
; 0.884 ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.150      ;
; 0.902 ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.168      ;
; 0.921 ; count_serial[0]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.186      ;
; 0.931 ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.198      ;
; 0.954 ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.220      ;
; 0.969 ; ram_process_count[0]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.235      ;
; 1.026 ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; write_ram_address[12] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; write_ram_address[11] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; write_ram_address[13] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.300      ;
; 1.037 ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.303      ;
; 1.039 ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.305      ;
; 1.041 ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; write_ram_address[10] ; write_ram_address[12] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; write_ram_address[12] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.309      ;
; 1.044 ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.311      ;
; 1.046 ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; ram_process_count[1]  ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.089 ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.355      ;
; 1.103 ; count_serial[1]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.369      ;
; 1.108 ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.373      ;
; 1.121 ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.387      ;
; 1.121 ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.388      ;
; 1.126 ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; write_ram_address[11] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.395      ;
; 1.130 ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.066      ; 1.391      ;
; 1.133 ; count_serial[4]       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.398      ;
; 1.135 ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.401      ;
; 1.137 ; ram_process_count[1]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.403      ;
; 1.144 ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.066      ; 1.405      ;
; 1.148 ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.415      ;
; 1.149 ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; write_ram_address[10] ; write_ram_address[13] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.417      ;
; 1.152 ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.419      ;
; 1.154 ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.421      ;
; 1.155 ; write_ram_address[11] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.422      ;
; 1.163 ; write_ram_address[2]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.430      ;
; 1.164 ; write_ram_address[4]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.431      ;
; 1.164 ; write_ram_address[10] ; write_ram_address[14] ; clk_system      ; clk_system  ; 0.000        ; 0.072      ; 1.431      ;
+-------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.408 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.524      ;
; 0.429 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.369      ; 1.548      ;
; 0.460 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.369      ; 1.579      ;
; 0.462 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.558      ;
; 0.465 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.362      ; 1.577      ;
; 0.467 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.584      ;
; 0.469 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.381      ; 1.600      ;
; 0.481 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.597      ;
; 0.484 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.600      ;
; 0.484 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.579      ;
; 0.492 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.343      ; 1.585      ;
; 0.506 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.359      ; 1.615      ;
; 0.507 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.624      ;
; 0.518 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.635      ;
; 0.524 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.369      ; 1.643      ;
; 0.542 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.658      ;
; 0.575 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.381      ; 1.706      ;
; 0.587 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.704      ;
; 0.591 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.376      ; 1.717      ;
; 0.622 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.364      ; 1.736      ;
; 0.633 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.750      ;
; 0.639 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.363      ; 1.752      ;
; 0.639 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.755      ;
; 0.650 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.361      ; 1.761      ;
; 0.652 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.343      ; 1.745      ;
; 0.652 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.343      ; 1.745      ;
; 0.663 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.780      ;
; 0.666 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.783      ;
; 0.672 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.768      ;
; 0.699 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.353      ; 1.802      ;
; 0.701 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.369      ; 1.820      ;
; 0.701 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.796      ;
; 0.711 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.353      ; 1.814      ;
; 0.717 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.343      ; 1.810      ;
; 0.723 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.818      ;
; 0.725 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.363      ; 1.838      ;
; 0.728 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.823      ;
; 0.730 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.352      ; 1.832      ;
; 0.730 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.825      ;
; 0.731 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.359      ; 1.840      ;
; 0.738 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.854      ;
; 0.741 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.364      ; 1.855      ;
; 0.744 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.860      ;
; 0.748 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.350      ; 1.848      ;
; 0.749 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.845      ;
; 0.754 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.379      ; 1.883      ;
; 0.755 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.376      ; 1.881      ;
; 0.759 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.348      ; 1.857      ;
; 0.762 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.342      ; 1.854      ;
; 0.764 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.376      ; 1.890      ;
; 0.764 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.364      ; 1.878      ;
; 0.764 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.356      ; 1.870      ;
; 0.772 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.355      ; 1.877      ;
; 0.778 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.355      ; 1.883      ;
; 0.781 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.340      ; 1.871      ;
; 0.782 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.379      ; 1.911      ;
; 0.783 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.342      ; 1.875      ;
; 0.783 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.879      ;
; 0.785 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.356      ; 1.891      ;
; 0.785 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.881      ;
; 0.788 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.372      ; 1.910      ;
; 0.789 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.356      ; 1.895      ;
; 0.789 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.352      ; 1.891      ;
; 0.792 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.338      ; 1.880      ;
; 0.795 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.371      ; 1.916      ;
; 0.796 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.385      ; 1.931      ;
; 0.798 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.363      ; 1.911      ;
; 0.798 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.381      ; 1.929      ;
; 0.799 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.915      ;
; 0.800 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.895      ;
; 0.800 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.895      ;
; 0.800 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.361      ; 1.911      ;
; 0.800 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.340      ; 1.890      ;
; 0.802 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.376      ; 1.928      ;
; 0.803 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.340      ; 1.893      ;
; 0.805 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.377      ; 1.932      ;
; 0.806 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.370      ; 1.926      ;
; 0.807 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.903      ;
; 0.808 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.367      ; 1.925      ;
; 0.810 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.365      ; 1.925      ;
; 0.814 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.361      ; 1.925      ;
; 0.815 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.355      ; 1.920      ;
; 0.815 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.345      ; 1.910      ;
; 0.816 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.371      ; 1.937      ;
; 0.820 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.376      ; 1.946      ;
; 0.822 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.355      ; 1.927      ;
; 0.824 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.342      ; 1.916      ;
; 0.829 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.342      ; 1.921      ;
; 0.830 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.366      ; 1.946      ;
; 0.831 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.361      ; 1.942      ;
; 0.835 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.931      ;
; 0.838 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.342      ; 1.930      ;
; 0.842 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.376      ; 1.968      ;
; 0.842 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.374      ; 1.966      ;
; 0.843 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.346      ; 1.939      ;
; 0.846 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.379      ; 1.975      ;
; 0.847 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.364      ; 1.961      ;
; 0.849 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.351      ; 1.950      ;
; 0.854 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.363      ; 1.967      ;
; 0.854 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.379      ; 1.983      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.418 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.684      ;
; 0.707 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.973      ;
; 0.710 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.980      ;
; 0.730 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.996      ;
; 0.731 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.997      ;
; 0.734 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.000      ;
; 0.735 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.001      ;
; 0.736 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.002      ;
; 0.743 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.009      ;
; 0.753 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.019      ;
; 0.883 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.149      ;
; 1.029 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.032 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.035 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.301      ;
; 1.044 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.310      ;
; 1.047 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.317      ;
; 1.052 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.319      ;
; 1.055 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.321      ;
; 1.067 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.333      ;
; 1.068 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.334      ;
; 1.068 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.334      ;
; 1.069 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.335      ;
; 1.123 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.389      ;
; 1.130 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.396      ;
; 1.145 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.411      ;
; 1.149 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.415      ;
; 1.151 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.154 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.420      ;
; 1.157 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.423      ;
; 1.166 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.432      ;
; 1.169 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.435      ;
; 1.173 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.439      ;
; 1.174 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.440      ;
; 1.174 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.440      ;
; 1.175 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.441      ;
; 1.177 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.443      ;
; 1.190 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.456      ;
; 1.190 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.456      ;
; 1.191 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.457      ;
; 1.245 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.511      ;
; 1.267 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.533      ;
; 1.271 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.537      ;
; 1.273 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.276 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.542      ;
; 1.291 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.557      ;
; 1.295 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.561      ;
; 1.296 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.562      ;
; 1.296 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.562      ;
; 1.297 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.563      ;
; 1.299 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.565      ;
; 1.312 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.578      ;
; 1.312 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.578      ;
; 1.313 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.579      ;
; 1.367 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.633      ;
; 1.393 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.659      ;
; 1.395 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.661      ;
; 1.398 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.664      ;
; 1.413 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.679      ;
; 1.417 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.683      ;
; 1.418 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.684      ;
; 1.421 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.687      ;
; 1.434 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.700      ;
; 1.434 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.700      ;
; 1.515 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.781      ;
; 1.520 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.786      ;
; 1.535 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.801      ;
; 1.539 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.805      ;
; 1.543 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.809      ;
; 1.556 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.822      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.633 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.342      ;
; 0.676 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.397      ;
; 0.710 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.421      ;
; 0.721 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.430      ;
; 0.726 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.446      ;
; 0.727 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.438      ;
; 0.728 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.438      ;
; 0.733 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.439      ;
; 0.733 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.441      ;
; 0.734 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.445      ;
; 0.734 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.454      ;
; 0.734 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.444      ;
; 0.734 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.445      ;
; 0.735 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.443      ;
; 0.735 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.445      ;
; 0.736 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.442      ;
; 0.739 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.447      ;
; 0.741 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.449      ;
; 0.742 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.453      ;
; 0.743 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.453      ;
; 0.744 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.450      ;
; 0.745 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.449      ;
; 0.749 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.460      ;
; 0.750 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.456      ;
; 0.752 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.460      ;
; 0.753 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.457      ;
; 0.756 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.467      ;
; 0.759 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.463      ;
; 0.763 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.471      ;
; 0.768 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.476      ;
; 0.773 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.484      ;
; 0.775 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.483      ;
; 0.775 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.479      ;
; 0.776 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.487      ;
; 0.784 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.495      ;
; 0.786 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.506      ;
; 0.788 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.496      ;
; 0.789 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.495      ;
; 0.794 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.505      ;
; 0.800 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.504      ;
; 0.803 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.523      ;
; 0.804 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.514      ;
; 0.827 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.538      ;
; 0.832 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.543      ;
; 0.849 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.570      ;
; 0.853 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.573      ;
; 0.870 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.591      ;
; 0.916 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.636      ;
; 0.938 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.649      ;
; 0.954 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.444      ; 1.658      ;
; 0.956 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.666      ;
; 0.962 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.672      ;
; 0.970 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.681      ;
; 0.971 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.682      ;
; 0.976 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.461      ; 1.697      ;
; 0.977 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.462      ; 1.699      ;
; 0.982 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.702      ;
; 0.984 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.704      ;
; 0.990 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.463      ; 1.713      ;
; 0.994 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.451      ; 1.705      ;
; 0.994 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.714      ;
; 0.995 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.705      ;
; 1.006 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.715      ;
; 1.006 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.719      ;
; 1.012 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.720      ;
; 1.012 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.732      ;
; 1.012 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.457      ; 1.729      ;
; 1.022 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.742      ;
; 1.023 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.733      ;
; 1.024 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.744      ;
; 1.026 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.739      ;
; 1.031 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.741      ;
; 1.037 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.446      ; 1.743      ;
; 1.041 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.761      ;
; 1.047 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.767      ;
; 1.048 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.756      ;
; 1.049 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.757      ;
; 1.049 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.759      ;
; 1.050 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.760      ;
; 1.052 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.761      ;
; 1.052 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.766      ;
; 1.052 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.772      ;
; 1.054 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.774      ;
; 1.059 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.456      ; 1.775      ;
; 1.068 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.777      ;
; 1.070 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.778      ;
; 1.072 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.454      ; 1.786      ;
; 1.075 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.795      ;
; 1.084 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.804      ;
; 1.085 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.449      ; 1.794      ;
; 1.085 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.595      ; 1.940      ;
; 1.085 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.459      ; 1.804      ;
; 1.085 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.805      ;
; 1.088 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.808      ;
; 1.089 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.450      ; 1.799      ;
; 1.090 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.460      ; 1.810      ;
; 1.093 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.806      ;
; 1.098 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.453      ; 1.811      ;
; 1.100 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.808      ;
; 1.102 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.595      ; 1.957      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'                                                                                                ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.851 ; number_lines_in_ram[5] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.529      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; dds_step_count[2]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.761      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.680 ; number_lines_in_ram[6] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.358      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; dds_step_count[10]     ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.604      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.667 ; dds_step_count[1]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.598      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.649 ; number_lines_in_ram[4] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.327      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.633 ; number_lines_in_ram[9] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.323     ; 3.312      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.567 ; dds_step_count[3]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.498      ;
; -2.561 ; number_lines_in_ram[7] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.239      ;
; -2.561 ; number_lines_in_ram[7] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.239      ;
; -2.561 ; number_lines_in_ram[7] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.239      ;
; -2.561 ; number_lines_in_ram[7] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.324     ; 3.239      ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'                                                                                                 ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.361 ; number_lines_in_ram[10] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.495      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.449 ; number_lines_in_ram[11] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.583      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.467 ; dds_step_count[8]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.733      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; dds_step_count[9]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.832      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.608 ; dds_step_count[4]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.874      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.613 ; number_lines_in_ram[3]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.081     ; 2.747      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.635 ; dds_step_count[11]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.901      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.643 ; dds_step_count[7]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.909      ;
; 2.697 ; dds_step_count[6]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.963      ;
; 2.697 ; dds_step_count[6]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.963      ;
; 2.697 ; dds_step_count[6]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.963      ;
; 2.697 ; dds_step_count[6]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.963      ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_system'                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_CLK~reg0            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_LE~reg0             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; LED_SDI[0]~reg0         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; count_serial[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[13]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[14]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[15]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_data_in[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wraddress[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wrclock         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; dds_ram_wren            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_clk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; fifo_dds_rd_en          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; number_lines_in_ram[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; ram_process_count[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[13]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[14]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_system ; Rise       ; write_ram_address[9]    ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[13]   ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[14]   ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren            ;
; 0.173  ; 0.389        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk         ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0            ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0             ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0         ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]         ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]         ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]         ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]         ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]         ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]      ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]     ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]     ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]      ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]      ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]      ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]      ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]    ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10]   ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[12]   ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]    ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]    ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]    ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]    ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]    ;
; 0.177  ; 0.393        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]    ;
; 0.179  ; 0.395        ; 0.216          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]     ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.244  ; 0.460        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                        ; Clock Edge ; Target                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
; -0.435 ; -0.435       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[1]                                                ;
; -0.416 ; -0.416       ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[0]                                                ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[0]|datab                                          ;
; -0.389 ; -0.389       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[1]|datad                                          ;
; -0.336 ; -0.336       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|inclk[0]                                                  ;
; -0.336 ; -0.336       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|outclk                                                    ;
; -0.229 ; -0.229       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|combout                                                          ;
; -0.179 ; -0.179       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|combout ;
; -0.168 ; -0.168       ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datad                                                            ;
; 0.026  ; 0.026        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datad                                                            ;
; 0.037  ; 0.037        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|combout ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|combout                                                          ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|inclk[0]                                                  ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|outclk                                                    ;
; 0.210  ; 0.210        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[1]|datad                                          ;
; 0.211  ; 0.211        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[0]|datab                                          ;
; 0.234  ; 0.234        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[0]                                                ;
; 0.255  ; 0.255        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[1]                                                ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|combout ;
; 0.373  ; 0.373        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datac                                                            ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|combout ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|combout ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|datad   ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datac   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|datad   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datad   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|q               ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|datad   ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datad   ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|datad   ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datac   ;
; 0.597  ; 0.597        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|datad   ;
; 0.603  ; 0.603        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|combout ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|combout ;
; 0.624  ; 0.624        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datac                                                            ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|combout ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.452 ; 3.682        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.492 ; 3.722        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.494 ; 3.724        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.494 ; 3.724        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.494 ; 3.724        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.496 ; 3.726        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.499 ; 3.729        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.499 ; 3.729        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.526 ; 3.710        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.638 ; 3.868        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.640 ; 3.870        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.641 ; 3.871        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.642 ; 3.872        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.643 ; 3.873        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.644 ; 3.874        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.645 ; 3.875        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.646 ; 3.876        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.656 ; 3.656        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[1]|clk                                                ;
; 3.719 ; 3.719        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a32|clk1                                                  ;
; 3.759 ; 3.759        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a33|clk1                                                  ;
; 3.761 ; 3.761        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                   ;
; 3.761 ; 3.761        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a17|clk1                                                  ;
; 3.761 ; 3.761        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a49|clk1                                                  ;
; 3.763 ; 3.763        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a1|clk1                                                   ;
; 3.766 ; 3.766        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a16|clk1                                                  ;
; 3.766 ; 3.766        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a48|clk1                                                  ;
; 3.772 ; 3.956        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.776 ; 3.960        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.799 ; 8.000        ; 4.201          ; Min Period      ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; 15.637 ; 15.853       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_amp[1]                        ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[32]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[33]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[41]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[42]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[43]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[44]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[45]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[47]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[56]            ;
; 15.638 ; 15.854       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[58]            ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[32]                      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[33]                      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[34]                      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[35]                      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[38]                      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[40]                      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[49]                      ;
; 15.641 ; 15.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; old_freq[8]                       ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[0]            ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[13]           ;
; 15.642 ; 15.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_comparer_dataa1[1]            ;
; 15.647 ; 15.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adder_input[36]                   ;
; 15.648 ; 15.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; amp_adder_direction               ;
; 15.648 ; 15.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sub_count[0]                      ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[0]                ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[32]               ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[33]               ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[36]               ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[37]               ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[38]               ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[39]               ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[4]                ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[55]               ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[6]                ;
; 15.649 ; 15.865       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[7]                ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[30]               ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[48]               ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[51]               ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[52]               ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[53]               ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[58]               ;
; 15.652 ; 15.868       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab2[59]               ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[47]                ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[0]                          ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[1]                          ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; count[2]                          ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[20]            ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[22]            ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[2]             ;
; 15.653 ; 15.869       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency_var[7]             ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[0]  ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[16] ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[17] ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[1]  ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[0]            ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[4]            ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[5]            ;
; 15.675 ; 15.859       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[6]            ;
; 15.676 ; 15.860       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[4]                     ;
; 15.678 ; 15.862       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[10]            ;
; 15.678 ; 15.862       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[11]            ;
; 15.678 ; 15.862       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[12]            ;
; 15.678 ; 15.862       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[14]            ;
; 15.678 ; 15.862       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[25]            ;
; 15.678 ; 15.862       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[8]             ;
; 15.678 ; 15.862       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[9]             ;
; 15.684 ; 15.868       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[26]            ;
; 15.684 ; 15.868       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[28]            ;
; 15.684 ; 15.868       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[30]            ;
; 15.684 ; 15.868       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[6]             ;
; 15.684 ; 15.868       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[7]             ;
; 15.685 ; 15.869       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[15]           ;
; 15.685 ; 15.869       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[17]           ;
; 15.685 ; 15.869       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[2]            ;
; 15.685 ; 15.869       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[3]            ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[20]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[21]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[22]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[23]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[36]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[38]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[39]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_dataa[8]                 ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[39]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[48]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; comparer_datab[49]                ;
; 15.688 ; 15.872       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[13]            ;
; 15.688 ; 15.872       ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[27]            ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[0]                 ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[16]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[19]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[1]                 ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[22]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[38]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[39]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[54]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[55]                ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[5]                 ;
; 15.688 ; 15.904       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; main_frequency[6]                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 2.175  ; 2.240  ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 2.175  ; 2.240  ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 7.839  ; 7.889  ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 7.357  ; 7.498  ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 7.509  ; 7.609  ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 7.839  ; 7.889  ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 7.734  ; 7.852  ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 7.332  ; 7.357  ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 1.503  ; 1.598  ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 1.531  ; 1.622  ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 1.609  ; 1.725  ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 1.737  ; 1.857  ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.197  ; 2.316  ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 1.915  ; 2.092  ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 1.841  ; 2.003  ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 1.634  ; 1.763  ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 2.130  ; 2.199  ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 2.120  ; 2.290  ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.005  ; 2.084  ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 2.028  ; 2.133  ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 2.368  ; 2.476  ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.442  ; 2.680  ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.043  ; 2.240  ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.251  ; 2.466  ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 4.681  ; 4.723  ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 4.934  ; 5.017  ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 6.860  ; 6.936  ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 7.332  ; 7.357  ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 7.323  ; 7.339  ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 6.965  ; 7.029  ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 11.166 ; 11.064 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 11.166 ; 11.064 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -1.727 ; -1.781 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -1.727 ; -1.781 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -4.275 ; -4.409 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -4.275 ; -4.409 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -4.409 ; -4.493 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -4.566 ; -4.601 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -4.575 ; -4.528 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -1.047 ; -1.129 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -1.047 ; -1.129 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -1.074 ; -1.152 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -1.149 ; -1.251 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -1.273 ; -1.380 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -1.731 ; -1.845 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -1.460 ; -1.630 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -1.387 ; -1.543 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -1.173 ; -1.287 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -1.650 ; -1.707 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -1.639 ; -1.796 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -1.530 ; -1.598 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -1.553 ; -1.644 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -1.876 ; -1.974 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -1.963 ; -2.195 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -1.562 ; -1.746 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -1.778 ; -1.989 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -1.964 ; -2.176 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -2.427 ; -2.531 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -2.547 ; -2.592 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -2.686 ; -2.639 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -2.928 ; -2.918 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -3.740 ; -3.799 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -5.816 ; -5.705 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -5.816 ; -5.705 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 8.148 ; 7.584 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.070 ; 6.794 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 9.258 ; 8.559 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 9.258 ; 8.559 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.615 ; 7.340 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 7.569 ; 7.183 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.615 ; 7.340 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 7.609 ; 6.812 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 7.609 ; 6.812 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.851 ; 5.378 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 4.099 ; 3.884 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.597 ; 5.222 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.523 ; 5.141 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.556 ; 5.183 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.502 ; 5.039 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.107 ; 4.725 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 6.142 ; 5.617 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.012 ; 5.432 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.536 ; 5.065 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 7.345 ; 6.551 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.132 ; 4.723 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 4.728 ; 4.369 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.245 ; 6.474 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.623 ; 5.265 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.437 ; 4.641 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.505 ; 6.742 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 4.532 ; 4.259 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 5.887 ; 5.383 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.542 ; 5.118 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.809 ; 4.514 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.441 ; 5.224 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.486 ; 5.037 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.933 ; 4.670 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.418 ; 5.012 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 4.946 ; 4.678 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.134 ; 4.890 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.130 ; 4.769 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.328 ; 4.979 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.013 ; 4.788 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.632 ; 5.234 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.404 ; 5.935 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 6.299 ; 5.833 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.727 ; 5.390 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.715 ; 5.326 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 6.088 ; 5.566 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 6.719 ; 6.335 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 7.097 ; 6.546 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 7.505 ; 6.742 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.476 ; 6.046 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 7.808 ; 7.262 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 6.774 ; 6.504 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 8.950 ; 8.260 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 8.950 ; 8.260 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 7.253 ; 6.878 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 7.253 ; 6.878 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 7.297 ; 7.028 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 3.521 ; 3.310 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 6.967 ; 6.183 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 5.204 ; 4.744 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 3.521 ; 3.310 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 4.959 ; 4.595 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 4.888 ; 4.518 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 4.920 ; 4.557 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 4.865 ; 4.416 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 4.490 ; 4.118 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 5.483 ; 4.975 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 5.359 ; 4.797 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 4.898 ; 4.442 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 6.711 ; 5.930 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 4.515 ; 4.117 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 4.126 ; 3.776 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 6.615 ; 5.857 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 4.985 ; 4.636 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 3.841 ; 4.041 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 3.938 ; 3.670 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 3.938 ; 3.670 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 5.238 ; 4.749 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 4.908 ; 4.495 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 4.200 ; 3.912 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 4.810 ; 4.597 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 4.853 ; 4.418 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 4.322 ; 4.065 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 4.787 ; 4.393 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 4.335 ; 4.073 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 4.515 ; 4.276 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 4.510 ; 4.160 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 4.701 ; 4.362 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 4.399 ; 4.179 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 4.994 ; 4.607 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 5.734 ; 5.279 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 5.632 ; 5.181 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 5.084 ; 4.757 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 5.073 ; 4.696 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 5.431 ; 4.925 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 6.038 ; 5.664 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 6.400 ; 5.867 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 6.792 ; 6.055 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 5.803 ; 5.386 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 9.166 ; 9.000 ; 9.307 ; 9.141 ;
; add_in[0]      ; dds_bus_out[1] ; 8.825 ; 8.659 ; 8.966 ; 8.800 ;
; add_in[0]      ; tx_enable[0]   ; 9.190 ; 8.843 ; 9.331 ; 8.978 ;
; add_in[0]      ; tx_enable[1]   ; 9.122 ; 8.776 ; 9.263 ; 8.911 ;
; add_in[1]      ; dds_bus_out[0] ; 9.318 ; 9.152 ; 9.418 ; 9.252 ;
; add_in[1]      ; dds_bus_out[1] ; 8.977 ; 8.811 ; 9.077 ; 8.911 ;
; add_in[1]      ; tx_enable[0]   ; 9.342 ; 9.061 ; 9.442 ; 9.140 ;
; add_in[1]      ; tx_enable[1]   ; 9.274 ; 8.994 ; 9.374 ; 9.073 ;
; add_in[2]      ; dds_bus_out[0] ; 9.648 ; 9.482 ; 9.698 ; 9.532 ;
; add_in[2]      ; dds_bus_out[1] ; 9.307 ; 9.141 ; 9.357 ; 9.191 ;
; add_in[2]      ; tx_enable[0]   ; 9.672 ; 9.357 ; 9.722 ; 9.343 ;
; add_in[2]      ; tx_enable[1]   ; 9.604 ; 9.290 ; 9.654 ; 9.276 ;
; add_in[3]      ; dds_bus_out[0] ; 9.543 ; 9.377 ; 9.661 ; 9.495 ;
; add_in[3]      ; dds_bus_out[1] ; 9.202 ; 9.036 ; 9.320 ; 9.154 ;
; add_in[3]      ; tx_enable[0]   ; 9.567 ; 9.298 ; 9.685 ; 9.262 ;
; add_in[3]      ; tx_enable[1]   ; 9.499 ; 9.231 ; 9.617 ; 9.195 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 8.669 ; 8.503 ; 8.745 ; 8.579 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 8.328 ; 8.162 ; 8.404 ; 8.238 ;
; dds_bus_in[28] ; tx_enable[0]   ; 8.693 ; 8.348 ; 8.769 ; 8.461 ;
; dds_bus_in[28] ; tx_enable[1]   ; 8.625 ; 8.281 ; 8.701 ; 8.394 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 9.141 ; 8.975 ; 9.166 ; 9.000 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 8.800 ; 8.634 ; 8.825 ; 8.659 ;
; dds_bus_in[29] ; tx_enable[0]   ; 9.165 ; 8.880 ; 9.190 ; 8.886 ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.097 ; 8.813 ; 9.122 ; 8.819 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 9.132 ; 8.966 ; 9.148 ; 8.982 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 8.791 ; 8.625 ; 8.807 ; 8.641 ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.156 ; 8.788 ; 9.172 ; 8.842 ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.088 ; 8.721 ; 9.104 ; 8.775 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 8.774 ; 8.608 ; 8.838 ; 8.672 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 8.433 ; 8.267 ; 8.497 ; 8.331 ;
; dds_bus_in[31] ; tx_enable[0]   ; 8.798 ; 8.429 ; 8.862 ; 8.487 ;
; dds_bus_in[31] ; tx_enable[1]   ; 8.730 ; 8.362 ; 8.794 ; 8.420 ;
+----------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 8.580 ; 8.414 ; 8.714 ; 8.548 ;
; add_in[0]      ; dds_bus_out[1] ; 8.311 ; 8.145 ; 8.445 ; 8.279 ;
; add_in[0]      ; tx_enable[0]   ; 8.833 ; 8.496 ; 8.972 ; 8.630 ;
; add_in[0]      ; tx_enable[1]   ; 8.768 ; 8.433 ; 8.907 ; 8.567 ;
; add_in[1]      ; dds_bus_out[0] ; 8.714 ; 8.548 ; 8.798 ; 8.632 ;
; add_in[1]      ; dds_bus_out[1] ; 8.445 ; 8.279 ; 8.529 ; 8.363 ;
; add_in[1]      ; tx_enable[0]   ; 8.924 ; 8.630 ; 9.027 ; 8.714 ;
; add_in[1]      ; tx_enable[1]   ; 8.859 ; 8.567 ; 8.962 ; 8.651 ;
; add_in[2]      ; dds_bus_out[0] ; 8.946 ; 8.780 ; 8.981 ; 8.815 ;
; add_in[2]      ; dds_bus_out[1] ; 8.677 ; 8.511 ; 8.712 ; 8.546 ;
; add_in[2]      ; tx_enable[0]   ; 9.172 ; 8.862 ; 9.257 ; 8.897 ;
; add_in[2]      ; tx_enable[1]   ; 9.107 ; 8.799 ; 9.192 ; 8.834 ;
; add_in[3]      ; dds_bus_out[0] ; 8.955 ; 8.789 ; 8.908 ; 8.742 ;
; add_in[3]      ; dds_bus_out[1] ; 8.686 ; 8.520 ; 8.639 ; 8.473 ;
; add_in[3]      ; tx_enable[0]   ; 9.119 ; 8.871 ; 9.234 ; 8.824 ;
; add_in[3]      ; tx_enable[1]   ; 9.054 ; 8.808 ; 9.169 ; 8.761 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 8.106 ; 7.940 ; 8.218 ; 8.052 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 7.837 ; 7.671 ; 7.949 ; 7.783 ;
; dds_bus_in[28] ; tx_enable[0]   ; 8.357 ; 8.022 ; 8.432 ; 8.134 ;
; dds_bus_in[28] ; tx_enable[1]   ; 8.292 ; 7.959 ; 8.367 ; 8.071 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 8.546 ; 8.380 ; 8.549 ; 8.383 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 8.277 ; 8.111 ; 8.280 ; 8.114 ;
; dds_bus_in[29] ; tx_enable[0]   ; 8.753 ; 8.462 ; 8.784 ; 8.465 ;
; dds_bus_in[29] ; tx_enable[1]   ; 8.688 ; 8.399 ; 8.719 ; 8.402 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 8.461 ; 8.295 ; 8.518 ; 8.352 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 8.192 ; 8.026 ; 8.249 ; 8.083 ;
; dds_bus_in[30] ; tx_enable[0]   ; 8.737 ; 8.377 ; 8.758 ; 8.434 ;
; dds_bus_in[30] ; tx_enable[1]   ; 8.672 ; 8.314 ; 8.693 ; 8.371 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 8.120 ; 7.954 ; 8.179 ; 8.013 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 7.851 ; 7.685 ; 7.910 ; 7.744 ;
; dds_bus_in[31] ; tx_enable[0]   ; 8.398 ; 8.036 ; 8.462 ; 8.095 ;
; dds_bus_in[31] ; tx_enable[1]   ; 8.333 ; 7.973 ; 8.397 ; 8.032 ;
+----------------+----------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -4.350 ; -8.250        ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -3.577 ; -2185.592     ;
; clk_dds                                                                                      ; -1.137 ; -50.145       ;
; dds_ram_wrclock                                                                              ; -0.749 ; -102.467      ;
; clk_system                                                                                   ; -0.670 ; -20.931       ;
; dds_step_to_next_freq_sampled                                                                ; -0.167 ; -0.435        ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 0.020 ; 0.000         ;
; clk_system                                                                                   ; 0.051 ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.145 ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.195 ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.233 ; 0.000         ;
; clk_dds                                                                                      ; 0.376 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; dds_step_to_next_freq_sampled ; -0.847 ; -10.164       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                  ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; dds_step_to_next_freq_sampled ; 1.049 ; 0.000         ;
+-------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -1.000 ; -192.000      ;
; clk_system                                                                                   ; -1.000 ; -71.000       ;
; dds_step_to_next_freq_sampled                                                                ; -1.000 ; -12.000       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.037  ; 0.000         ;
; clk_dds                                                                                      ; 3.209  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.743 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.350 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.943      ; 5.296      ;
; -4.250 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.021      ; 5.274      ;
; -3.907 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.909      ; 4.819      ;
; -3.900 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.825      ; 4.776      ;
; -3.849 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.921      ; 4.773      ;
; -3.813 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.854      ; 4.718      ;
; -3.694 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.783      ; 4.528      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.841      ; 4.543      ;
; -2.383 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.853      ; 3.287      ;
; -2.325 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 0.967      ; 3.295      ;
; -1.116 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.312      ; 3.546      ;
; -0.890 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.198      ; 3.254      ;
; -0.682 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.312      ; 3.612      ;
; -0.456 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.198      ; 3.320      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -3.577 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_1:count[1]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.253     ; 3.866      ;
; -3.576 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_1:count[2]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.253     ; 3.865      ;
; -3.566 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_1:count[0]               ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.253     ; 3.855      ;
; -3.468 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.781      ;
; -3.445 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.763      ;
; -3.445 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.763      ;
; -3.445 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.763      ;
; -3.445 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.763      ;
; -3.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.755      ;
; -3.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.755      ;
; -3.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.755      ;
; -3.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.755      ;
; -3.442 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.755      ;
; -3.433 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.751      ;
; -3.433 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.751      ;
; -3.433 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.751      ;
; -3.433 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.751      ;
; -3.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.738      ;
; -3.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.738      ;
; -3.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.738      ;
; -3.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.738      ;
; -3.389 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.707      ;
; -3.364 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.690      ;
; -3.364 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.690      ;
; -3.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 3.874      ;
; -3.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 3.874      ;
; -3.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 3.874      ;
; -3.352 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 3.874      ;
; -3.328 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.873      ;
; -3.328 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.873      ;
; -3.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 3.850      ;
; -3.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 3.850      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.305 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.837      ;
; -3.272 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[20]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.225     ; 3.589      ;
; -3.272 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[21]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.225     ; 3.589      ;
; -3.272 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[16]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.225     ; 3.589      ;
; -3.272 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[22]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.225     ; 3.589      ;
; -3.272 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[18]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.225     ; 3.589      ;
; -3.238 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[1]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.770      ;
; -3.237 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[17]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 3.762      ;
; -3.237 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[2]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 3.762      ;
; -3.237 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[3]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.017     ; 3.762      ;
; -3.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[8]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.561      ;
; -3.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[14]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.561      ;
; -3.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[12]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.561      ;
; -3.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[10]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.216     ; 3.561      ;
; -3.225 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[11]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.044     ; 3.723      ;
; -3.221 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 3.767      ;
; -3.221 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 3.767      ;
; -3.221 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.004      ; 3.767      ;
; -3.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[4]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.745      ;
; -3.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[5]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.745      ;
; -3.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[6]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.745      ;
; -3.213 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[0]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.745      ;
; -3.205 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[26]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.518      ;
; -3.205 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[24]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.518      ;
; -3.205 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.518      ;
; -3.205 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.518      ;
; -3.204 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[31]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.009     ; 3.737      ;
; -3.193 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[19]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.007     ; 3.728      ;
; -3.193 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.007     ; 3.728      ;
; -3.186 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[4]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.006     ; 3.722      ;
; -3.157 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[23]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.005     ; 3.694      ;
; -3.157 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[7]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.005     ; 3.694      ;
; -3.157 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[25]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.005     ; 3.694      ;
; -3.157 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[9]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.005     ; 3.694      ;
; -3.142 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 3.681      ;
; -3.142 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 3.681      ;
; -3.142 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 3.681      ;
; -3.142 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.003     ; 3.681      ;
; -3.140 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 3.663      ;
; -3.140 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 3.663      ;
; -3.115 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.428      ;
; -3.042 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[15]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.025     ; 3.559      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.039 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.010     ; 3.571      ;
; -3.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.579      ;
; -3.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.579      ;
; -3.034 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 3.579      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.137 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 2.133      ;
; -1.088 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 2.090      ;
; -1.065 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.013      ; 2.077      ;
; -1.031 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 2.034      ;
; -1.009 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 2.013      ;
; -1.005 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 2.010      ;
; -0.978 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 1.989      ;
; -0.972 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.982      ;
; -0.945 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.955      ;
; -0.943 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.942      ;
; -0.938 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.944      ;
; -0.935 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.931      ;
; -0.934 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.933      ;
; -0.927 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.930      ;
; -0.923 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.928      ;
; -0.915 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.063      ; 1.977      ;
; -0.910 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 1.984      ;
; -0.902 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.903      ;
; -0.896 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 1.907      ;
; -0.895 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.013      ; 1.907      ;
; -0.893 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.013      ; 1.905      ;
; -0.886 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.888      ;
; -0.885 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.889      ;
; -0.876 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 1.926      ;
; -0.875 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.884      ;
; -0.874 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.875      ;
; -0.870 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.879      ;
; -0.870 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.876      ;
; -0.870 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.873      ;
; -0.863 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.867      ;
; -0.863 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.013      ; 1.875      ;
; -0.861 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.867      ;
; -0.860 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.859      ;
; -0.859 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.867      ;
; -0.859 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.854      ;
; -0.858 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.866      ;
; -0.848 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.852      ;
; -0.847 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 1.858      ;
; -0.844 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.841      ;
; -0.842 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.851      ;
; -0.838 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.847      ;
; -0.833 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.003     ; 1.829      ;
; -0.825 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.828      ;
; -0.825 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.834      ;
; -0.824 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.830      ;
; -0.822 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.004     ; 1.817      ;
; -0.821 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.825      ;
; -0.817 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.096      ; 1.912      ;
; -0.817 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.819      ;
; -0.817 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.816      ;
; -0.816 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.820      ;
; -0.816 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.824      ;
; -0.813 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.013      ; 1.825      ;
; -0.804 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.809      ;
; -0.803 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.008      ; 1.810      ;
; -0.801 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.810      ;
; -0.800 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.801      ;
; -0.795 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.797      ;
; -0.794 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.799      ;
; -0.793 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.796      ;
; -0.793 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.790      ;
; -0.793 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.802      ;
; -0.790 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.079      ; 1.868      ;
; -0.789 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.793      ;
; -0.784 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.011      ; 1.794      ;
; -0.783 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.786      ;
; -0.781 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.785      ;
; -0.781 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.780      ;
; -0.781 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.783      ;
; -0.781 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.785      ;
; -0.777 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.779      ;
; -0.776 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.777      ;
; -0.775 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.768      ;
; -0.773 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.772      ;
; -0.772 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.781      ;
; -0.772 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.777      ;
; -0.770 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.006      ; 1.775      ;
; -0.769 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.009      ; 1.777      ;
; -0.769 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.771      ;
; -0.767 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.766      ;
; -0.763 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.008      ; 1.770      ;
; -0.762 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.765      ;
; -0.760 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.769      ;
; -0.757 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.761      ;
; -0.753 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.755      ;
; -0.749 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.075      ; 1.823      ;
; -0.748 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.005      ; 1.752      ;
; -0.747 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.002     ; 1.744      ;
; -0.745 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.747      ;
; -0.745 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.003      ; 1.747      ;
; -0.742 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.745      ;
; -0.741 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.740      ;
; -0.739 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.010      ; 1.748      ;
; -0.737 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.743      ;
; -0.736 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.742      ;
; -0.736 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.007      ; 1.742      ;
; -0.735 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.004      ; 1.738      ;
; -0.734 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.002      ; 1.735      ;
; -0.732 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.006     ; 1.725      ;
; -0.732 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.000      ; 1.731      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -0.749 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.982      ;
; -0.749 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.982      ;
; -0.748 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.726      ; 1.983      ;
; -0.736 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.962      ;
; -0.736 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.962      ;
; -0.735 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.963      ;
; -0.735 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.715      ; 1.959      ;
; -0.735 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.715      ; 1.959      ;
; -0.734 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.960      ;
; -0.727 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.692      ; 1.928      ;
; -0.727 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.958      ;
; -0.727 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.958      ;
; -0.726 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.959      ;
; -0.722 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.720      ; 1.951      ;
; -0.722 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.720      ; 1.951      ;
; -0.721 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.952      ;
; -0.717 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.702      ; 1.928      ;
; -0.715 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.701      ; 1.925      ;
; -0.711 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.706      ; 1.926      ;
; -0.711 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.706      ; 1.926      ;
; -0.710 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.708      ; 1.927      ;
; -0.705 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.694      ; 1.908      ;
; -0.703 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.931      ;
; -0.703 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.931      ;
; -0.702 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.721      ; 1.932      ;
; -0.689 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.709      ; 1.907      ;
; -0.689 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.709      ; 1.907      ;
; -0.688 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.711      ; 1.908      ;
; -0.688 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.693      ; 1.890      ;
; -0.687 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.713      ; 1.909      ;
; -0.687 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.695      ; 1.891      ;
; -0.687 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.713      ; 1.909      ;
; -0.686 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.715      ; 1.910      ;
; -0.685 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.908      ;
; -0.685 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.908      ;
; -0.684 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.716      ; 1.909      ;
; -0.684 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.907      ;
; -0.684 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.691      ; 1.884      ;
; -0.684 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.907      ;
; -0.683 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.716      ; 1.908      ;
; -0.670 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.709      ; 1.888      ;
; -0.670 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.709      ; 1.888      ;
; -0.670 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.715      ; 1.894      ;
; -0.670 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.715      ; 1.894      ;
; -0.669 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.711      ; 1.889      ;
; -0.669 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.895      ;
; -0.668 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.698      ; 1.875      ;
; -0.667 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.898      ;
; -0.667 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.898      ;
; -0.666 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.899      ;
; -0.663 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.896      ;
; -0.663 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.896      ;
; -0.662 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.726      ; 1.897      ;
; -0.658 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.692      ; 1.859      ;
; -0.657 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.720      ; 1.886      ;
; -0.657 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.720      ; 1.886      ;
; -0.656 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.721      ; 1.886      ;
; -0.656 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.721      ; 1.886      ;
; -0.656 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.887      ;
; -0.655 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.723      ; 1.887      ;
; -0.654 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.701      ; 1.864      ;
; -0.650 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.876      ;
; -0.650 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.876      ;
; -0.649 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.877      ;
; -0.646 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.711      ; 1.866      ;
; -0.646 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.711      ; 1.866      ;
; -0.646 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.706      ; 1.861      ;
; -0.646 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.706      ; 1.861      ;
; -0.645 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.713      ; 1.867      ;
; -0.645 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.708      ; 1.862      ;
; -0.642 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.701      ; 1.852      ;
; -0.641 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.872      ;
; -0.641 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.722      ; 1.872      ;
; -0.640 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.873      ;
; -0.630 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.721      ; 1.860      ;
; -0.630 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.721      ; 1.860      ;
; -0.629 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.723      ; 1.861      ;
; -0.623 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.856      ;
; -0.623 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.724      ; 1.856      ;
; -0.622 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.726      ; 1.857      ;
; -0.619 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.847      ;
; -0.619 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.847      ;
; -0.619 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.842      ;
; -0.619 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.842      ;
; -0.618 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.721      ; 1.848      ;
; -0.618 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.716      ; 1.843      ;
; -0.617 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.695      ; 1.821      ;
; -0.613 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.841      ;
; -0.613 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.836      ;
; -0.613 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.714      ; 1.836      ;
; -0.613 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.719      ; 1.841      ;
; -0.612 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.721      ; 1.842      ;
; -0.612 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.716      ; 1.837      ;
; -0.612 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.718      ; 1.839      ;
; -0.612 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.692      ; 1.813      ;
; -0.612 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.712      ; 1.833      ;
; -0.612 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.718      ; 1.839      ;
; -0.611 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.720      ; 1.840      ;
; -0.610 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.836      ;
; -0.610 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.717      ; 1.836      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_system'                                                                                                       ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.670 ; dds_step_count[0]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.001      ; 1.658      ;
; -0.640 ; dds_step_count[2]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.001      ; 1.628      ;
; -0.634 ; dds_step_count[1]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.001      ; 1.622      ;
; -0.565 ; ram_process_count[2] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.516      ;
; -0.529 ; ram_process_count[1] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.480      ;
; -0.502 ; ram_process_count[0] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.453      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_data_in[0]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_data_in[1]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_data_in[7]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.427 ; ram_process_count[2] ; dds_ram_data_in[2]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.386      ;
; -0.422 ; ram_process_count[0] ; dds_ram_wren            ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.362      ;
; -0.422 ; write_ram_address[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.373      ;
; -0.414 ; ram_process_count[0] ; fifo_dds_rd_clk         ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.354      ;
; -0.413 ; ram_process_count[2] ; dds_ram_wraddress[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.353      ;
; -0.413 ; ram_process_count[2] ; dds_ram_wraddress[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.353      ;
; -0.408 ; write_ram_address[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.359      ;
; -0.407 ; write_ram_address[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.358      ;
; -0.404 ; ram_process_count[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.358      ;
; -0.390 ; ram_process_count[2] ; dds_ram_wren            ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.330      ;
; -0.387 ; ram_process_count[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.341      ;
; -0.375 ; ram_process_count[2] ; dds_ram_wraddress[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_wraddress[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[5]      ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[11]     ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[10]     ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[12]     ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[4]      ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.375 ; ram_process_count[2] ; dds_ram_data_in[3]      ; clk_system                    ; clk_system  ; 1.000        ; -0.039     ; 1.323      ;
; -0.359 ; write_ram_address[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.310      ;
; -0.354 ; write_ram_address[3] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.305      ;
; -0.350 ; ram_process_count[3] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.304      ;
; -0.348 ; write_ram_address[1] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.299      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.347 ; ram_process_count[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.301      ;
; -0.341 ; write_ram_address[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.292      ;
; -0.340 ; write_ram_address[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.291      ;
; -0.339 ; write_ram_address[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.290      ;
; -0.339 ; write_ram_address[3] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.290      ;
; -0.337 ; write_ram_address[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.288      ;
; -0.336 ; write_ram_address[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.287      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_data_in[0]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_data_in[1]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_data_in[7]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.335 ; ram_process_count[1] ; dds_ram_data_in[2]      ; clk_system                    ; clk_system  ; 1.000        ; -0.028     ; 1.294      ;
; -0.334 ; write_ram_address[0] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.285      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.330 ; ram_process_count[2] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.284      ;
; -0.327 ; write_ram_address[0] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.278      ;
; -0.323 ; write_ram_address[0] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.274      ;
; -0.321 ; ram_process_count[1] ; dds_ram_wraddress[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.261      ;
; -0.321 ; ram_process_count[1] ; dds_ram_wraddress[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.261      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[7]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.293 ; ram_process_count[3] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.247      ;
; -0.292 ; write_ram_address[1] ; write_ram_address[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.036     ; 1.243      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.167 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.119      ;
; -0.118 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.070      ;
; -0.113 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.065      ;
; -0.103 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.055      ;
; -0.099 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.051      ;
; -0.089 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.041      ;
; -0.085 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.037      ;
; -0.081 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.033      ;
; -0.051 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.003      ;
; -0.050 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.002      ;
; -0.045 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.997      ;
; -0.035 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.987      ;
; -0.031 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.983      ;
; -0.028 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.980      ;
; -0.022 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.974      ;
; -0.021 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.973      ;
; -0.021 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.973      ;
; -0.017 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.969      ;
; -0.013 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.965      ;
; 0.016  ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.936      ;
; 0.017  ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.935      ;
; 0.018  ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.934      ;
; 0.023  ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.929      ;
; 0.033  ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.919      ;
; 0.036  ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.916      ;
; 0.037  ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.915      ;
; 0.040  ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.912      ;
; 0.046  ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.906      ;
; 0.046  ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.906      ;
; 0.047  ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.905      ;
; 0.047  ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.905      ;
; 0.047  ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.905      ;
; 0.051  ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.901      ;
; 0.055  ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.897      ;
; 0.084  ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.868      ;
; 0.085  ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.867      ;
; 0.086  ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.866      ;
; 0.090  ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.862      ;
; 0.091  ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.861      ;
; 0.097  ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.101  ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.851      ;
; 0.104  ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.848      ;
; 0.105  ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.847      ;
; 0.108  ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.844      ;
; 0.111  ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.841      ;
; 0.114  ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.114  ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.115  ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.837      ;
; 0.115  ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.837      ;
; 0.115  ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.837      ;
; 0.119  ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.833      ;
; 0.123  ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.829      ;
; 0.126  ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.152  ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.800      ;
; 0.153  ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.799      ;
; 0.154  ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.798      ;
; 0.159  ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.793      ;
; 0.163  ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.789      ;
; 0.165  ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.182  ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.182  ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.183  ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.769      ;
; 0.191  ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.761      ;
; 0.194  ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.320  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.632      ;
; 0.383  ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.569      ;
; 0.388  ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.564      ;
; 0.389  ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.563      ;
; 0.390  ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.562      ;
; 0.394  ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.558      ;
; 0.398  ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.554      ;
; 0.399  ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.553      ;
; 0.400  ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.408  ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.544      ;
; 0.411  ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.541      ;
; 0.593  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.020 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.002     ; 0.307      ;
; 0.179 ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; \process_7:count[3]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; \process_7:count[4]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; \process_7:count[1]                                                                          ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.192 ; \process_6:main_amplitude_var[4]                                                             ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.196 ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; \process_6:main_amplitude_var[3]                                                             ; dac_out[3]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
; 0.198 ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.199 ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.203 ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.224 ; \process_7:count[0]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.227 ; \process_7:count[0]                                                                          ; \process_7:count[1]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.228 ; \process_7:count[0]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.252 ; main_amplitude_var[7]                                                                        ; main_amplitude[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.255 ; main_amplitude_var[1]                                                                        ; main_amplitude[1]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.264 ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; \process_6:main_amplitude_var[8]                                                             ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.268 ; old_amp[3]                                                                                   ; amp_adder_input[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.392      ;
; 0.273 ; old_amp[9]                                                                                   ; amp_adder_input[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; old_amp[13]                                                                                  ; amp_adder_input[13]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; old_freq[60]                                                                                 ; adder_input[60]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.278 ; \process_6:main_amplitude_var[7]                                                             ; dac_out[7]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.400      ;
; 0.278 ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.401      ;
; 0.280 ; old_amp[4]                                                                                   ; amp_adder_input[4]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; main_frequency[38]                                                                           ; comparer_dataa[38]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.294 ; adder_input[60]                                                                              ; comparer_dataa2[60]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; adder_input[63]                                                                              ; comparer_dataa2[63]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; adder_input[2]                                                                               ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; adder_input[61]                                                                              ; comparer_dataa2[61]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; adder_input[3]                                                                               ; comparer_dataa2[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.299 ; main_amplitude_var[12]                                                                       ; main_amplitude[12]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; main_amplitude_var[11]                                                                       ; main_amplitude[11]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; sub_count[7]                                                                                 ; sub_count[7]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; sub_count[2]                                                                                 ; sub_count[2]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[34]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 0.610      ;
; 0.312 ; \process_7:count[2]                                                                          ; \process_7:count[3]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.322 ; count[1]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.450      ;
; 0.322 ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.444      ;
; 0.324 ; main_count[5]                                                                                ; main_count[4]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.690      ;
; 0.326 ; main_frequency[40]                                                                           ; old_freq[40]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 0.679      ;
; 0.327 ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.333 ; \process_6:main_amplitude_var[0]                                                             ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.455      ;
; 0.334 ; \process_6:main_amplitude_var[12]                                                            ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.456      ;
; 0.335 ; main_frequency[33]                                                                           ; old_freq[33]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 0.694      ;
; 0.337 ; \process_6:main_amplitude_var[6]                                                             ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.459      ;
; 0.341 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[1]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 0.634      ;
; 0.346 ; main_frequency[1]                                                                            ; old_freq[1]              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.474      ;
; 0.349 ; old_amp[7]                                                                                   ; amp_adder_input[7]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; main_count[1]                                                                                ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.473      ;
; 0.352 ; \process_7:count[3]                                                                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.473      ;
; 0.356 ; main_amplitude[2]                                                                            ; old_amp[2]               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.493      ;
; 0.357 ; adder_input[25]                                                                              ; comparer_dataa2[25]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.358 ; adder_input[28]                                                                              ; comparer_dataa2[28]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.478      ;
; 0.358 ; adder_input[9]                                                                               ; comparer_dataa2[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.478      ;
; 0.359 ; adder_input[52]                                                                              ; comparer_dataa2[52]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.479      ;
; 0.359 ; old_freq[61]                                                                                 ; adder_input[61]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.479      ;
; 0.360 ; adder_input[51]                                                                              ; comparer_dataa2[51]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.360 ; adder_input[10]                                                                              ; comparer_dataa2[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.360 ; adder_input[4]                                                                               ; comparer_dataa2[4]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.361 ; adder_input[50]                                                                              ; comparer_dataa2[50]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; adder_input[49]                                                                              ; comparer_dataa2[49]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; adder_input[39]                                                                              ; comparer_dataa2[39]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
; 0.362 ; old_amp[12]                                                                                  ; amp_adder_input[12]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_system'                                                                                          ;
+-------+-----------------------+-------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                 ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------+-----------------+-------------+--------------+------------+------------+
; 0.051 ; dds_ram_wrclock       ; dds_ram_wrclock         ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.311      ; 1.571      ;
; 0.187 ; fifo_dds_rd_en        ; fifo_dds_rd_en          ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[2]  ; ram_process_count[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[3]  ; ram_process_count[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; LED_LE~reg0           ; LED_LE~reg0             ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[1]       ; count_serial[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[4]       ; count_serial[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[3]       ; count_serial[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; count_serial[2]       ; count_serial[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; dds_ram_wren          ; dds_ram_wren            ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; ram_process_count[0]  ; ram_process_count[0]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; count_serial[0]       ; count_serial[0]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.314      ;
; 0.232 ; count_serial[0]       ; count_serial[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.351      ;
; 0.252 ; ram_process_count[0]  ; ram_process_count[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.372      ;
; 0.287 ; ram_process_count[1]  ; ram_process_count[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.407      ;
; 0.291 ; count_serial[0]       ; count_serial[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.034      ; 0.409      ;
; 0.305 ; write_ram_address[14] ; write_ram_address[14]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[5]  ; write_ram_address[5]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[1]  ; write_ram_address[1]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; write_ram_address[13] ; write_ram_address[13]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[12] ; write_ram_address[12]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[10] ; write_ram_address[10]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[7]  ; write_ram_address[7]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[4]  ; write_ram_address[4]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[3]  ; write_ram_address[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[2]  ; write_ram_address[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; write_ram_address[11] ; write_ram_address[11]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[8]  ; write_ram_address[8]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[6]  ; write_ram_address[6]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; write_ram_address[0]  ; write_ram_address[0]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.437      ;
; 0.323 ; count_serial[1]       ; count_serial[2]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.442      ;
; 0.333 ; ram_process_count[1]  ; ram_process_count[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.453      ;
; 0.333 ; ram_process_count[2]  ; ram_process_count[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.453      ;
; 0.342 ; count_serial[0]       ; count_serial[1]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.461      ;
; 0.344 ; ram_process_count[2]  ; ram_process_count[1]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.464      ;
; 0.348 ; count_serial[0]       ; LED_CLK~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.467      ;
; 0.358 ; ram_process_count[0]  ; ram_process_count[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.478      ;
; 0.366 ; write_ram_address[9]  ; write_ram_address[9]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.486      ;
; 0.374 ; ram_process_count[0]  ; ram_process_count[1]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; count_serial[2]       ; count_serial[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.496      ;
; 0.397 ; ram_process_count[3]  ; ram_process_count[0]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.517      ;
; 0.403 ; count_serial[0]       ; LED_SDI[0]~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.034      ; 0.521      ;
; 0.412 ; ram_process_count[0]  ; fifo_dds_rd_en          ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; count_serial[3]       ; count_serial[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.533      ;
; 0.421 ; count_serial[4]       ; LED_LE~reg0             ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.540      ;
; 0.443 ; ram_process_count[1]  ; fifo_dds_rd_en          ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.563      ;
; 0.452 ; count_serial[3]       ; LED_CLK~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.572      ;
; 0.454 ; write_ram_address[1]  ; write_ram_address[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; write_ram_address[5]  ; write_ram_address[6]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; write_ram_address[13] ; write_ram_address[14]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[3]  ; write_ram_address[4]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[7]  ; write_ram_address[8]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; write_ram_address[11] ; write_ram_address[12]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; ram_process_count[1]  ; ram_process_count[0]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; count_serial[1]       ; LED_LE~reg0             ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.577      ;
; 0.464 ; write_ram_address[4]  ; write_ram_address[5]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[0]  ; write_ram_address[1]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[12] ; write_ram_address[13]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[2]  ; write_ram_address[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[10] ; write_ram_address[11]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; write_ram_address[6]  ; write_ram_address[7]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; write_ram_address[8]  ; write_ram_address[9]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; write_ram_address[0]  ; write_ram_address[2]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[4]  ; write_ram_address[6]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[12] ; write_ram_address[14]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[2]  ; write_ram_address[4]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[10] ; write_ram_address[12]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; write_ram_address[8]  ; write_ram_address[10]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; write_ram_address[6]  ; write_ram_address[8]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.480 ; count_serial[1]       ; count_serial[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.599      ;
; 0.488 ; count_serial[2]       ; count_serial[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.034      ; 0.606      ;
; 0.490 ; count_serial[0]       ; count_serial[4]         ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.609      ;
; 0.491 ; count_serial[4]       ; LED_CLK~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.610      ;
; 0.494 ; count_serial[0]       ; LED_LE~reg0             ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.613      ;
; 0.495 ; ram_process_count[1]  ; ram_process_count[1]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.615      ;
; 0.497 ; ram_process_count[2]  ; ram_process_count[0]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.617      ;
; 0.502 ; count_serial[4]       ; LED_SDI[0]~reg0         ; clk_system      ; clk_system  ; 0.000        ; 0.034      ; 0.620      ;
; 0.515 ; write_ram_address[9]  ; write_ram_address[10]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; count_serial[1]       ; count_serial[3]         ; clk_system      ; clk_system  ; 0.000        ; 0.034      ; 0.634      ;
; 0.517 ; write_ram_address[1]  ; write_ram_address[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; write_ram_address[5]  ; write_ram_address[7]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; ram_process_count[3]  ; number_lines_in_ram[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; write_ram_address[3]  ; write_ram_address[5]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; write_ram_address[7]  ; write_ram_address[9]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; write_ram_address[11] ; write_ram_address[13]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; write_ram_address[1]  ; write_ram_address[4]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; write_ram_address[5]  ; write_ram_address[8]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; write_ram_address[9]  ; number_lines_in_ram[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; count_serial[1]       ; LED_CLK~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; write_ram_address[3]  ; write_ram_address[6]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; write_ram_address[7]  ; write_ram_address[10]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; write_ram_address[11] ; write_ram_address[14]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; write_ram_address[8]  ; number_lines_in_ram[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; write_ram_address[10] ; number_lines_in_ram[10] ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.646      ;
; 0.528 ; write_ram_address[6]  ; number_lines_in_ram[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; write_ram_address[0]  ; write_ram_address[3]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; write_ram_address[4]  ; write_ram_address[7]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; write_ram_address[2]  ; write_ram_address[5]    ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
+-------+-----------------------+-------------------------+-----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.145 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.672      ; 2.922      ;
; 0.274 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 2.536      ; 2.915      ;
; 0.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.672      ; 2.852      ;
; 0.684 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.536      ; 2.845      ;
; 1.867 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.249      ; 2.646      ;
; 1.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.385      ; 2.798      ;
; 3.214 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.231      ; 3.975      ;
; 3.259 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.175      ; 3.964      ;
; 3.274 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.334      ; 4.138      ;
; 3.313 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.323      ; 4.166      ;
; 3.342 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.243      ; 4.115      ;
; 3.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.215      ; 4.179      ;
; 3.611 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.430      ; 4.571      ;
; 3.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.355      ; 4.580      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.195 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.314      ;
; 0.306 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.427      ;
; 0.317 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.437      ;
; 0.320 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.439      ;
; 0.320 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.439      ;
; 0.324 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.443      ;
; 0.326 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.445      ;
; 0.380 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.499      ;
; 0.455 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.465 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.588      ;
; 0.472 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.591      ;
; 0.475 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.594      ;
; 0.477 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.596      ;
; 0.478 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.597      ;
; 0.478 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.597      ;
; 0.480 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.599      ;
; 0.481 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.600      ;
; 0.481 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.600      ;
; 0.518 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.530 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.652      ;
; 0.533 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.654      ;
; 0.538 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.657      ;
; 0.543 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.662      ;
; 0.544 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.663      ;
; 0.544 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.663      ;
; 0.546 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.665      ;
; 0.547 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.666      ;
; 0.584 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.703      ;
; 0.587 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.706      ;
; 0.596 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.715      ;
; 0.596 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.715      ;
; 0.599 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.718      ;
; 0.599 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.718      ;
; 0.601 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.720      ;
; 0.604 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.723      ;
; 0.609 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.728      ;
; 0.610 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.729      ;
; 0.610 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.729      ;
; 0.612 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.731      ;
; 0.613 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.732      ;
; 0.613 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.732      ;
; 0.650 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.769      ;
; 0.653 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.772      ;
; 0.662 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.781      ;
; 0.665 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.784      ;
; 0.667 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.786      ;
; 0.670 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.789      ;
; 0.675 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.794      ;
; 0.676 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.795      ;
; 0.678 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.797      ;
; 0.679 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.798      ;
; 0.728 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.847      ;
; 0.731 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.850      ;
; 0.733 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.852      ;
; 0.736 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.855      ;
; 0.741 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.860      ;
; 0.744 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.863      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.233 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.711      ;
; 0.243 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 0.723      ;
; 0.249 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 0.729      ;
; 0.261 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.850      ; 0.735      ;
; 0.267 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.745      ;
; 0.269 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.747      ;
; 0.275 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.742      ;
; 0.281 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.759      ;
; 0.282 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.749      ;
; 0.284 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 0.749      ;
; 0.285 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.763      ;
; 0.287 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 0.759      ;
; 0.290 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.768      ;
; 0.301 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.779      ;
; 0.306 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 0.786      ;
; 0.316 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 0.799      ;
; 0.327 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.805      ;
; 0.334 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 0.817      ;
; 0.335 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 0.800      ;
; 0.336 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 0.820      ;
; 0.343 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.852      ; 0.819      ;
; 0.351 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.829      ;
; 0.352 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.830      ;
; 0.357 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.851      ; 0.832      ;
; 0.362 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.840      ;
; 0.363 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 0.843      ;
; 0.365 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.850      ; 0.839      ;
; 0.367 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.834      ;
; 0.369 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.847      ; 0.840      ;
; 0.371 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.847      ; 0.842      ;
; 0.371 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 0.836      ;
; 0.374 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.841      ;
; 0.375 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.858      ; 0.857      ;
; 0.379 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.852      ; 0.855      ;
; 0.380 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 0.849      ;
; 0.382 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.840      ; 0.846      ;
; 0.385 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 0.857      ;
; 0.386 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.853      ; 0.863      ;
; 0.388 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.851      ; 0.863      ;
; 0.389 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.856      ;
; 0.389 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.856      ;
; 0.392 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.841      ; 0.857      ;
; 0.394 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 0.879      ;
; 0.394 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.844      ; 0.862      ;
; 0.395 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 0.867      ;
; 0.396 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.853      ; 0.873      ;
; 0.397 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.839      ; 0.860      ;
; 0.399 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.866      ;
; 0.402 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.869      ;
; 0.402 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.869      ;
; 0.403 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 0.875      ;
; 0.403 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.870      ;
; 0.404 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.849      ; 0.877      ;
; 0.407 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.837      ; 0.868      ;
; 0.407 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.874      ;
; 0.409 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.849      ; 0.882      ;
; 0.410 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.877      ;
; 0.413 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.862      ; 0.899      ;
; 0.413 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.849      ; 0.886      ;
; 0.413 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.852      ; 0.889      ;
; 0.413 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.845      ; 0.882      ;
; 0.416 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 0.900      ;
; 0.417 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.858      ; 0.899      ;
; 0.418 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.862      ; 0.904      ;
; 0.418 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 0.890      ;
; 0.418 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 0.890      ;
; 0.419 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.897      ;
; 0.424 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.856      ; 0.904      ;
; 0.429 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.840      ; 0.893      ;
; 0.430 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.851      ; 0.905      ;
; 0.432 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.850      ; 0.906      ;
; 0.433 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.900      ;
; 0.434 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.901      ;
; 0.435 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 0.918      ;
; 0.435 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.858      ; 0.917      ;
; 0.435 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.857      ; 0.916      ;
; 0.436 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.839      ; 0.899      ;
; 0.437 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.915      ;
; 0.437 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 0.921      ;
; 0.438 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.850      ; 0.912      ;
; 0.439 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.853      ; 0.916      ;
; 0.442 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.839      ; 0.905      ;
; 0.443 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.859      ; 0.926      ;
; 0.445 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.854      ; 0.923      ;
; 0.447 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.914      ;
; 0.448 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.848      ; 0.920      ;
; 0.449 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.916      ;
; 0.450 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.840      ; 0.914      ;
; 0.452 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 0.936      ;
; 0.452 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 0.936      ;
; 0.456 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.843      ; 0.923      ;
; 0.457 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.840      ; 0.921      ;
; 0.458 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.850      ; 0.932      ;
; 0.459 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.861      ; 0.944      ;
; 0.459 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.860      ; 0.943      ;
; 0.460 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.858      ; 0.942      ;
; 0.460 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.840      ; 0.924      ;
; 0.462 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.852      ; 0.938      ;
; 0.465 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.849      ; 0.938      ;
; 0.466 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.851      ; 0.941      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.376 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.617      ;
; 0.406 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.652      ;
; 0.410 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.652      ;
; 0.411 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.652      ;
; 0.412 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.653      ;
; 0.412 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.653      ;
; 0.414 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.655      ;
; 0.415 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.657      ;
; 0.416 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.655      ;
; 0.417 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.665      ;
; 0.417 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.665      ;
; 0.419 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.658      ;
; 0.420 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.657      ;
; 0.420 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.659      ;
; 0.421 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.664      ;
; 0.424 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.663      ;
; 0.424 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.665      ;
; 0.425 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.668      ;
; 0.426 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.665      ;
; 0.427 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.664      ;
; 0.428 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.664      ;
; 0.428 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.671      ;
; 0.430 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.667      ;
; 0.432 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.674      ;
; 0.433 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.670      ;
; 0.434 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.670      ;
; 0.434 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.677      ;
; 0.435 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.674      ;
; 0.436 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.675      ;
; 0.436 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.678      ;
; 0.438 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.677      ;
; 0.439 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.687      ;
; 0.440 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.677      ;
; 0.441 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.677      ;
; 0.442 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.685      ;
; 0.442 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.685      ;
; 0.443 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.686      ;
; 0.450 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.686      ;
; 0.450 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.691      ;
; 0.451 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.690      ;
; 0.451 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.687      ;
; 0.455 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.703      ;
; 0.458 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.700      ;
; 0.474 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.717      ;
; 0.480 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.728      ;
; 0.496 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.742      ;
; 0.506 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.752      ;
; 0.530 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.775      ;
; 0.532 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.774      ;
; 0.535 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.776      ;
; 0.535 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.777      ;
; 0.536 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.777      ;
; 0.544 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.102      ; 0.780      ;
; 0.544 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.786      ;
; 0.545 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.789      ;
; 0.551 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.799      ;
; 0.553 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.795      ;
; 0.555 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.801      ;
; 0.556 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.804      ;
; 0.557 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.800      ;
; 0.559 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.113      ; 0.806      ;
; 0.561 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.802      ;
; 0.562 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.807      ;
; 0.564 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.809      ;
; 0.564 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.113      ; 0.811      ;
; 0.565 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.804      ;
; 0.566 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.111      ; 0.811      ;
; 0.568 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.809      ;
; 0.569 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.817      ;
; 0.570 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.818      ;
; 0.571 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.109      ; 0.814      ;
; 0.573 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.815      ;
; 0.574 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.822      ;
; 0.575 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.103      ; 0.812      ;
; 0.576 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.820      ;
; 0.578 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.222      ; 0.934      ;
; 0.579 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.820      ;
; 0.580 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.828      ;
; 0.581 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.829      ;
; 0.581 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.222      ; 0.937      ;
; 0.582 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.830      ;
; 0.582 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.824      ;
; 0.583 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.824      ;
; 0.584 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.830      ;
; 0.584 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.823      ;
; 0.587 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.826      ;
; 0.588 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.829      ;
; 0.588 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.105      ; 0.827      ;
; 0.589 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.835      ;
; 0.591 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.839      ;
; 0.593 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.108      ; 0.835      ;
; 0.593 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.841      ;
; 0.599 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.107      ; 0.840      ;
; 0.599 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.847      ;
; 0.601 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.113      ; 0.848      ;
; 0.601 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.113      ; 0.848      ;
; 0.601 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.110      ; 0.845      ;
; 0.603 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.112      ; 0.849      ;
; 0.604 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.114      ; 0.852      ;
; 0.607 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.222      ; 0.963      ;
+-------+-------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'                                                                                                ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.847 ; dds_step_count[2]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.847 ; dds_step_count[2]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.799      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.820 ; number_lines_in_ram[5] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.674      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.758 ; dds_step_count[1]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.710      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.736 ; number_lines_in_ram[4] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.590      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.726 ; number_lines_in_ram[6] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.580      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.698 ; number_lines_in_ram[9] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; -0.133     ; 1.552      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.677 ; dds_step_count[3]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.629      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.675 ; dds_step_count[10]     ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.627      ;
; -0.670 ; dds_step_count[0]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.622      ;
; -0.670 ; dds_step_count[0]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.622      ;
; -0.670 ; dds_step_count[0]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.622      ;
; -0.670 ; dds_step_count[0]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.622      ;
+--------+------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'                                                                                                 ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.049 ; number_lines_in_ram[10] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.143      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.060 ; number_lines_in_ram[11] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.154      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.094 ; dds_step_count[8]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.213      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.148 ; number_lines_in_ram[3]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.242      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.170 ; dds_step_count[4]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.289      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[9]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.189 ; dds_step_count[7]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 1.308      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.205 ; number_lines_in_ram[7]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.299      ;
; 1.207 ; number_lines_in_ram[8]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.301      ;
; 1.207 ; number_lines_in_ram[8]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.301      ;
; 1.207 ; number_lines_in_ram[8]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.301      ;
; 1.207 ; number_lines_in_ram[8]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.010     ; 1.301      ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock           ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ;
+--------+--------------+----------------+------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_system'                                                       ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                  ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_CLK~reg0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_LE~reg0             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; LED_SDI[0]~reg0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; count_serial[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_data_in[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wraddress[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wrclock         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; dds_ram_wren            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; fifo_dds_rd_clk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; fifo_dds_rd_en          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; number_lines_in_ram[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; ram_process_count[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_system ; Rise       ; write_ram_address[9]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]      ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10]   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11]   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[12]   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]    ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]                             ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]                              ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[10]|clk                         ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[11]|clk                         ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[9]|clk                          ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                        ; Clock Edge ; Target                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
; 0.037 ; 0.037        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[0]                                                ;
; 0.047 ; 0.047        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[0]|datab                                          ;
; 0.057 ; 0.057        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[1]|datad                                          ;
; 0.062 ; 0.062        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[1]                                                ;
; 0.088 ; 0.088        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|inclk[0]                                                  ;
; 0.088 ; 0.088        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|outclk                                                    ;
; 0.150 ; 0.150        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|combout                                                          ;
; 0.152 ; 0.152        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datad                                                            ;
; 0.170 ; 0.170        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|combout ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|combout ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|combout                                                          ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datad                                                            ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|inclk[0]                                                  ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0clkctrl|outclk                                                    ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datac                                                            ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[1]                                                ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datac   ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[1]|datad                                          ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|datad   ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|combout ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Fall       ; previous_operating_mode[0]                                                ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; previous_operating_mode[0]|datab                                          ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|datad   ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|datad   ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datad   ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|combout ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|q               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|q               ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|combout ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|combout ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128|datad   ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datad   ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130|datad   ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|combout ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131|datad   ;
; 0.584 ; 0.584        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129|datac   ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Rise       ; Equal9~0|datac                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_dds'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; 3.209 ; 3.439        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ;
; 3.211 ; 3.441        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 3.212 ; 3.442        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 3.213 ; 3.443        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 3.270 ; 3.454        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled                                                                                ;
; 3.274 ; 3.458        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ;
; 3.279 ; 3.509        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ;
; 3.290 ; 3.520        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ;
; 3.293 ; 3.523        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ;
; 3.294 ; 3.524        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.298 ; 3.528        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 3.300 ; 3.530        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ;
; 3.301 ; 3.531        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 3.306 ; 3.536        ; 0.230          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 3.378 ; 3.562        ; 0.184          ; Low Pulse Width ; clk_dds ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                                              ;
; 3.416 ; 3.416        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                                    ;
; 3.449 ; 3.449        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; clk_dds~input|o                                                                                              ;
; 3.450 ; 3.450        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; dds_step_to_next_freq_sampled|clk                                                                            ;
; 3.450 ; 3.450        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a37|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a24|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a26|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a29|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a31|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a38|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a40|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a41|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a45|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a47|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a50|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a59|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a5|clk1                                                   ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a62|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a63|clk1                                                  ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a6|clk1                                                   ;
; 3.452 ; 3.452        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a9|clk1                                                   ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|address_reg_b[0]|clk                                                ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a10|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a11|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a12|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a13|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a14|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a15|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a18|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a19|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a20|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a21|clk1                                                  ;
; 3.453 ; 3.453        ; 0.000          ; Low Pulse Width ; clk_dds ; Rise       ; ram1|altsyncram_component|auto_generated|ram_block1a22|clk1                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[0]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[10] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[11] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[13] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[1]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[2]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[3]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[4]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[5]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[6]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[7]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[8]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_amplitude_var[9]  ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[10] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[11] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[26] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[27] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[40] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[41] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[56] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[57] ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[17]            ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[18]            ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[20]            ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[21]            ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[22]            ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[31]            ;
; 15.743 ; 15.959       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[7]             ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[34] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[35] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[36] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[37] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[50] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[51] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[52] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[53] ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[10]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[11]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[12]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[13]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[14]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[15]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[21]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[27]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[29]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[31]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[5]             ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[19]           ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[23]           ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[25]           ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[27]           ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[7]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[9]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[24]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[26]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[28]            ;
; 15.744 ; 15.960       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[30]            ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[28]            ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[6]             ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[7]             ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[1]            ;
; 15.745 ; 15.961       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[31]           ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[19]            ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[26]            ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[2]             ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[30]            ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[3]             ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; freq_step_size_var[4]             ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[13]            ;
; 15.746 ; 15.962       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[27]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[0]  ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[16] ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[17] ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; \process_5:main_frequency_var[1]  ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[0]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[17]           ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[2]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[3]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[4]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[5]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[6]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[0]             ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[10]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[11]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[12]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[14]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[1]             ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[25]            ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[4]             ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[5]             ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[8]             ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; low_ramp_limit_var[9]             ;
; 15.748 ; 15.964       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_count[4]                     ;
; 15.751 ; 15.967       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[15]           ;
; 15.758 ; 15.974       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[11]           ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[24]           ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[26]           ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[28]           ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; high_ramp_limit_var[30]           ;
; 15.771 ; 15.987       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; main_phase_var[10]                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 1.090 ; 1.878 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 1.090 ; 1.878 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 3.605 ; 4.413 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 3.404 ; 4.246 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 3.453 ; 4.295 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 3.605 ; 4.413 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 3.584 ; 4.368 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 3.361 ; 4.146 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 0.671 ; 1.414 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 0.679 ; 1.425 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 0.733 ; 1.494 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 0.796 ; 1.569 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 1.001 ; 1.777 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 0.886 ; 1.657 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 0.838 ; 1.594 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 0.747 ; 1.511 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 0.974 ; 1.772 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 0.996 ; 1.830 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 0.901 ; 1.694 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 0.946 ; 1.731 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 1.100 ; 1.936 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 1.167 ; 2.014 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 0.973 ; 1.801 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 1.052 ; 1.879 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 2.113 ; 3.035 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 2.236 ; 3.145 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 3.149 ; 3.909 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 3.361 ; 4.146 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 3.356 ; 4.126 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 3.195 ; 3.950 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 5.489 ; 6.464 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 5.489 ; 6.464 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -2.003 ; -2.840 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -2.003 ; -2.840 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -2.014 ; -2.848 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -2.083 ; -2.924 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -2.056 ; -2.895 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.451 ; -1.181 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -0.451 ; -1.181 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -0.458 ; -1.192 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -0.510 ; -1.257 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -0.573 ; -1.331 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -0.774 ; -1.543 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -0.663 ; -1.427 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.616 ; -1.366 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -0.524 ; -1.274 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -0.742 ; -1.525 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -0.767 ; -1.582 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -0.673 ; -1.451 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -0.716 ; -1.487 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -0.866 ; -1.684 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -0.935 ; -1.770 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -0.743 ; -1.553 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -0.823 ; -1.639 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -0.931 ; -1.777 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -1.114 ; -1.962 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -1.109 ; -1.919 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -1.160 ; -1.968 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -1.298 ; -2.076 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -1.728 ; -2.481 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -2.916 ; -3.824 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -2.916 ; -3.824 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 4.094 ; 4.150 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.653 ; 3.692 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.318 ; 5.128 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.318 ; 5.128 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.930 ; 4.025 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.846 ; 3.898 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.930 ; 4.025 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 4.243 ; 4.094 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 4.243 ; 4.094 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.753 ; 2.844 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 2.005 ; 1.988 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.698 ; 2.772 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.661 ; 2.727 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.682 ; 2.750 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.574 ; 2.642 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.428 ; 2.470 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.882 ; 2.979 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.789 ; 2.866 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.595 ; 2.648 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 4.087 ; 3.927 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.453 ; 2.473 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 2.281 ; 2.279 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 4.048 ; 3.889 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.713 ; 2.793 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 2.313 ; 2.278 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 3.464 ; 3.643 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 2.216 ; 2.208 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 2.811 ; 2.870 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.662 ; 2.713 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 2.309 ; 2.340 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.712 ; 2.814 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.592 ; 2.638 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.394 ; 2.437 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.590 ; 2.637 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.404 ; 2.444 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.524 ; 2.600 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.452 ; 2.484 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.555 ; 2.624 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.441 ; 2.506 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.709 ; 2.785 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 3.034 ; 3.169 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.970 ; 3.100 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.766 ; 2.864 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.727 ; 2.822 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.850 ; 2.948 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 3.249 ; 3.454 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 3.328 ; 3.517 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 3.464 ; 3.643 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 3.092 ; 3.245 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.946 ; 3.998 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.523 ; 3.559 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.183 ; 4.989 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.183 ; 4.989 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.708 ; 3.755 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.708 ; 3.755 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.789 ; 3.877 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 1.702 ; 1.684 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 3.912 ; 3.757 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.420 ; 2.505 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 1.702 ; 1.684 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.367 ; 2.436 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.332 ; 2.393 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.352 ; 2.415 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.249 ; 2.312 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.108 ; 2.146 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.544 ; 2.635 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.455 ; 2.526 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.269 ; 2.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.762 ; 3.598 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.136 ; 2.153 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 1.971 ; 1.966 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 3.725 ; 3.562 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.382 ; 2.456 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 1.996 ; 1.964 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 1.909 ; 1.899 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 1.909 ; 1.899 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 2.480 ; 2.534 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.337 ; 2.383 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 1.995 ; 2.023 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.381 ; 2.476 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.266 ; 2.308 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.076 ; 2.115 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.264 ; 2.306 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.085 ; 2.122 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.201 ; 2.271 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.131 ; 2.159 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.230 ; 2.295 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.121 ; 2.181 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.378 ; 2.450 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.690 ; 2.817 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.628 ; 2.750 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.433 ; 2.525 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.395 ; 2.485 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.514 ; 2.606 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.897 ; 3.091 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.973 ; 3.152 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 3.103 ; 3.273 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.746 ; 2.890 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.662 ; 4.588 ; 5.504 ; 5.430 ;
; add_in[0]      ; dds_bus_out[1] ; 4.501 ; 4.427 ; 5.343 ; 5.269 ;
; add_in[0]      ; tx_enable[0]   ; 4.615 ; 4.626 ; 5.464 ; 5.468 ;
; add_in[0]      ; tx_enable[1]   ; 4.581 ; 4.584 ; 5.430 ; 5.426 ;
; add_in[1]      ; dds_bus_out[0] ; 4.711 ; 4.637 ; 5.553 ; 5.479 ;
; add_in[1]      ; dds_bus_out[1] ; 4.550 ; 4.476 ; 5.392 ; 5.318 ;
; add_in[1]      ; tx_enable[0]   ; 4.654 ; 4.675 ; 5.498 ; 5.517 ;
; add_in[1]      ; tx_enable[1]   ; 4.620 ; 4.633 ; 5.464 ; 5.475 ;
; add_in[2]      ; dds_bus_out[0] ; 4.863 ; 4.789 ; 5.671 ; 5.597 ;
; add_in[2]      ; dds_bus_out[1] ; 4.702 ; 4.628 ; 5.510 ; 5.436 ;
; add_in[2]      ; tx_enable[0]   ; 4.797 ; 4.827 ; 5.632 ; 5.635 ;
; add_in[2]      ; tx_enable[1]   ; 4.763 ; 4.785 ; 5.598 ; 5.593 ;
; add_in[3]      ; dds_bus_out[0] ; 4.842 ; 4.768 ; 5.626 ; 5.552 ;
; add_in[3]      ; dds_bus_out[1] ; 4.681 ; 4.607 ; 5.465 ; 5.391 ;
; add_in[3]      ; tx_enable[0]   ; 4.745 ; 4.806 ; 5.605 ; 5.590 ;
; add_in[3]      ; tx_enable[1]   ; 4.711 ; 4.764 ; 5.571 ; 5.548 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.407 ; 4.333 ; 5.167 ; 5.093 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.246 ; 4.172 ; 5.006 ; 4.932 ;
; dds_bus_in[28] ; tx_enable[0]   ; 4.364 ; 4.371 ; 5.105 ; 5.131 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.330 ; 4.329 ; 5.071 ; 5.089 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.619 ; 4.545 ; 5.404 ; 5.330 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.458 ; 4.384 ; 5.243 ; 5.169 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.563 ; 4.583 ; 5.344 ; 5.368 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.529 ; 4.541 ; 5.310 ; 5.326 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.614 ; 4.540 ; 5.384 ; 5.310 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.453 ; 4.379 ; 5.223 ; 5.149 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.561 ; 4.578 ; 5.313 ; 5.348 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.527 ; 4.536 ; 5.279 ; 5.306 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.453 ; 4.379 ; 5.208 ; 5.134 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.292 ; 4.218 ; 5.047 ; 4.973 ;
; dds_bus_in[31] ; tx_enable[0]   ; 4.397 ; 4.417 ; 5.159 ; 5.172 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.363 ; 4.375 ; 5.125 ; 5.130 ;
+----------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.435 ; 4.361 ; 5.272 ; 5.198 ;
; add_in[0]      ; dds_bus_out[1] ; 4.296 ; 4.222 ; 5.133 ; 5.059 ;
; add_in[0]      ; tx_enable[0]   ; 4.454 ; 4.463 ; 5.291 ; 5.293 ;
; add_in[0]      ; tx_enable[1]   ; 4.421 ; 4.423 ; 5.258 ; 5.253 ;
; add_in[1]      ; dds_bus_out[0] ; 4.446 ; 4.372 ; 5.280 ; 5.206 ;
; add_in[1]      ; dds_bus_out[1] ; 4.307 ; 4.233 ; 5.141 ; 5.067 ;
; add_in[1]      ; tx_enable[0]   ; 4.465 ; 4.479 ; 5.299 ; 5.310 ;
; add_in[1]      ; tx_enable[1]   ; 4.432 ; 4.439 ; 5.266 ; 5.270 ;
; add_in[2]      ; dds_bus_out[0] ; 4.556 ; 4.482 ; 5.397 ; 5.323 ;
; add_in[2]      ; dds_bus_out[1] ; 4.417 ; 4.343 ; 5.258 ; 5.184 ;
; add_in[2]      ; tx_enable[0]   ; 4.575 ; 4.599 ; 5.416 ; 5.412 ;
; add_in[2]      ; tx_enable[1]   ; 4.542 ; 4.559 ; 5.383 ; 5.372 ;
; add_in[3]      ; dds_bus_out[0] ; 4.529 ; 4.455 ; 5.368 ; 5.294 ;
; add_in[3]      ; dds_bus_out[1] ; 4.390 ; 4.316 ; 5.229 ; 5.155 ;
; add_in[3]      ; tx_enable[0]   ; 4.548 ; 4.592 ; 5.387 ; 5.359 ;
; add_in[3]      ; tx_enable[1]   ; 4.515 ; 4.552 ; 5.354 ; 5.319 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.194 ; 4.120 ; 4.927 ; 4.853 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.055 ; 3.981 ; 4.788 ; 4.714 ;
; dds_bus_in[28] ; tx_enable[0]   ; 4.213 ; 4.217 ; 4.946 ; 4.969 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.180 ; 4.177 ; 4.913 ; 4.929 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.358 ; 4.284 ; 5.131 ; 5.057 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.219 ; 4.145 ; 4.992 ; 4.918 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.377 ; 4.393 ; 5.150 ; 5.165 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.344 ; 4.353 ; 5.117 ; 5.125 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.358 ; 4.284 ; 5.101 ; 5.027 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.219 ; 4.145 ; 4.962 ; 4.888 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.377 ; 4.380 ; 5.120 ; 5.143 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.344 ; 4.340 ; 5.087 ; 5.103 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.201 ; 4.127 ; 4.954 ; 4.880 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.062 ; 3.988 ; 4.815 ; 4.741 ;
; dds_bus_in[31] ; tx_enable[0]   ; 4.220 ; 4.228 ; 4.973 ; 4.974 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.187 ; 4.188 ; 4.940 ; 4.934 ;
+----------------+----------------+-------+-------+-------+-------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                              ; -10.938   ; -0.356 ; -3.134   ; 1.049   ; -3.201              ;
;  clk_dds                                                                                      ; -3.331    ; 0.376  ; N/A      ; N/A     ; 3.209               ;
;  clk_system                                                                                   ; -2.751    ; 0.051  ; N/A      ; N/A     ; -1.487              ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -10.938   ; 0.145  ; N/A      ; N/A     ; -0.435              ;
;  dds_ram_wrclock                                                                              ; -2.698    ; 0.233  ; N/A      ; N/A     ; -3.201              ;
;  dds_step_to_next_freq_sampled                                                                ; -1.655    ; 0.195  ; -3.134   ; 1.049   ; -1.487              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -8.088    ; -0.356 ; N/A      ; N/A     ; 15.637              ;
; Design-wide TNS                                                                               ; -5761.864 ; -0.356 ; -37.608  ; 0.0     ; -740.891            ;
;  clk_dds                                                                                      ; -176.970  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_system                                                                                   ; -133.709  ; 0.000  ; N/A      ; N/A     ; -105.577            ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -21.020   ; 0.000  ; N/A      ; N/A     ; -2.878              ;
;  dds_ram_wrclock                                                                              ; -417.693  ; 0.000  ; N/A      ; N/A     ; -614.592            ;
;  dds_step_to_next_freq_sampled                                                                ; -13.442   ; 0.000  ; -37.608  ; 0.000   ; -17.844             ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -4999.030 ; -0.356 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; 2.408  ; 2.644  ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; 2.408  ; 2.644  ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; 8.397  ; 8.666  ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; 7.886  ; 8.231  ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; 8.053  ; 8.366  ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; 8.397  ; 8.666  ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; 8.272  ; 8.631  ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; 7.876  ; 8.093  ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; 1.702  ; 1.946  ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; 1.731  ; 1.971  ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; 1.817  ; 2.084  ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; 1.949  ; 2.227  ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; 2.447  ; 2.716  ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; 2.156  ; 2.464  ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; 2.083  ; 2.369  ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; 1.850  ; 2.126  ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; 2.364  ; 2.601  ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; 2.351  ; 2.710  ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; 2.219  ; 2.491  ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; 2.260  ; 2.526  ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; 2.609  ; 2.916  ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; 2.720  ; 3.114  ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; 2.281  ; 2.660  ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; 2.505  ; 2.894  ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; 5.056  ; 5.303  ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; 5.340  ; 5.691  ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; 7.387  ; 7.603  ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; 7.876  ; 8.093  ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; 7.867  ; 8.042  ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; 7.485  ; 7.708  ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; 12.173 ; 12.349 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; 12.173 ; 12.349 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; dds_bus_in[*]   ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
;  dds_bus_in[25] ; clk_dds    ; -0.870 ; -1.644 ; Rise       ; clk_dds                                         ;
; add_in[*]       ; clk_system ; -2.003 ; -2.840 ; Rise       ; clk_system                                      ;
;  add_in[0]      ; clk_system ; -2.003 ; -2.840 ; Rise       ; clk_system                                      ;
;  add_in[1]      ; clk_system ; -2.014 ; -2.848 ; Rise       ; clk_system                                      ;
;  add_in[2]      ; clk_system ; -2.083 ; -2.924 ; Rise       ; clk_system                                      ;
;  add_in[3]      ; clk_system ; -2.056 ; -2.895 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_system ; -0.451 ; -1.129 ; Rise       ; clk_system                                      ;
;  dds_bus_in[0]  ; clk_system ; -0.451 ; -1.129 ; Rise       ; clk_system                                      ;
;  dds_bus_in[1]  ; clk_system ; -0.458 ; -1.152 ; Rise       ; clk_system                                      ;
;  dds_bus_in[2]  ; clk_system ; -0.510 ; -1.251 ; Rise       ; clk_system                                      ;
;  dds_bus_in[3]  ; clk_system ; -0.573 ; -1.331 ; Rise       ; clk_system                                      ;
;  dds_bus_in[4]  ; clk_system ; -0.774 ; -1.543 ; Rise       ; clk_system                                      ;
;  dds_bus_in[5]  ; clk_system ; -0.663 ; -1.427 ; Rise       ; clk_system                                      ;
;  dds_bus_in[6]  ; clk_system ; -0.616 ; -1.366 ; Rise       ; clk_system                                      ;
;  dds_bus_in[7]  ; clk_system ; -0.524 ; -1.274 ; Rise       ; clk_system                                      ;
;  dds_bus_in[8]  ; clk_system ; -0.742 ; -1.525 ; Rise       ; clk_system                                      ;
;  dds_bus_in[9]  ; clk_system ; -0.767 ; -1.582 ; Rise       ; clk_system                                      ;
;  dds_bus_in[10] ; clk_system ; -0.673 ; -1.451 ; Rise       ; clk_system                                      ;
;  dds_bus_in[11] ; clk_system ; -0.716 ; -1.487 ; Rise       ; clk_system                                      ;
;  dds_bus_in[12] ; clk_system ; -0.866 ; -1.684 ; Rise       ; clk_system                                      ;
;  dds_bus_in[13] ; clk_system ; -0.935 ; -1.770 ; Rise       ; clk_system                                      ;
;  dds_bus_in[14] ; clk_system ; -0.743 ; -1.553 ; Rise       ; clk_system                                      ;
;  dds_bus_in[15] ; clk_system ; -0.823 ; -1.639 ; Rise       ; clk_system                                      ;
;  dds_bus_in[26] ; clk_system ; -0.931 ; -1.777 ; Rise       ; clk_system                                      ;
;  dds_bus_in[27] ; clk_system ; -1.114 ; -1.962 ; Rise       ; clk_system                                      ;
;  dds_bus_in[28] ; clk_system ; -1.109 ; -1.919 ; Rise       ; clk_system                                      ;
;  dds_bus_in[29] ; clk_system ; -1.160 ; -1.968 ; Rise       ; clk_system                                      ;
;  dds_bus_in[30] ; clk_system ; -1.298 ; -2.076 ; Rise       ; clk_system                                      ;
;  dds_bus_in[31] ; clk_system ; -1.728 ; -2.481 ; Rise       ; clk_system                                      ;
; dds_bus_in[*]   ; clk_dds    ; -2.916 ; -3.824 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_bus_in[24] ; clk_dds    ; -2.916 ; -3.824 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 8.822  ; 8.407 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 7.708  ; 7.531 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 10.215 ; 9.656 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 10.215 ; 9.656 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 8.289  ; 8.123 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 8.209  ; 7.977 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 8.289  ; 8.123 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 8.282  ; 7.656 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 8.282  ; 7.656 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 6.185  ; 5.905 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 4.395  ; 4.230 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 5.964  ; 5.717 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 5.884  ; 5.626 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 5.921  ; 5.668 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 5.812  ; 5.518 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 5.426  ; 5.186 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 6.526  ; 6.170 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 6.366  ; 5.987 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 5.894  ; 5.550 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 8.007  ; 7.363 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 5.518  ; 5.255 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 5.100  ; 4.853 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 7.911  ; 7.274 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 5.994  ; 5.773 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 4.847  ; 4.969 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 7.881  ; 7.440 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 4.904  ; 4.727 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 6.317  ; 5.976 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 5.951  ; 5.682 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 5.140  ; 4.938 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 5.851  ; 5.699 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 5.843  ; 5.526 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 5.277  ; 5.116 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 5.774  ; 5.487 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 5.302  ; 5.115 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 5.498  ; 5.345 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 5.483  ; 5.219 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 5.672  ; 5.451 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 5.349  ; 5.239 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 5.994  ; 5.729 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 6.789  ; 6.522 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 6.661  ; 6.409 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 6.099  ; 5.905 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 6.067  ; 5.845 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 6.418  ; 6.125 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 7.148  ; 6.946 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 7.476  ; 7.221 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 7.881  ; 7.440 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 6.884  ; 6.637 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; LED_CLK          ; clk_system ; 3.946 ; 3.998 ; Rise       ; clk_system                                      ;
; LED_LE           ; clk_system ; 3.523 ; 3.559 ; Rise       ; clk_system                                      ;
; LED_SDI[*]       ; clk_system ; 5.183 ; 4.989 ; Rise       ; clk_system                                      ;
;  LED_SDI[0]      ; clk_system ; 5.183 ; 4.989 ; Rise       ; clk_system                                      ;
; dds_bus_out[*]   ; clk_system ; 3.708 ; 3.755 ; Rise       ; clk_system                                      ;
;  dds_bus_out[0]  ; clk_system ; 3.708 ; 3.755 ; Rise       ; clk_system                                      ;
;  dds_bus_out[1]  ; clk_system ; 3.789 ; 3.877 ; Rise       ; clk_system                                      ;
; dac_out[*]       ; clk_dds    ; 1.702 ; 1.684 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[0]      ; clk_dds    ; 3.912 ; 3.757 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[1]      ; clk_dds    ; 2.420 ; 2.505 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[2]      ; clk_dds    ; 1.702 ; 1.684 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[3]      ; clk_dds    ; 2.367 ; 2.436 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[4]      ; clk_dds    ; 2.332 ; 2.393 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[5]      ; clk_dds    ; 2.352 ; 2.415 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[6]      ; clk_dds    ; 2.249 ; 2.312 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[7]      ; clk_dds    ; 2.108 ; 2.146 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[8]      ; clk_dds    ; 2.544 ; 2.635 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[9]      ; clk_dds    ; 2.455 ; 2.526 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[10]     ; clk_dds    ; 2.269 ; 2.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[11]     ; clk_dds    ; 3.762 ; 3.598 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[12]     ; clk_dds    ; 2.136 ; 2.153 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dac_out[13]     ; clk_dds    ; 1.971 ; 1.966 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dac_wr_pin       ; clk_dds    ; 3.725 ; 3.562 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_io_update    ; clk_dds    ; 2.382 ; 2.456 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_master_reset ; clk_dds    ; 1.996 ; 1.964 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dds_port[*]      ; clk_dds    ; 1.909 ; 1.899 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[2]     ; clk_dds    ; 1.909 ; 1.899 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[8]     ; clk_dds    ; 2.480 ; 2.534 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[9]     ; clk_dds    ; 2.337 ; 2.383 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[10]    ; clk_dds    ; 1.995 ; 2.023 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[11]    ; clk_dds    ; 2.381 ; 2.476 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[12]    ; clk_dds    ; 2.266 ; 2.308 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[13]    ; clk_dds    ; 2.076 ; 2.115 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[16]    ; clk_dds    ; 2.264 ; 2.306 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[17]    ; clk_dds    ; 2.085 ; 2.122 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[18]    ; clk_dds    ; 2.201 ; 2.271 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[19]    ; clk_dds    ; 2.131 ; 2.159 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[20]    ; clk_dds    ; 2.230 ; 2.295 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[21]    ; clk_dds    ; 2.121 ; 2.181 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[22]    ; clk_dds    ; 2.378 ; 2.450 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[23]    ; clk_dds    ; 2.690 ; 2.817 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[24]    ; clk_dds    ; 2.628 ; 2.750 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[25]    ; clk_dds    ; 2.433 ; 2.525 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[26]    ; clk_dds    ; 2.395 ; 2.485 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[27]    ; clk_dds    ; 2.514 ; 2.606 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[28]    ; clk_dds    ; 2.897 ; 3.091 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[29]    ; clk_dds    ; 2.973 ; 3.152 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[30]    ; clk_dds    ; 3.103 ; 3.273 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  dds_port[31]    ; clk_dds    ; 2.746 ; 2.890 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+----------------+----------------+--------+--------+--------+--------+
; Input Port     ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+----------------+----------------+--------+--------+--------+--------+
; add_in[0]      ; dds_bus_out[0] ; 10.019 ; 9.849  ; 10.364 ; 10.194 ;
; add_in[0]      ; dds_bus_out[1] ; 9.674  ; 9.504  ; 10.019 ; 9.849  ;
; add_in[0]      ; tx_enable[0]   ; 10.018 ; 9.773  ; 10.363 ; 10.111 ;
; add_in[0]      ; tx_enable[1]   ; 9.953  ; 9.699  ; 10.298 ; 10.037 ;
; add_in[1]      ; dds_bus_out[0] ; 10.186 ; 10.016 ; 10.499 ; 10.329 ;
; add_in[1]      ; dds_bus_out[1] ; 9.841  ; 9.671  ; 10.154 ; 9.984  ;
; add_in[1]      ; tx_enable[0]   ; 10.185 ; 10.000 ; 10.498 ; 10.291 ;
; add_in[1]      ; tx_enable[1]   ; 10.120 ; 9.926  ; 10.433 ; 10.217 ;
; add_in[2]      ; dds_bus_out[0] ; 10.530 ; 10.360 ; 10.799 ; 10.629 ;
; add_in[2]      ; dds_bus_out[1] ; 10.185 ; 10.015 ; 10.454 ; 10.284 ;
; add_in[2]      ; tx_enable[0]   ; 10.529 ; 10.329 ; 10.798 ; 10.522 ;
; add_in[2]      ; tx_enable[1]   ; 10.464 ; 10.255 ; 10.733 ; 10.448 ;
; add_in[3]      ; dds_bus_out[0] ; 10.405 ; 10.235 ; 10.764 ; 10.594 ;
; add_in[3]      ; dds_bus_out[1] ; 10.070 ; 9.900  ; 10.419 ; 10.249 ;
; add_in[3]      ; tx_enable[0]   ; 10.404 ; 10.253 ; 10.763 ; 10.445 ;
; add_in[3]      ; tx_enable[1]   ; 10.339 ; 10.179 ; 10.698 ; 10.371 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 9.520  ; 9.350  ; 9.736  ; 9.566  ;
; dds_bus_in[28] ; dds_bus_out[1] ; 9.175  ; 9.005  ; 9.391  ; 9.221  ;
; dds_bus_in[28] ; tx_enable[0]   ; 9.519  ; 9.274  ; 9.735  ; 9.533  ;
; dds_bus_in[28] ; tx_enable[1]   ; 9.454  ; 9.200  ; 9.670  ; 9.459  ;
; dds_bus_in[29] ; dds_bus_out[0] ; 10.009 ; 9.839  ; 10.226 ; 10.056 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 9.664  ; 9.494  ; 9.881  ; 9.711  ;
; dds_bus_in[29] ; tx_enable[0]   ; 10.008 ; 9.820  ; 10.225 ; 10.018 ;
; dds_bus_in[29] ; tx_enable[1]   ; 9.943  ; 9.746  ; 10.160 ; 9.944  ;
; dds_bus_in[30] ; dds_bus_out[0] ; 10.000 ; 9.830  ; 10.175 ; 10.005 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 9.655  ; 9.485  ; 9.830  ; 9.660  ;
; dds_bus_in[30] ; tx_enable[0]   ; 9.999  ; 9.744  ; 10.174 ; 9.962  ;
; dds_bus_in[30] ; tx_enable[1]   ; 9.934  ; 9.670  ; 10.109 ; 9.888  ;
; dds_bus_in[31] ; dds_bus_out[0] ; 9.618  ; 9.448  ; 9.841  ; 9.671  ;
; dds_bus_in[31] ; dds_bus_out[1] ; 9.273  ; 9.103  ; 9.496  ; 9.326  ;
; dds_bus_in[31] ; tx_enable[0]   ; 9.617  ; 9.362  ; 9.840  ; 9.578  ;
; dds_bus_in[31] ; tx_enable[1]   ; 9.552  ; 9.288  ; 9.775  ; 9.504  ;
+----------------+----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+----------------+----------------+-------+-------+-------+-------+
; Input Port     ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+----------------+----------------+-------+-------+-------+-------+
; add_in[0]      ; dds_bus_out[0] ; 4.435 ; 4.361 ; 5.272 ; 5.198 ;
; add_in[0]      ; dds_bus_out[1] ; 4.296 ; 4.222 ; 5.133 ; 5.059 ;
; add_in[0]      ; tx_enable[0]   ; 4.454 ; 4.463 ; 5.291 ; 5.293 ;
; add_in[0]      ; tx_enable[1]   ; 4.421 ; 4.423 ; 5.258 ; 5.253 ;
; add_in[1]      ; dds_bus_out[0] ; 4.446 ; 4.372 ; 5.280 ; 5.206 ;
; add_in[1]      ; dds_bus_out[1] ; 4.307 ; 4.233 ; 5.141 ; 5.067 ;
; add_in[1]      ; tx_enable[0]   ; 4.465 ; 4.479 ; 5.299 ; 5.310 ;
; add_in[1]      ; tx_enable[1]   ; 4.432 ; 4.439 ; 5.266 ; 5.270 ;
; add_in[2]      ; dds_bus_out[0] ; 4.556 ; 4.482 ; 5.397 ; 5.323 ;
; add_in[2]      ; dds_bus_out[1] ; 4.417 ; 4.343 ; 5.258 ; 5.184 ;
; add_in[2]      ; tx_enable[0]   ; 4.575 ; 4.599 ; 5.416 ; 5.412 ;
; add_in[2]      ; tx_enable[1]   ; 4.542 ; 4.559 ; 5.383 ; 5.372 ;
; add_in[3]      ; dds_bus_out[0] ; 4.529 ; 4.455 ; 5.368 ; 5.294 ;
; add_in[3]      ; dds_bus_out[1] ; 4.390 ; 4.316 ; 5.229 ; 5.155 ;
; add_in[3]      ; tx_enable[0]   ; 4.548 ; 4.592 ; 5.387 ; 5.359 ;
; add_in[3]      ; tx_enable[1]   ; 4.515 ; 4.552 ; 5.354 ; 5.319 ;
; dds_bus_in[28] ; dds_bus_out[0] ; 4.194 ; 4.120 ; 4.927 ; 4.853 ;
; dds_bus_in[28] ; dds_bus_out[1] ; 4.055 ; 3.981 ; 4.788 ; 4.714 ;
; dds_bus_in[28] ; tx_enable[0]   ; 4.213 ; 4.217 ; 4.946 ; 4.969 ;
; dds_bus_in[28] ; tx_enable[1]   ; 4.180 ; 4.177 ; 4.913 ; 4.929 ;
; dds_bus_in[29] ; dds_bus_out[0] ; 4.358 ; 4.284 ; 5.131 ; 5.057 ;
; dds_bus_in[29] ; dds_bus_out[1] ; 4.219 ; 4.145 ; 4.992 ; 4.918 ;
; dds_bus_in[29] ; tx_enable[0]   ; 4.377 ; 4.393 ; 5.150 ; 5.165 ;
; dds_bus_in[29] ; tx_enable[1]   ; 4.344 ; 4.353 ; 5.117 ; 5.125 ;
; dds_bus_in[30] ; dds_bus_out[0] ; 4.358 ; 4.284 ; 5.101 ; 5.027 ;
; dds_bus_in[30] ; dds_bus_out[1] ; 4.219 ; 4.145 ; 4.962 ; 4.888 ;
; dds_bus_in[30] ; tx_enable[0]   ; 4.377 ; 4.380 ; 5.120 ; 5.143 ;
; dds_bus_in[30] ; tx_enable[1]   ; 4.344 ; 4.340 ; 5.087 ; 5.103 ;
; dds_bus_in[31] ; dds_bus_out[0] ; 4.201 ; 4.127 ; 4.954 ; 4.880 ;
; dds_bus_in[31] ; dds_bus_out[1] ; 4.062 ; 3.988 ; 4.815 ; 4.741 ;
; dds_bus_in[31] ; tx_enable[0]   ; 4.220 ; 4.228 ; 4.973 ; 4.974 ;
; dds_bus_in[31] ; tx_enable[1]   ; 4.187 ; 4.188 ; 4.940 ; 4.934 ;
+----------------+----------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; external_trigger        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 477      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; clk_system                                                                                   ; 3        ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 79443    ; 0        ; 51049    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 21399    ; 21399    ; 12945    ; 12945    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31138    ; 0        ; 7194     ; 19203    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 477      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; clk_system                                                                                   ; 3        ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 79443    ; 0        ; 51049    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 21399    ; 21399    ; 12945    ; 12945    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31138    ; 0        ; 7194     ; 19203    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_system                    ; dds_step_to_next_freq_sampled ; 108      ; 0        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 144      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                         ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_system                    ; dds_step_to_next_freq_sampled ; 108      ; 0        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 144      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 467   ; 467  ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Jun 13 17:54:10 2016
Info: Command: quartus_sta DDS_RIKEN -c DDS_RIKEN
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name clk_dds clk_dds
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.938             -21.020 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -8.088           -4999.030 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.331            -176.970 clk_dds 
    Info (332119):    -2.751            -133.709 clk_system 
    Info (332119):    -2.698            -417.693 dds_ram_wrclock 
    Info (332119):    -1.655             -13.442 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.266              -0.266 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.346               0.000 dds_ram_wrclock 
    Info (332119):     0.428               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     0.453               0.000 clk_system 
    Info (332119):     0.466               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.705               0.000 clk_dds 
Info (332146): Worst-case recovery slack is -3.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.134             -37.608 dds_step_to_next_freq_sampled 
Info (332146): Worst-case removal slack is 2.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.592               0.000 dds_step_to_next_freq_sampled 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -105.577 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.286              -2.394 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.528               0.000 clk_dds 
    Info (332119):    15.658               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.439             -20.019 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -7.410           -4497.926 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.038            -159.473 clk_dds 
    Info (332119):    -2.544            -393.927 dds_ram_wrclock 
    Info (332119):    -2.504            -121.295 clk_system 
    Info (332119):    -1.365             -10.986 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.356              -0.356 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.395               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     0.403               0.000 clk_system 
    Info (332119):     0.408               0.000 dds_ram_wrclock 
    Info (332119):     0.418               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.633               0.000 clk_dds 
Info (332146): Worst-case recovery slack is -2.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.851             -34.212 dds_step_to_next_freq_sampled 
Info (332146): Worst-case removal slack is 2.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.361               0.000 dds_step_to_next_freq_sampled 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -105.577 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.435              -2.878 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.452               0.000 clk_dds 
    Info (332119):    15.637               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~128  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~129  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~130  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~131  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.350              -8.250 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -3.577           -2185.592 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.137             -50.145 clk_dds 
    Info (332119):    -0.749            -102.467 dds_ram_wrclock 
    Info (332119):    -0.670             -20.931 clk_system 
    Info (332119):    -0.167              -0.435 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.051               0.000 clk_system 
    Info (332119):     0.145               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     0.195               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.233               0.000 dds_ram_wrclock 
    Info (332119):     0.376               0.000 clk_dds 
Info (332146): Worst-case recovery slack is -0.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.847             -10.164 dds_step_to_next_freq_sampled 
Info (332146): Worst-case removal slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 dds_step_to_next_freq_sampled 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -192.000 dds_ram_wrclock 
    Info (332119):    -1.000             -71.000 clk_system 
    Info (332119):    -1.000             -12.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.037               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.209               0.000 clk_dds 
    Info (332119):    15.743               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 746 megabytes
    Info: Processing ended: Mon Jun 13 17:54:20 2016
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


