Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: hcsr04_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hcsr04_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hcsr04_test"
Output Format                      : NGC
Target Device                      : xc3s200a-4-vq100

---- Source Options
Top Module Name                    : hcsr04_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/Common.vhd" in Library work.
Architecture commonpckg of Entity commonpckg is up to date.
Compiling vhdl file "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/hcsr04.vhd" in Library work.
Package <hcsr04pckg> compiled.
Entity <hcsr04> compiled.
Entity <hcsr04> (Architecture <arch>) compiled.
Compiling vhdl file "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" in Library work.
Architecture leddigitspckg of Entity leddigitspckg is up to date.
Architecture arch of Entity leddigitsdisplay is up to date.
Architecture arch of Entity ledhexdisplay is up to date.
Architecture arch of Entity leddigitstest is up to date.
Compiling vhdl file "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" in Library work.
Architecture behavioral of Entity hcsr04_test is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hcsr04_test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Hcsr04> in library <work> (architecture <arch>) with generics.
	FREQ_G = 12.000000
	SENSE_FREQ_G = 20.000000

Analyzing hierarchy for entity <LedHexDisplay> in library <work> (architecture <arch>) with generics.
	FREQ_G = 12.000000
	UPDATE_FREQ_G = 1.000000

Analyzing hierarchy for entity <LedDigitsDisplay> in library <work> (architecture <arch>) with generics.
	FREQ_G = 12.000000
	UPDATE_FREQ_G = 1.000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hcsr04_test> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 46: Unconnected output port 'clear_o' of component 'Hcsr04'.
WARNING:Xst:753 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 46: Unconnected output port 'done_o' of component 'Hcsr04'.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit1_i' of component 'LedHexDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit2_i' of component 'LedHexDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit3_i' of component 'LedHexDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit4_i' of component 'LedHexDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit5_i' of component 'LedHexDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit6_i' of component 'LedHexDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit7_i' of component 'LedHexDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd" line 58: Unconnected input port 'hexDigit8_i' of component 'LedHexDisplay' is tied to default value.
Entity <hcsr04_test> analyzed. Unit <hcsr04_test> generated.

Analyzing generic Entity <Hcsr04> in library <work> (Architecture <arch>).
	FREQ_G = 12.000000
	SENSE_FREQ_G = 20.000000
Entity <Hcsr04> analyzed. Unit <Hcsr04> generated.

Analyzing generic Entity <LedHexDisplay> in library <work> (Architecture <arch>).
	FREQ_G = 12.000000
	UPDATE_FREQ_G = 1.000000
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit1_i' of component 'LedDigitsDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit2_i' of component 'LedDigitsDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit3_i' of component 'LedDigitsDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit4_i' of component 'LedDigitsDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit5_i' of component 'LedDigitsDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit6_i' of component 'LedDigitsDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit7_i' of component 'LedDigitsDisplay' is tied to default value.
WARNING:Xst:752 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 346: Unconnected input port 'ledDigit8_i' of component 'LedDigitsDisplay' is tied to default value.
Entity <LedHexDisplay> analyzed. Unit <LedHexDisplay> generated.

Analyzing generic Entity <LedDigitsDisplay> in library <work> (Architecture <arch>).
	FREQ_G = 12.000000
	UPDATE_FREQ_G = 1.000000
WARNING:Xst:790 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd" line 279: Index value(s) does not match array range, simulation mismatch.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[0].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[0].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[0].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[0].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[1].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[1].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[1].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[1].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[2].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[2].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[2].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[2].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[3].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[3].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[3].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[3].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[4].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[4].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[4].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[4].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[5].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[5].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[5].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[5].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[6].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[6].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[6].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[6].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ObuftLoop[7].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "DRIVE =  24" for instance <ObuftLoop[7].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ObuftLoop[7].UObuft> in unit <LedDigitsDisplay>.
    Set user-defined property "SLEW =  SLOW" for instance <ObuftLoop[7].UObuft> in unit <LedDigitsDisplay>.
Entity <LedDigitsDisplay> analyzed. Unit <LedDigitsDisplay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Hcsr04>.
    Related source file is "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/hcsr04.vhd".
    Found 1-bit register for signal <done_o>.
    Found 1-bit register for signal <clear_o>.
    Found 32-bit register for signal <dist_o>.
    Found 1-bit register for signal <trig_o>.
    Found 20-bit comparator less for signal <clear_o$cmp_lt0000> created at line 107.
    Found 20-bit comparator greatequal for signal <dist_o$cmp_ge0000> created at line 107.
    Found 32-bit 4-to-1 multiplexer for signal <dist_o$mux0002>.
    Found 20-bit up counter for signal <dist_r>.
    Found 20-bit comparator less for signal <dist_r$cmp_lt0000> created at line 98.
    Found 20-bit up counter for signal <timer_r>.
    Summary:
	inferred   2 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <Hcsr04> synthesized.


Synthesizing Unit <LedDigitsDisplay>.
    Related source file is "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd".
    Found 1-bit 7-to-1 multiplexer for signal <cathodes_s$mux0000> created at line 279.
    Found 1-bit 7-to-1 multiplexer for signal <cathodes_s$mux0001> created at line 279.
    Found 1-bit 7-to-1 multiplexer for signal <cathodes_s$mux0002> created at line 279.
    Found 1-bit 7-to-1 multiplexer for signal <cathodes_s$mux0003> created at line 279.
    Found 1-bit 7-to-1 multiplexer for signal <cathodes_s$mux0004> created at line 279.
    Found 1-bit 7-to-1 multiplexer for signal <cathodes_s$mux0005> created at line 279.
    Found 1-bit 7-to-1 multiplexer for signal <cathodes_s$mux0006> created at line 279.
    Found 8-bit register for signal <digitShf_r>.
    Found 3-bit adder for signal <j$addsub0000> created at line 282.
    Found 3-bit adder for signal <j$addsub0001> created at line 282.
    Found 3-bit adder for signal <j$addsub0002> created at line 282.
    Found 3-bit adder for signal <j$addsub0003> created at line 282.
    Found 3-bit adder for signal <j$addsub0004> created at line 282.
    Found 3-bit adder for signal <j$addsub0005> created at line 282.
    Found 3-bit down counter for signal <segCntr_v>.
    Found 8-bit register for signal <segShf_r>.
    Found 8-bit down counter for signal <segTimer_v>.
    Summary:
	inferred   2 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
Unit <LedDigitsDisplay> synthesized.


Synthesizing Unit <LedHexDisplay>.
    Related source file is "C:/xesscorp/PRODUCTS/XuLA/FPGA/XuLA_lib/LedDigits.vhd".
    Found 16x7-bit ROM for signal <ledDigit_o6$mux0001>.
    Found 16x7-bit ROM for signal <ledDigit_o5$mux0001>.
    Found 16x7-bit ROM for signal <ledDigit_o4$mux0001>.
    Found 16x7-bit ROM for signal <ledDigit_o3$mux0001>.
    Found 16x7-bit ROM for signal <ledDigit_o$mux0001>.
    Found 16x7-bit ROM for signal <ledDigit_o2$mux0001>.
    Found 16x7-bit ROM for signal <ledDigit_o1$mux0001>.
    Found 16x7-bit ROM for signal <ledDigit_o0$mux0001>.
    Summary:
	inferred   8 ROM(s).
Unit <LedHexDisplay> synthesized.


Synthesizing Unit <hcsr04_test>.
    Related source file is "C:/xesscorp/PRODUCTS/XuLA/FPGA/200/hcsr04_test/hcsr04_test.vhd".
Unit <hcsr04_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 16x7-bit ROM                                          : 8
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 6
# Counters                                             : 4
 20-bit up counter                                     : 2
 3-bit down counter                                    : 1
 8-bit down counter                                    : 1
# Registers                                            : 6
 1-bit register                                        : 3
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 3
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 2
# Multiplexers                                         : 8
 1-bit 7-to-1 multiplexer                              : 7
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 16x7-bit ROM                                          : 8
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 6
# Counters                                             : 4
 20-bit up counter                                     : 2
 3-bit down counter                                    : 1
 8-bit down counter                                    : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 3
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 2
# Multiplexers                                         : 8
 1-bit 7-to-1 multiplexer                              : 7
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <dist_o_20> in Unit <Hcsr04> is equivalent to the following 11 FFs/Latches, which will be removed : <dist_o_21> <dist_o_22> <dist_o_23> <dist_o_24> <dist_o_25> <dist_o_26> <dist_o_27> <dist_o_28> <dist_o_29> <dist_o_30> <dist_o_31> 

Optimizing unit <hcsr04_test> ...

Optimizing unit <Hcsr04> ...

Optimizing unit <LedDigitsDisplay> ...

Optimizing unit <LedHexDisplay> ...
WARNING:Xst:2677 - Node <u0/done_o> of sequential type is unconnected in block <hcsr04_test>.
WARNING:Xst:2677 - Node <u0/clear_o> of sequential type is unconnected in block <hcsr04_test>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hcsr04_test, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hcsr04_test.ngr
Top Level Output File Name         : hcsr04_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 346
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 42
#      LUT2                        : 8
#      LUT3                        : 22
#      LUT4                        : 121
#      LUT4_D                      : 1
#      MUXCY                       : 64
#      MUXF5                       : 17
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 89
#      FDE                         : 16
#      FDR                         : 24
#      FDRE                        : 20
#      FDS                         : 26
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 1
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-4 

 Number of Slices:                      116  out of   1792     6%  
 Number of Slice Flip Flops:             89  out of   3584     2%  
 Number of 4 input LUTs:                211  out of   3584     5%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     68    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.057ns (Maximum Frequency: 165.098MHz)
   Minimum input arrival time before clock: 2.263ns
   Maximum output required time after clock: 16.955ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 6.057ns (frequency: 165.098MHz)
  Total number of paths / destination ports: 2221 / 179
-------------------------------------------------------------------------
Delay:               6.057ns (Levels of Logic = 7)
  Source:            u0/timer_r_5 (FF)
  Destination:       u0/dist_o_20 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: u0/timer_r_5 to u0/dist_o_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  u0/timer_r_5 (u0/timer_r_5)
     LUT4:I0->O            1   0.648   0.000  u0/timer_r_cmp_eq0000_wg_lut<0> (u0/timer_r_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.632   0.000  u0/timer_r_cmp_eq0000_wg_cy<0> (u0/timer_r_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  u0/timer_r_cmp_eq0000_wg_cy<1> (u0/timer_r_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  u0/timer_r_cmp_eq0000_wg_cy<2> (u0/timer_r_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  u0/timer_r_cmp_eq0000_wg_cy<3> (u0/timer_r_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          22   0.141   1.244  u0/timer_r_cmp_eq0000_wg_cy<4> (u0/timer_r_cmp_eq0000)
     LUT2:I1->O            1   0.643   0.420  u0/clear_o_or00001 (u0/clear_o_or0000)
     FDR:R                     0.869          u0/dist_o_20
    ----------------------------------------
    Total                      6.057ns (3.719ns logic, 2.338ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.263ns (Levels of Logic = 1)
  Source:            echo_i (PAD)
  Destination:       u0/dist_r_19 (FF)
  Destination Clock: clk_i rising

  Data Path: echo_i to u0/dist_r_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.849   1.102  echo_i_IBUF (echo_i_IBUF)
     FDRE:CE                   0.312          u0/dist_r_0
    ----------------------------------------
    Total                      2.263ns (1.161ns logic, 1.102ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 4430 / 9
-------------------------------------------------------------------------
Offset:              16.955ns (Levels of Logic = 12)
  Source:            u1/u1/digitShf_r_0 (FF)
  Destination:       s_o<7> (PAD)
  Source Clock:      clk_i rising

  Data Path: u1/u1/digitShf_r_0 to s_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.591   1.228  u1/u1/digitShf_r_0 (u1/u1/digitShf_r_0)
     LUT3:I0->O            7   0.648   0.740  u1/u1/cathodes_s_or0000411 (u1/u1/N211)
     LUT3:I2->O            1   0.648   0.563  u1/u1/cathodes_s_or000044 (u1/u1/cathodes_s_or000044)
     LUT4:I0->O            1   0.648   0.000  u1/u1/cathodes_s_or000064_F (N57)
     MUXF5:I0->O           3   0.276   0.674  u1/u1/cathodes_s_or000064 (u1/u1/cathodes_s_or000064)
     LUT3:I0->O            6   0.648   0.701  u1/u1/cathodes_s_or0000101 (u1/u1/cathodes_s_or0000)
     LUT4:I2->O            1   0.648   0.563  u1/u1/cathodes_s<2>64 (u1/u1/cathodes_s<2>64)
     LUT4:I0->O            6   0.648   0.701  u1/u1/cathodes_s<2>321 (u1/u1/cathodes_s<2>)
     LUT4:I2->O            1   0.648   0.000  u1/u1/Mmux_cathodes_s_mux0003_51 (u1/u1/Mmux_cathodes_s_mux0003_51)
     MUXF5:I1->O           1   0.276   0.000  u1/u1/Mmux_cathodes_s_mux0003_4_f5 (u1/u1/Mmux_cathodes_s_mux0003_4_f5)
     MUXF6:I0->O           1   0.291   0.452  u1/u1/Mmux_cathodes_s_mux0003_2_f6 (u1/u1/cathodes_s_mux0003)
     LUT3:I2->O            1   0.648   0.420  u1/u1/tris_s_4_mux00011 (u1/u1/tris_s<4>)
     OBUFT:T->O                4.295          u1/u1/ObuftLoop[4].UObuft (s_o<4>)
    ----------------------------------------
    Total                     16.955ns (10.913ns logic, 6.042ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.41 secs
 
--> 

Total memory usage is 283948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    1 (   0 filtered)

