`timescale 1ns/1ps

// ======================================================
// TOP MODULE
// ======================================================

module rv32i_top (
    input  wire clk,
    input  wire rst,

    output wire [31:0] imem_addr,
    input  wire [31:0] imem_rdata,

    output wire [31:0] dmem_addr,
    output wire [31:0] dmem_wdata,
    input  wire [31:0] dmem_rdata,
    output wire        dmem_we,

    output wire [31:0] pc_out,
    output wire [31:0] wb_data_out,
    output wire        wb_we_out
);

    rv32i_core core (
        .clk(clk),
        .rst(rst),
        .imem_addr(imem_addr),
        .imem_rdata(imem_rdata),
        .dmem_addr(dmem_addr),
        .dmem_wdata(dmem_wdata),
        .dmem_rdata(dmem_rdata),
        .dmem_we(dmem_we),
        .pc_out(pc_out),
        .wb_data_out(wb_data_out),
        .wb_we_out(wb_we_out)
    );

endmodule


// ======================================================
// RV32I COMPACT PIPELINED CORE
// ======================================================

module rv32i_core (
    input  wire clk,
    input  wire rst,

    output wire [31:0] imem_addr,
    input  wire [31:0] imem_rdata,

    output wire [31:0] dmem_addr,
    output wire [31:0] dmem_wdata,
    input  wire [31:0] dmem_rdata,
    output wire        dmem_we,

    output wire [31:0] pc_out,
    output wire [31:0] wb_data_out,
    output wire        wb_we_out
);

    // ==================================================
    // PROGRAM COUNTER
    // ==================================================

    reg [31:0] pc;

    assign imem_addr = pc;
    assign pc_out = pc;

    wire stall;

    always @(posedge clk) begin
        if (rst)
            pc <= 32'd0;
        else if (!stall)
            pc <= pc + 32'd4;
    end


    // ==================================================
    // IF / ID PIPELINE REGISTER
    // ==================================================

    reg [31:0] if_id_instr;

    always @(posedge clk) begin
        if (rst) begin
            if_id_instr <= 32'd0;
        end
        else if (!stall) begin
            if_id_instr <= imem_rdata;
        end
    end


    // ==================================================
    // COMPACT REGISTER FILE
    // x0 = constant zero
    // x1, x2, x3, x4 = physical registers
    // ==================================================

    reg [31:0] x1;
