/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module _3inputLUT(clk, enable, S, A, B, C, Z);
  input clk;
  wire clk;
  input enable;
  wire enable;
  input S;
  wire S;
  input A;
  wire A;
  input B;
  wire B;
  input C;
  wire C;
  output Z;
  wire Z;
  wire [7:0] _00_;
  wire [7:0] _01_;
  reg [7:0] q;
  always @(posedge clk)
    if (enable) q[0] <= S;
  always @(posedge clk)
    if (enable) q[1] <= q[0];
  always @(posedge clk)
    if (enable) q[2] <= q[1];
  always @(posedge clk)
    if (enable) q[3] <= q[2];
  always @(posedge clk)
    if (enable) q[4] <= q[3];
  always @(posedge clk)
    if (enable) q[5] <= q[4];
  always @(posedge clk)
    if (enable) q[6] <= q[5];
  always @(posedge clk)
    if (enable) q[7] <= q[6];
  assign Z = A ? _01_[4] : _01_[0];
  assign _00_[0] = C ? q[1] : q[0];
  assign _00_[2] = C ? q[3] : q[2];
  assign _00_[4] = C ? q[5] : q[4];
  assign _00_[6] = C ? q[7] : q[6];
  assign _01_[0] = B ? _00_[2] : _00_[0];
  assign _01_[4] = B ? _00_[6] : _00_[4];
endmodule
