
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.88

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.18    0.44    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.44    0.00    1.83 ^ qnr.dep[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.dep[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.06    0.00    0.37 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.18    0.44    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.44    0.00    1.83 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.83   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.10    7.40   library recovery time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_2.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.27    1.03    0.98    0.98 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.03    0.00    0.98 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   139    2.84    0.74    0.57    1.55 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _04423_ (net)
                  0.74    0.00    1.55 v place1057/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     9    0.21    0.46    0.57    2.13 v place1057/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net1057 (net)
                  0.46    0.00    2.13 v _50539_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.29    0.28    2.40 ^ _50539_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _04883_ (net)
                  0.29    0.00    2.40 ^ _53105_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.13    0.31    2.71 v _53105_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _42665_[0] (net)
                  0.13    0.00    2.71 v _84682_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.07    0.18    2.89 v _84682_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _45335_[0] (net)
                  0.07    0.00    2.89 v _53636_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.11    0.21    3.10 v _53636_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _34419_[0] (net)
                  0.11    0.00    3.10 v _80609_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.12    0.54    3.64 ^ _80609_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _34423_[0] (net)
                  0.12    0.00    3.64 ^ _51919_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    3.72 v _51919_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _34428_[0] (net)
                  0.09    0.00    3.72 v _80611_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.30    4.02 v _80611_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _34429_[0] (net)
                  0.14    0.00    4.02 v _80617_/B (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.55    4.57 ^ _80617_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _34449_[0] (net)
                  0.11    0.00    4.57 ^ _54967_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    4.64 v _54967_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _45348_[0] (net)
                  0.08    0.00    4.64 v _84686_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.06    0.17    0.28    4.92 v _84686_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _45350_[0] (net)
                  0.17    0.00    4.92 v _60624_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.19    5.12 ^ _60624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08976_ (net)
                  0.29    0.00    5.12 ^ _60632_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.08    5.20 v _60632_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08983_ (net)
                  0.13    0.00    5.20 v _60633_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.18    5.39 v _60633_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _08984_ (net)
                  0.08    0.00    5.39 v _60634_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.04    0.09    0.20    5.59 v _60634_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _08985_ (net)
                  0.09    0.00    5.59 v _60639_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.32    0.22    5.81 ^ _60639_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08989_ (net)
                  0.32    0.00    5.81 ^ _60656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    5.90 v _60656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09004_ (net)
                  0.14    0.00    5.90 v _60657_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.15    6.05 ^ _60657_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09005_ (net)
                  0.19    0.00    6.05 ^ _60658_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    6.31 v _60658_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _09006_ (net)
                  0.08    0.00    6.31 v _60659_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.21    6.52 v _60659_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00734_ (net)
                  0.09    0.00    6.52 v fdct_zigzag.dct_mod.dct_block_2.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  6.52   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.dct_block_2.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    7.40   library setup time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -6.52   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.18    0.44    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.44    0.00    1.83 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.83   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.10    7.40   library recovery time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_2.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.27    1.03    0.98    0.98 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.03    0.00    0.98 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   139    2.84    0.74    0.57    1.55 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _04423_ (net)
                  0.74    0.00    1.55 v place1057/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     9    0.21    0.46    0.57    2.13 v place1057/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net1057 (net)
                  0.46    0.00    2.13 v _50539_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.29    0.28    2.40 ^ _50539_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _04883_ (net)
                  0.29    0.00    2.40 ^ _53105_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.13    0.31    2.71 v _53105_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _42665_[0] (net)
                  0.13    0.00    2.71 v _84682_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.07    0.18    2.89 v _84682_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _45335_[0] (net)
                  0.07    0.00    2.89 v _53636_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.11    0.21    3.10 v _53636_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _34419_[0] (net)
                  0.11    0.00    3.10 v _80609_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.12    0.54    3.64 ^ _80609_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _34423_[0] (net)
                  0.12    0.00    3.64 ^ _51919_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    3.72 v _51919_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _34428_[0] (net)
                  0.09    0.00    3.72 v _80611_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.30    4.02 v _80611_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _34429_[0] (net)
                  0.14    0.00    4.02 v _80617_/B (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.55    4.57 ^ _80617_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _34449_[0] (net)
                  0.11    0.00    4.57 ^ _54967_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    4.64 v _54967_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _45348_[0] (net)
                  0.08    0.00    4.64 v _84686_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.06    0.17    0.28    4.92 v _84686_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _45350_[0] (net)
                  0.17    0.00    4.92 v _60624_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.19    5.12 ^ _60624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08976_ (net)
                  0.29    0.00    5.12 ^ _60632_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.08    5.20 v _60632_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08983_ (net)
                  0.13    0.00    5.20 v _60633_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.18    5.39 v _60633_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _08984_ (net)
                  0.08    0.00    5.39 v _60634_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.04    0.09    0.20    5.59 v _60634_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _08985_ (net)
                  0.09    0.00    5.59 v _60639_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.32    0.22    5.81 ^ _60639_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08989_ (net)
                  0.32    0.00    5.81 ^ _60656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    5.90 v _60656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09004_ (net)
                  0.14    0.00    5.90 v _60657_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.15    6.05 ^ _60657_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09005_ (net)
                  0.19    0.00    6.05 ^ _60658_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    6.31 v _60658_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _09006_ (net)
                  0.08    0.00    6.31 v _60659_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.21    6.52 v _60659_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00734_ (net)
                  0.09    0.00    6.52 v fdct_zigzag.dct_mod.dct_block_2.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  6.52   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.dct_block_2.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    7.40   library setup time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -6.52   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e+00   4.02e-01   2.58e-06   1.52e+00   8.2%
Combinational          1.15e+01   5.55e+00   9.19e-06   1.70e+01  91.8%
Clock                  0.00e+00   0.00e+00   2.95e-07   2.95e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e+01   5.95e+00   1.21e-05   1.85e+01 100.0%
                          67.9%      32.1%       0.0%
