xst -intstyle ise -ifn "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/glib_firmware _emulation/ucf/glib_firmware_emulation_clks.ucf" -uc "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/glib_firmware _emulation/ucf/glib_firmware_emulation_io.ucf" -uc D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_timingclosure.ucf -uc D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
xst -intstyle ise -ifn "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.xst" -ofn "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ise_project/glib_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_ila -sd ../../core_sources/chipscope_vio -sd ../../core_sources/chipscope_icon -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/glib_firmware _emulation/ucf/glib_firmware_emulation_clks.ucf" -uc "D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/glib_firmware _emulation/ucf/glib_firmware_emulation_io.ucf" -uc D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_timingclosure.ucf -uc D:/cern/glib/orig/gbt-fpga-4.0.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -p xc6vlx130t-ff1156-1 glib_gbt_example_design.ngc glib_gbt_example_design.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o glib_gbt_example_design_map.ncd glib_gbt_example_design.ngd glib_gbt_example_design.pcf 
par -w -intstyle ise -ol high -mt 4 glib_gbt_example_design_map.ncd glib_gbt_example_design.ncd glib_gbt_example_design.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o glib_gbt_example_design.twr glib_gbt_example_design.pcf 
bitgen -intstyle ise -f glib_gbt_example_design.ut glib_gbt_example_design.ncd 
