// Seed: 447763743
module module_0;
  wire id_1;
  wire id_2;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3
);
  wire id_5;
  logic [!  (  -1  ) : -1  &  (  1 'b0 )] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6,
    output wor id_7,
    output wire id_8,
    output wand id_9,
    output supply0 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output wand id_17,
    input supply0 id_18
);
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
