.include "macro.inc"

/* assembler directives */
.set noat      /* allow manual use of $at */
.set noreorder /* don't insert nops after branches */
.set gp=64     /* allow use of 64-bit general purpose registers */

.section .text, "ax"

/* Generated by spimdisasm 1.11.5 */

# Handwritten function
glabel osInvalDCache
/* 3D990 80062590 18A00020 */  blez      $a1, .LPAL_80062614
/* 3D994 80062594 00000000 */   nop
/* 3D998 80062598 240B2000 */  addiu     $t3, $zero, 0x2000
/* 3D99C 8006259C 00AB082B */  sltu      $at, $a1, $t3
/* 3D9A0 800625A0 1020001E */  beqz      $at, .LPAL_8006261C
/* 3D9A4 800625A4 00000000 */   nop
/* 3D9A8 800625A8 00804021 */  addu      $t0, $a0, $zero
/* 3D9AC 800625AC 00854821 */  addu      $t1, $a0, $a1
/* 3D9B0 800625B0 0109082B */  sltu      $at, $t0, $t1
/* 3D9B4 800625B4 10200017 */  beqz      $at, .LPAL_80062614
/* 3D9B8 800625B8 00000000 */   nop
/* 3D9BC 800625BC 2529FFF0 */  addiu     $t1, $t1, -0x10
/* 3D9C0 800625C0 310A000F */  andi      $t2, $t0, 0xF
/* 3D9C4 800625C4 11400007 */  beqz      $t2, .LPAL_800625E4
/* 3D9C8 800625C8 00000000 */   nop
/* 3D9CC 800625CC 010A4023 */  subu      $t0, $t0, $t2
/* 3D9D0 800625D0 BD150000 */  cache     0x15, 0x0($t0) # handwritten instruction
/* 3D9D4 800625D4 0109082B */  sltu      $at, $t0, $t1
/* 3D9D8 800625D8 1020000E */  beqz      $at, .LPAL_80062614
/* 3D9DC 800625DC 00000000 */   nop
/* 3D9E0 800625E0 25080010 */  addiu     $t0, $t0, 0x10
.LPAL_800625E4:
/* 3D9E4 800625E4 312A000F */  andi      $t2, $t1, 0xF
/* 3D9E8 800625E8 11400006 */  beqz      $t2, .LPAL_80062604
/* 3D9EC 800625EC 00000000 */   nop
/* 3D9F0 800625F0 012A4823 */  subu      $t1, $t1, $t2
/* 3D9F4 800625F4 BD350010 */  cache     0x15, 0x10($t1) # handwritten instruction
/* 3D9F8 800625F8 0128082B */  sltu      $at, $t1, $t0
/* 3D9FC 800625FC 14200005 */  bnez      $at, .LPAL_80062614
/* 3DA00 80062600 00000000 */   nop
.LPAL_80062604:
/* 3DA04 80062604 BD110000 */  cache     0x11, 0x0($t0) # handwritten instruction
/* 3DA08 80062608 0109082B */  sltu      $at, $t0, $t1
/* 3DA0C 8006260C 1420FFFD */  bnez      $at, .LPAL_80062604
/* 3DA10 80062610 25080010 */   addiu    $t0, $t0, 0x10
.LPAL_80062614:
/* 3DA14 80062614 03E00008 */  jr        $ra
/* 3DA18 80062618 00000000 */   nop
.LPAL_8006261C:
/* 3DA1C 8006261C 3C088000 */  lui       $t0, 0x8000
/* 3DA20 80062620 010B4821 */  addu      $t1, $t0, $t3
/* 3DA24 80062624 2529FFF0 */  addiu     $t1, $t1, -0x10
.LPAL_80062628:
/* 3DA28 80062628 BD010000 */  cache     0x01, 0x0($t0) # handwritten instruction
/* 3DA2C 8006262C 0109082B */  sltu      $at, $t0, $t1
/* 3DA30 80062630 1420FFFD */  bnez      $at, .LPAL_80062628
/* 3DA34 80062634 25080010 */   addiu    $t0, $t0, (0x80000010 & 0xFFFF)
/* 3DA38 80062638 03E00008 */  jr        $ra
/* 3DA3C 8006263C 00000000 */   nop
