
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ihsan/Documents/Vivado_project/IP_Repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_svm_speech_30_0_1/design_1_svm_speech_30_0_1.dcp' for cell 'design_1_i/svm_speech_30_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0.dcp' for cell 'design_1_i/xfft_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3.dcp' for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4.dcp' for cell 'design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1069.559 ; gain = 8.816
INFO: [Netlist 29-17] Analyzing 4468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.srcs/constrs_1/imports/Vivado_project/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.srcs/constrs_1/imports/Vivado_project/Arty-Z7-20-Master.xdc]
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 81 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1972.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 47 instances

29 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1972.586 ; gain = 1527.449
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.586 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10b5f9dca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.586 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_13 into driver instance design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/g0_b0_i_1, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_i_66 into driver instance design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[31]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 82 inverter(s) to 160 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16897a16e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 486 cells and removed 1063 cells
INFO: [Opt 31-1021] In phase Retarget, 35 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e280b9f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 491 cells and removed 1138 cells
INFO: [Opt 31-1021] In phase Constant propagation, 38 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: dd563851

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 460 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst to drive 9530 load(s) on clock net design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 19f31d4d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.680 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e56ab1fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15f129d4d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2280.680 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             486  |            1063  |                                             35  |
|  Constant propagation         |             491  |            1138  |                                             38  |
|  Sweep                        |               0  |             460  |                                             97  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2280.680 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c2f7e1f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2280.680 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 181 BRAM(s) out of a total of 216 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 190 newly gated: 0 Total Ports: 432
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1498ba9c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3156.527 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1498ba9c8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 3156.527 ; gain = 875.848

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: da9bdd8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3156.527 ; gain = 0.000
Ending Final Cleanup Task | Checksum: da9bdd8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3156.527 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3156.527 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: da9bdd8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:39 . Memory (MB): peak = 3156.527 ; gain = 1183.941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.527 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 55bb3b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3156.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4397bf82

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a55427e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a55427e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a55427e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 144c906a1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1790e7a2e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1790e7a2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16caf5597

Time (s): cpu = 00:01:05 ; elapsed = 00:01:36 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1964 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 877 nets or LUTs. Breaked 0 LUT, combined 877 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c. Replicated 80 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 80 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 80 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.844 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3156.527 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            877  |                   877  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           80  |              0  |                     1  |           0  |           1  |  00:00:06  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           80  |            877  |                   878  |           0  |           4  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 173daf679

Time (s): cpu = 00:01:14 ; elapsed = 00:01:53 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: d414c0d6

Time (s): cpu = 00:01:17 ; elapsed = 00:01:56 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 2 Global Placement | Checksum: d414c0d6

Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: abe85817

Time (s): cpu = 00:01:19 ; elapsed = 00:02:02 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1304aa89f

Time (s): cpu = 00:01:27 ; elapsed = 00:02:18 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f5054b09

Time (s): cpu = 00:01:28 ; elapsed = 00:02:19 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bfd26fdf

Time (s): cpu = 00:01:28 ; elapsed = 00:02:20 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19693cf37

Time (s): cpu = 00:01:36 ; elapsed = 00:02:33 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 250a18288

Time (s): cpu = 00:01:46 ; elapsed = 00:02:57 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 193597786

Time (s): cpu = 00:01:49 ; elapsed = 00:03:03 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b9fbae73

Time (s): cpu = 00:01:49 ; elapsed = 00:03:04 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b9fbae73

Time (s): cpu = 00:01:49 ; elapsed = 00:03:04 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25573c034

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-0.630 |
Phase 1 Physical Synthesis Initialization | Checksum: 2435acdec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/svm_speech_30_0/U0/ap_CS_fsm_state91, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2415edd37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 25573c034

Time (s): cpu = 00:02:00 ; elapsed = 00:03:27 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.152. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15be48c24

Time (s): cpu = 00:02:00 ; elapsed = 00:03:29 . Memory (MB): peak = 3156.527 ; gain = 0.000

Time (s): cpu = 00:02:00 ; elapsed = 00:03:29 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15be48c24

Time (s): cpu = 00:02:00 ; elapsed = 00:03:29 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15be48c24

Time (s): cpu = 00:02:01 ; elapsed = 00:03:30 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15be48c24

Time (s): cpu = 00:02:01 ; elapsed = 00:03:30 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15be48c24

Time (s): cpu = 00:02:01 ; elapsed = 00:03:31 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3156.527 ; gain = 0.000

Time (s): cpu = 00:02:01 ; elapsed = 00:03:31 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 198e7dbd3

Time (s): cpu = 00:02:01 ; elapsed = 00:03:31 . Memory (MB): peak = 3156.527 ; gain = 0.000
Ending Placer Task | Checksum: 1004f082a

Time (s): cpu = 00:02:01 ; elapsed = 00:03:32 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:05 ; elapsed = 00:03:35 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.527 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 3156.527 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 3156.527 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 524b2224 ConstDB: 0 ShapeSum: ae03e606 RouteDB: 0
Post Restoration Checksum: NetGraph: f5ed3add NumContArr: 1ab01b2d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1109d560a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1109d560a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1109d560a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 3156.527 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 120427769

Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.339  | TNS=0.000  | WHS=-0.358 | THS=-530.410|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: bc81fbc4

Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.339  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: dd781d49

Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 3156.527 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 61934
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 61933
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d3e4a9b4

Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d3e4a9b4

Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 159cf834a

Time (s): cpu = 00:01:09 ; elapsed = 00:01:28 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5063
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13d13f68c

Time (s): cpu = 00:01:37 ; elapsed = 00:02:04 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ffa21f55

Time (s): cpu = 00:01:39 ; elapsed = 00:02:08 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ffa21f55

Time (s): cpu = 00:01:39 ; elapsed = 00:02:08 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 204de4a42

Time (s): cpu = 00:01:41 ; elapsed = 00:02:11 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ffcb0585

Time (s): cpu = 00:01:41 ; elapsed = 00:02:11 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ffcb0585

Time (s): cpu = 00:01:42 ; elapsed = 00:02:11 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ffcb0585

Time (s): cpu = 00:01:42 ; elapsed = 00:02:11 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11bce9ad0

Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19e2b30cc

Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 3156.527 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 19e2b30cc

Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.9546 %
  Global Horizontal Routing Utilization  = 24.7653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13dd8a500

Time (s): cpu = 00:01:45 ; elapsed = 00:02:16 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13dd8a500

Time (s): cpu = 00:01:45 ; elapsed = 00:02:16 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1761f1441

Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 3156.527 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.248  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1761f1441

Time (s): cpu = 00:01:50 ; elapsed = 00:02:24 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:50 ; elapsed = 00:02:25 . Memory (MB): peak = 3156.527 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:29 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3156.527 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ihsan/Documents/Vivado_project/SVM_Speech_30/SVM_Speech_30.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
146 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3156.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U32/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U33/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U34/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U35/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fmul_32ns_32ns_32_1_max_dsp_1_U36/svm_speech_30_fmul_32ns_32ns_32_1_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/xfft_0/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/fadd_32ns_32ns_32_2_full_dsp_1_U31/svm_speech_30_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U24/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U25/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U26/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U27/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U28/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U29/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/svm_speech_30_0/U0/grp_c_CompactClassificationECOC_pre_1_fu_1489/faddfsub_32ns_32ns_32_2_full_dsp_1_U30/svm_speech_30_faddfsub_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 150 Warnings, 60 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3542.074 ; gain = 385.547
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 07:06:56 2022...
