{"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"arrangement","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","text":"Arrangement"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}],"languages":["swift"]}],"kind":"declarations"}],"kind":"symbol","schemaVersion":{"major":0,"patch":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/arrangement"]}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/arrangement","interfaceLanguage":"swift"},"sections":[],"metadata":{"modules":[{"name":"VHDLMachines"}],"symbolKind":"property","roleHeading":"Instance Property","title":"arrangement","externalID":"s:12VHDLMachines28ArrangementVHDLRepresentableP11arrangementAA0B0Vvp","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"arrangement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"}],"required":true,"role":"symbol"},"abstract":[{"text":"The arrangement this represents.","type":"text"}],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/arrangement":{"fragments":[{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"arrangement","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"}],"title":"arrangement","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/arrangement","required":true,"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/arrangement","kind":"symbol","abstract":[{"text":"The arrangement this represents.","type":"text"}]}}}