// Seed: 1282853492
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    input tri1 id_3
    , id_6,
    output supply1 id_4
);
  wire id_7;
  tri1 id_8 = 1 | id_6 | 1, id_9;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    inout supply0 id_5
);
  assign id_5 = 1;
  assign id_5 = 1 - id_3 && 1;
  supply1 id_7 = 1'b0;
  assign id_7 = 1 - 1;
  module_0(
      id_3, id_5, id_5, id_2, id_5
  );
endmodule
