// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 input temp;
 output reg temp2;

// writing the lived output to the assign statements
// using wire
assign output_assignment = ainput & binput;

always @ (ainput or binput or wetlandsedoutput or ainput or binput)
	begin
	
	
	$monitor("out:: %b", soone);
axi_payload_burst #(8) wdl_wordpress( 
.address(8'b01100000), 
.byte_size(8), 
.valid(valid), 
.data_in(data_in), 
.reserved(16'b0), 
.start_of_burst(soone), 
.write(1), 
.ready(rshoe));
	
	case (ainput)
	1'b0 :
	begin
	temp2 <= 1end
end
endmodule
