# VERILOG_WORKSHOP:
### TASK 1- Dataflow based Design and Testbench for one bit half adder in Verilog.
 code-
 
 
 <img width="394" alt="Screenshot 2023-03-10 223226" src="https://user-images.githubusercontent.com/126072954/224377752-8fb3c5ee-7e54-4d9e-9ed3-bc87b493f983.png">

 testbench-
 
 <img width="403" alt="Screenshot 2023-03-10 223243" src="https://user-images.githubusercontent.com/126072954/224377794-3b3a9570-fb72-4787-a3cb-fffc30acb198.png">

 output-
 
 <img width="517" alt="Screenshot 2023-03-10 223258" src="https://user-images.githubusercontent.com/126072954/224377812-5d0a2170-4d9c-4eb9-968e-0e5ca8d81493.png">

 link-https://edaplayground.com/x/TxWH
 
