(pcb "C:\Users\alnwlsn\lizard-sync\projects\computers\trs-80\wc-80\boards\rs232\main.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  120000 -120000  20000 -120000  20000 -20000  120000 -20000
            120000 -120000)
    )
    (via "Via[0-1]_600:300_um" "Via[0-1]_1200:600_um")
    (rule
      (width 127)
      (clearance 127.1)
      (clearance 127.1 (type default_smd))
      (clearance 31.75 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_SMD:C_0805_2012Metric
      (place C14 63500 -43180 back 270 (PN 100n))
      (place C9 62230 -48260 back 180 (PN 1u))
      (place C8 62230 -38100 back 180 (PN 1u))
      (place C7 42414.3 -57121.9 back 180 (PN 1u))
      (place C6 92710 -48260 back 0 (PN 1u))
      (place C5 92710 -38100 back 0 (PN 1u))
      (place C29 81280 -101600 back 270 (PN 100n))
      (place C22 113284 -72136 back 90 (PN 100n))
      (place C21 49784 -85090 back 180 (PN 100n))
      (place C19 90932 -55880 back 0 (PN 100n))
      (place C18 39370 -109728 back 270 (PN 100n))
      (place C17 91440 -78740 back 90 (PN 100n))
      (place C16 39370 -93980 back 270 (PN 100n))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U5 93980 -35560 front 270 (PN MAX214))
    )
    (component Resistor_SMD:R_0805_2012Metric
      (place J12 28575 -104775 back 270 (PN "0 (optional)"))
      (place R3 106680 -31750 back 180 (PN 10K))
      (place R2 102870 -54610 back 90 (PN 10K))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U10 39370 -106045 front 270 (PN LM555xN))
      (place U9 39370 -90170 front 270 (PN LM555xN))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place U4 102870 -71120 front 0 (PN 74LS244))
    )
    (component Resistor_SMD:R_0805_2012Metric::1
      (place R8 106045 -73660 back 180 (PN 10K))
      (place R7 106045 -78740 back 180 (PN 10K))
      (place R6 106045 -83820 back 180 (PN 10K))
      (place R5 106045 -88900 back 180 (PN 10K))
      (place R4 107315 -93980 back 0 (PN 10K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP2 105410 -106680 front 0 (PN 4BIT))
    )
    (component "wilson-z80:DS1037-09MNAKT74-0CC"
      (place J2 70000 -110500 front 0 (PN JOYSTICK))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D2 93980 -105410 front 0 (PN 1N4148))
      (place D1 93980 -110490 front 0 (PN 1N4148))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C13 36830 -116840 back 90 (PN 10n))
      (place C12 31750 -116840 back 90 (PN 10n))
      (place C11 36830 -100965 back 90 (PN 10n))
      (place C10 31750 -100965 back 90 (PN 10n))
      (place C32 74930 -100330 back 270 (PN 100n))
      (place C30 71755 -100330 back 270 (PN 10uF))
      (place C3 50292 -35560 back 0 (PN 100n))
      (place C2 113000 -30802.3 back 270 (PN 100n))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (place JP1 105410 -60325 front 90 (PN DCE))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (place U8 45720 -35560 front 0 (PN 74LS244))
      (place U3 86360 -77470 front 0 (PN 74LS245))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U7 102870 -31750 front 0 (PN 74LS175))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U6 86360 -55880 front 0 (PN 74LS00))
    )
    (component "wilson-z80:DS1037-09MNAKT74-0CC::1"
      (place J5 70000 -29500 front 180 (PN "RS-232C"))
    )
    (component "Crystal:Crystal_HC49-U_Horizontal"
      (place Y1 53340 -78740 front 180 (PN "5.0688 mHz"))
    )
    (component "Package_DIP:DIP-18_W7.62mm_Socket"
      (place U2 46990 -82550 front 0 (PN COM8136))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U1 78740 -104140 front 180 (PN "TR1602-UART"))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U22 31750 -57150 front 0 (PN ATF22V10C))
    )
    (component MountingHole:MountingHole_3.2mm_M3_DIN965
      (place M4 23500 -116500 front 0 (PN "3mm-mounting-hole"))
      (place M3 23500 -23500 front 0 (PN "3mm-mounting-hole"))
      (place M2 116500 -116500 front 0 (PN "3mm-mounting-hole"))
      (place M1 116500 -23500 front 0 (PN "3mm-mounting-hole"))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (place C1 32270 -43015 front 0 (PN 470uF))
      (place C4 32270 -33715 front 0 (PN 470uF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place J4 22540 -30600 front 0 (PN Conn_02x04_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (place J1 22540 -101780 front 0 (PN Conn_02x04_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J3 22540 -45870 front 0 (PN "TRS80W-header"))
    )
  )
  (library
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (pin RoundRect[T]Pad_1000x1450_250.951_um 2 950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um 1 -950 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_SMD:R_0805_2012Metric
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (pin RoundRect[T]Pad_1025x1400_250.95_um 2 912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.95_um 1 -912.5 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_SMD:R_0805_2012Metric::1
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_1025x1400_250.95_um 2 912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.95_um 1 -912.5 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "wilson-z80:DS1037-09MNAKT74-0CC"
      (outline (path signal 120  -15400 -9520  15400 -9520))
      (outline (path signal 120  15400 -9520  15400 2480))
      (outline (path signal 120  -15400 -9520  -15400 2480))
      (outline (path signal 120  -15400 2480  15400 2480))
      (pin Round[A]Pad_1800_um 7 -1385 -1420)
      (pin Round[A]Pad_1800_um 5 5540 1420)
      (pin Round[A]Pad_1800_um 9 4155 -1420)
      (pin Round[A]Pad_1800_um 2 -2770 1420)
      (pin Round[A]Pad_1800_um 4 2770 1420)
      (pin Round[A]Pad_1800_um 1 -5540 1420)
      (pin Round[A]Pad_1800_um 8 1385 -1420)
      (pin Round[A]Pad_1800_um 6 -4155 -1420)
      (pin Round[A]Pad_1800_um 3 0 1420)
      (pin Round[A]Pad_6000_um 0 -12495 0)
      (pin Round[A]Pad_6000_um 0@1 12495 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (pin RoundRect[T]Pad_1000x1450_250.951_um 2 950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um 1 -950 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "wilson-z80:DS1037-09MNAKT74-0CC::1"
      (outline (path signal 120  -15400 2480  15400 2480))
      (outline (path signal 120  -15400 -9520  -15400 2480))
      (outline (path signal 120  15400 -9520  15400 2480))
      (outline (path signal 120  -15400 -9520  15400 -9520))
      (pin Round[A]Pad_1800_um 7 -1385 -1420)
      (pin Round[A]Pad_1800_um 5 5540 1420)
      (pin Round[A]Pad_1800_um 9 4155 -1420)
      (pin Round[A]Pad_1800_um 2 -2770 1420)
      (pin Round[A]Pad_1800_um 4 2770 1420)
      (pin Round[A]Pad_1800_um 1 -5540 1420)
      (pin Round[A]Pad_1800_um 8 1385 -1420)
      (pin Round[A]Pad_1800_um 6 -4155 -1420)
      (pin Round[A]Pad_1800_um 3 0 1420)
      (pin Round[A]Pad_6000_um 0 -12495 0)
      (pin Round[A]Pad_6000_um 0@1 12495 0)
    )
    (image "Crystal:Crystal_HC49-U_Horizontal"
      (outline (path signal 50  9000 1000  -4100 1000))
      (outline (path signal 50  9000 -16300  9000 1000))
      (outline (path signal 50  -4100 -16300  9000 -16300))
      (outline (path signal 50  -4100 1000  -4100 -16300))
      (outline (path signal 120  8450 -1800  -3550 -1800))
      (outline (path signal 120  8450 -1680  8450 -1800))
      (outline (path signal 120  -3550 -1680  8450 -1680))
      (outline (path signal 120  -3550 -1800  -3550 -1680))
      (outline (path signal 120  4900 -950  4900 -950))
      (outline (path signal 120  4900 -1800  4900 -950))
      (outline (path signal 120  0 -950  0 -950))
      (outline (path signal 120  0 -1800  0 -950))
      (outline (path signal 120  8100 -1800  -3200 -1800))
      (outline (path signal 120  8100 -15200  8100 -1800))
      (outline (path signal 120  -3200 -15200  8100 -15200))
      (outline (path signal 120  -3200 -1800  -3200 -15200))
      (outline (path signal 100  8250 -2000  -3350 -2000))
      (outline (path signal 100  8250 -1900  8250 -2000))
      (outline (path signal 100  -3350 -1900  8250 -1900))
      (outline (path signal 100  -3350 -2000  -3350 -1900))
      (outline (path signal 100  4900 -1000  4900 0))
      (outline (path signal 100  4900 -2000  4900 -1000))
      (outline (path signal 100  0 -1000  0 0))
      (outline (path signal 100  0 -2000  0 -1000))
      (outline (path signal 100  7900 -2000  -3000 -2000))
      (outline (path signal 100  7900 -15000  7900 -2000))
      (outline (path signal 100  -3000 -15000  7900 -15000))
      (outline (path signal 100  -3000 -2000  -3000 -15000))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-18_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -21900  9150 1600))
      (outline (path signal 50  -1550 -21900  9150 -21900))
      (outline (path signal 50  -1550 1600  -1550 -21900))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -21710  8950 1390))
      (outline (path signal 120  -1330 -21710  8950 -21710))
      (outline (path signal 120  -1330 1390  -1330 -21710))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -21650  6460 1330))
      (outline (path signal 120  1160 -21650  6460 -21650))
      (outline (path signal 120  1160 1330  1160 -21650))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -21650  8890 1330))
      (outline (path signal 100  -1270 -21650  8890 -21650))
      (outline (path signal 100  -1270 1330  -1270 -21650))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 18 7620 0)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -20320)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3_DIN965
      (outline (path signal 150  2800 0  2718.64 -670.084  2479.28 -1301.22  2095.83 -1856.74
            1590.58 -2304.36  992.894 -2618.05  337.503 -2779.59  -337.503 -2779.59
            -992.894 -2618.05  -1590.58 -2304.36  -2095.83 -1856.74  -2479.28 -1301.22
            -2718.64 -670.084  -2800 0  -2718.64 670.084  -2479.28 1301.22
            -2095.83 1856.74  -1590.58 2304.36  -992.894 2618.05  -337.503 2779.59
            337.503 2779.59  992.894 2618.05  1590.58 2304.36  2095.83 1856.74
            2479.28 1301.22  2718.64 670.084  2800 0))
      (outline (path signal 50  3050 0  2967.79 -703.378  2725.58 -1368.84  2336.44 -1960.5
            1821.33 -2446.48  1208.04 -2800.56  529.627 -3003.66  -177.342 -3044.84
            -874.75 -2921.87  -1525 -2641.38  -2093.04 -2218.49  -2548.24 -1676
            -2866.06 -1043.16  -3029.38 -354.083  -3029.38 354.083  -2866.06 1043.16
            -2548.24 1676  -2093.04 2218.49  -1525 2641.38  -874.75 2921.87
            -177.342 3044.84  529.627 3003.66  1208.04 2800.56  1821.33 2446.48
            2336.44 1960.5  2725.58 1368.84  2967.79 703.378  3050 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (outline (path signal 120  -2259.7 2715  -2259.7 1915))
      (outline (path signal 120  -2659.7 2315  -1859.7 2315))
      (outline (path signal 120  5831 533  5831 -533))
      (outline (path signal 120  5791 768  5791 -768))
      (outline (path signal 120  5751 948  5751 -948))
      (outline (path signal 120  5711 1098  5711 -1098))
      (outline (path signal 120  5671 1229  5671 -1229))
      (outline (path signal 120  5631 1346  5631 -1346))
      (outline (path signal 120  5591 1453  5591 -1453))
      (outline (path signal 120  5551 1552  5551 -1552))
      (outline (path signal 120  5511 1645  5511 -1645))
      (outline (path signal 120  5471 1731  5471 -1731))
      (outline (path signal 120  5431 1813  5431 -1813))
      (outline (path signal 120  5391 1890  5391 -1890))
      (outline (path signal 120  5351 1964  5351 -1964))
      (outline (path signal 120  5311 2034  5311 -2034))
      (outline (path signal 120  5271 2102  5271 -2102))
      (outline (path signal 120  5231 2166  5231 -2166))
      (outline (path signal 120  5191 2228  5191 -2228))
      (outline (path signal 120  5151 2287  5151 -2287))
      (outline (path signal 120  5111 2345  5111 -2345))
      (outline (path signal 120  5071 2400  5071 -2400))
      (outline (path signal 120  5031 2454  5031 -2454))
      (outline (path signal 120  4991 2505  4991 -2505))
      (outline (path signal 120  4951 2556  4951 -2556))
      (outline (path signal 120  4911 2604  4911 -2604))
      (outline (path signal 120  4871 2651  4871 -2651))
      (outline (path signal 120  4831 2697  4831 -2697))
      (outline (path signal 120  4791 2741  4791 -2741))
      (outline (path signal 120  4751 2784  4751 -2784))
      (outline (path signal 120  4711 2826  4711 -2826))
      (outline (path signal 120  4671 2867  4671 -2867))
      (outline (path signal 120  4631 2907  4631 -2907))
      (outline (path signal 120  4591 2945  4591 -2945))
      (outline (path signal 120  4551 2983  4551 -2983))
      (outline (path signal 120  4511 -1040  4511 -3019))
      (outline (path signal 120  4511 3019  4511 1040))
      (outline (path signal 120  4471 -1040  4471 -3055))
      (outline (path signal 120  4471 3055  4471 1040))
      (outline (path signal 120  4431 -1040  4431 -3090))
      (outline (path signal 120  4431 3090  4431 1040))
      (outline (path signal 120  4391 -1040  4391 -3124))
      (outline (path signal 120  4391 3124  4391 1040))
      (outline (path signal 120  4351 -1040  4351 -3156))
      (outline (path signal 120  4351 3156  4351 1040))
      (outline (path signal 120  4311 -1040  4311 -3189))
      (outline (path signal 120  4311 3189  4311 1040))
      (outline (path signal 120  4271 -1040  4271 -3220))
      (outline (path signal 120  4271 3220  4271 1040))
      (outline (path signal 120  4231 -1040  4231 -3250))
      (outline (path signal 120  4231 3250  4231 1040))
      (outline (path signal 120  4191 -1040  4191 -3280))
      (outline (path signal 120  4191 3280  4191 1040))
      (outline (path signal 120  4151 -1040  4151 -3309))
      (outline (path signal 120  4151 3309  4151 1040))
      (outline (path signal 120  4111 -1040  4111 -3338))
      (outline (path signal 120  4111 3338  4111 1040))
      (outline (path signal 120  4071 -1040  4071 -3365))
      (outline (path signal 120  4071 3365  4071 1040))
      (outline (path signal 120  4031 -1040  4031 -3392))
      (outline (path signal 120  4031 3392  4031 1040))
      (outline (path signal 120  3991 -1040  3991 -3418))
      (outline (path signal 120  3991 3418  3991 1040))
      (outline (path signal 120  3951 -1040  3951 -3444))
      (outline (path signal 120  3951 3444  3951 1040))
      (outline (path signal 120  3911 -1040  3911 -3469))
      (outline (path signal 120  3911 3469  3911 1040))
      (outline (path signal 120  3871 -1040  3871 -3493))
      (outline (path signal 120  3871 3493  3871 1040))
      (outline (path signal 120  3831 -1040  3831 -3517))
      (outline (path signal 120  3831 3517  3831 1040))
      (outline (path signal 120  3791 -1040  3791 -3540))
      (outline (path signal 120  3791 3540  3791 1040))
      (outline (path signal 120  3751 -1040  3751 -3562))
      (outline (path signal 120  3751 3562  3751 1040))
      (outline (path signal 120  3711 -1040  3711 -3584))
      (outline (path signal 120  3711 3584  3711 1040))
      (outline (path signal 120  3671 -1040  3671 -3606))
      (outline (path signal 120  3671 3606  3671 1040))
      (outline (path signal 120  3631 -1040  3631 -3627))
      (outline (path signal 120  3631 3627  3631 1040))
      (outline (path signal 120  3591 -1040  3591 -3647))
      (outline (path signal 120  3591 3647  3591 1040))
      (outline (path signal 120  3551 -1040  3551 -3666))
      (outline (path signal 120  3551 3666  3551 1040))
      (outline (path signal 120  3511 -1040  3511 -3686))
      (outline (path signal 120  3511 3686  3511 1040))
      (outline (path signal 120  3471 -1040  3471 -3704))
      (outline (path signal 120  3471 3704  3471 1040))
      (outline (path signal 120  3431 -1040  3431 -3722))
      (outline (path signal 120  3431 3722  3431 1040))
      (outline (path signal 120  3391 -1040  3391 -3740))
      (outline (path signal 120  3391 3740  3391 1040))
      (outline (path signal 120  3351 -1040  3351 -3757))
      (outline (path signal 120  3351 3757  3351 1040))
      (outline (path signal 120  3311 -1040  3311 -3774))
      (outline (path signal 120  3311 3774  3311 1040))
      (outline (path signal 120  3271 -1040  3271 -3790))
      (outline (path signal 120  3271 3790  3271 1040))
      (outline (path signal 120  3231 -1040  3231 -3805))
      (outline (path signal 120  3231 3805  3231 1040))
      (outline (path signal 120  3191 -1040  3191 -3821))
      (outline (path signal 120  3191 3821  3191 1040))
      (outline (path signal 120  3151 -1040  3151 -3835))
      (outline (path signal 120  3151 3835  3151 1040))
      (outline (path signal 120  3111 -1040  3111 -3850))
      (outline (path signal 120  3111 3850  3111 1040))
      (outline (path signal 120  3071 -1040  3071 -3863))
      (outline (path signal 120  3071 3863  3071 1040))
      (outline (path signal 120  3031 -1040  3031 -3877))
      (outline (path signal 120  3031 3877  3031 1040))
      (outline (path signal 120  2991 -1040  2991 -3889))
      (outline (path signal 120  2991 3889  2991 1040))
      (outline (path signal 120  2951 -1040  2951 -3902))
      (outline (path signal 120  2951 3902  2951 1040))
      (outline (path signal 120  2911 -1040  2911 -3914))
      (outline (path signal 120  2911 3914  2911 1040))
      (outline (path signal 120  2871 -1040  2871 -3925))
      (outline (path signal 120  2871 3925  2871 1040))
      (outline (path signal 120  2831 -1040  2831 -3936))
      (outline (path signal 120  2831 3936  2831 1040))
      (outline (path signal 120  2791 -1040  2791 -3947))
      (outline (path signal 120  2791 3947  2791 1040))
      (outline (path signal 120  2751 -1040  2751 -3957))
      (outline (path signal 120  2751 3957  2751 1040))
      (outline (path signal 120  2711 -1040  2711 -3967))
      (outline (path signal 120  2711 3967  2711 1040))
      (outline (path signal 120  2671 -1040  2671 -3976))
      (outline (path signal 120  2671 3976  2671 1040))
      (outline (path signal 120  2631 -1040  2631 -3985))
      (outline (path signal 120  2631 3985  2631 1040))
      (outline (path signal 120  2591 -1040  2591 -3994))
      (outline (path signal 120  2591 3994  2591 1040))
      (outline (path signal 120  2551 -1040  2551 -4002))
      (outline (path signal 120  2551 4002  2551 1040))
      (outline (path signal 120  2511 -1040  2511 -4010))
      (outline (path signal 120  2511 4010  2511 1040))
      (outline (path signal 120  2471 -1040  2471 -4017))
      (outline (path signal 120  2471 4017  2471 1040))
      (outline (path signal 120  2430 4024  2430 -4024))
      (outline (path signal 120  2390 4030  2390 -4030))
      (outline (path signal 120  2350 4037  2350 -4037))
      (outline (path signal 120  2310 4042  2310 -4042))
      (outline (path signal 120  2270 4048  2270 -4048))
      (outline (path signal 120  2230 4052  2230 -4052))
      (outline (path signal 120  2190 4057  2190 -4057))
      (outline (path signal 120  2150 4061  2150 -4061))
      (outline (path signal 120  2110 4065  2110 -4065))
      (outline (path signal 120  2070 4068  2070 -4068))
      (outline (path signal 120  2030 4071  2030 -4071))
      (outline (path signal 120  1990 4074  1990 -4074))
      (outline (path signal 120  1950 4076  1950 -4076))
      (outline (path signal 120  1910 4077  1910 -4077))
      (outline (path signal 120  1870 4079  1870 -4079))
      (outline (path signal 120  1830 4080  1830 -4080))
      (outline (path signal 120  1790 4080  1790 -4080))
      (outline (path signal 120  1750 4080  1750 -4080))
      (outline (path signal 100  -1276.76 2147.5  -1276.76 1347.5))
      (outline (path signal 100  -1676.76 1747.5  -876.759 1747.5))
      (outline (path signal 50  6000 0  5918.34 -829.134  5676.49 -1626.4  5283.75 -2361.17
            4755.2 -3005.2  4111.17 -3533.75  3376.41 -3926.49  2579.13 -4168.34
            1750 -4250  920.866 -4168.34  123.595 -3926.49  -611.173 -3533.75
            -1255.2 -3005.2  -1783.75 -2361.17  -2176.49 -1626.4  -2418.34 -829.134
            -2500 0  -2418.34 829.134  -2176.49 1626.4  -1783.75 2361.17
            -1255.2 3005.2  -611.173 3533.75  123.595 3926.49  920.866 4168.34
            1750 4250  2579.13 4168.34  3376.41 3926.49  4111.17 3533.75
            4755.2 3005.2  5283.75 2361.17  5676.49 1626.4  5918.34 829.134
            6000 0))
      (outline (path signal 120  5870 0  5790.84 -803.772  5556.38 -1576.66  5175.65 -2288.95
            4663.28 -2913.28  4038.95 -3425.66  3326.66 -3806.38  2553.77 -4040.84
            1750 -4120  946.228 -4040.84  173.344 -3806.38  -538.949 -3425.66
            -1163.28 -2913.28  -1675.65 -2288.95  -2056.38 -1576.66  -2290.84 -803.772
            -2370 0  -2290.84 803.772  -2056.38 1576.66  -1675.65 2288.95
            -1163.28 2913.28  -538.949 3425.66  173.344 3806.38  946.228 4040.84
            1750 4120  2553.77 4040.84  3326.66 3806.38  4038.95 3425.66
            4663.28 2913.28  5175.65 2288.95  5556.38 1576.66  5790.84 803.772
            5870 0))
      (outline (path signal 100  5750 0  5668.12 -805.194  5425.83 -1577.42  5033.05 -2285.07
            4505.87 -2899.17  3865.86 -3394.58  3139.22 -3751.01  2355.71 -3953.87
            1547.4 -3994.87  747.39 -3872.31  -11.577 -3591.22  -698.424 -3163.1
            -1285.03 -2605.49  -1747.39 -1941.21  -2066.56 -1197.45  -2229.48 -404.673
            -2229.48 404.673  -2066.56 1197.45  -1747.39 1941.21  -1285.03 2605.49
            -698.424 3163.1  -11.577 3591.22  747.39 3872.31  1547.4 3994.87
            2355.71 3953.87  3139.22 3751.01  3865.86 3394.58  4505.87 2899.17
            5033.05 2285.07  5425.83 1577.42  5668.12 805.194  5750 0))
      (pin Round[A]Pad_1600_um 2 3500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_6000_um
      (shape (circle F.Cu 6000))
      (shape (circle B.Cu 6000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1000x1450_250.951_um
      (shape (polygon F.Cu 0  293.577 722.138  335.83 710.817  375.475 692.33  411.308 667.24
            442.24 636.308  467.33 600.476  485.817 560.83  497.138 518.577
            500.951 475  500.951 -475  497.138 -518.577  485.817 -560.83
            467.33 -600.475  442.24 -636.308  411.308 -667.24  375.476 -692.33
            335.83 -710.817  293.577 -722.138  250 -725.951  -250 -725.951
            -293.577 -722.138  -335.83 -710.817  -375.475 -692.33  -411.308 -667.24
            -442.24 -636.308  -467.33 -600.476  -485.817 -560.83  -497.138 -518.577
            -500.951 -475  -500.951 475  -497.138 518.577  -485.817 560.83
            -467.33 600.475  -442.24 636.308  -411.308 667.24  -375.476 692.33
            -335.83 710.817  -293.577 722.138  -250 725.951  250 725.951
            293.577 722.138))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.95_um
      (shape (polygon F.Cu 0  306.078 697.139  348.331 685.817  387.976 667.33  423.809 642.24
            454.74 611.309  479.83 575.476  498.317 535.831  509.639 493.578
            513.451 450.001  513.451 -450.001  509.639 -493.578  498.317 -535.831
            479.83 -575.476  454.74 -611.309  423.809 -642.24  387.976 -667.33
            348.331 -685.817  306.078 -697.139  262.501 -700.951  -262.501 -700.951
            -306.078 -697.139  -348.331 -685.817  -387.976 -667.33  -423.809 -642.24
            -454.74 -611.309  -479.83 -575.476  -498.317 -535.831  -509.639 -493.578
            -513.451 -450.001  -513.451 450.001  -509.639 493.578  -498.317 535.831
            -479.83 575.476  -454.74 611.309  -423.809 642.24  -387.976 667.33
            -348.331 685.817  -306.078 697.139  -262.501 700.951  262.501 700.951
            306.078 697.139))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_1200:600_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C14-1 U5-16 U10-8 U10-4 U9-8 U9-4 U4-20 R8-2 R7-2 R6-2 R5-2 R4-2 J2-7
        JP1-2 U8-20 U7-16 U6-14 U3-20 U2-2 U1-1 R3-2 C9-2 C7-1 C3-1 C2-1 C29-1 C22-1
        C21-1 C19-1 C18-1 C17-1 C16-1 U22-24 C1-1 C4-1 J4-1 J4-3 J3-40)
    )
    (net GND
      (pins C14-2 U5-13 U5-26 U5-3 U10-1 U9-1 U4-10 U4-17 J2-8 J2-0 J2-0@1 C13-2 C12-2
        C11-2 C10-2 U8-10 U7-8 U6-7 U3-10 U3-19 J5-5 J5-0 J5-0@1 U2-11 U1-3 R2-1 C8-2
        C7-2 C32-2 C30-2 C3-2 C2-2 C29-2 C22-2 C21-2 C19-2 C18-2 C17-2 C16-2 U22-12
        U22-11 U22-13 C1-2 C4-2 J4-2 J4-4 J4-6 J4-8 J3-38 J3-30 J3-7)
    )
    (net ~F_OUT~
      (pins U22-1 J3-11)
    )
    (net "Net-(C5-Pad2)"
      (pins U5-2 C5-2)
    )
    (net "Net-(C5-Pad1)"
      (pins U5-1 C5-1)
    )
    (net "Net-(C6-Pad2)"
      (pins U5-27 C6-2)
    )
    (net "Net-(C6-Pad1)"
      (pins U5-28 C6-1)
    )
    (net "Net-(C8-Pad1)"
      (pins U5-14 C8-1)
    )
    (net "Net-(C9-Pad1)"
      (pins U5-15 C9-1)
    )
    (net -12V
      (pins J12-2 U1-2 C32-1 C30-1)
    )
    (net "Net-(J1-Pad8)"
      (pins J12-1 J1-8)
    )
    (net F_D2
      (pins U4-14 U8-14 U7-13 U7-12 U3-4 J3-31)
    )
    (net F_D0
      (pins U4-18 U8-18 U7-4 U3-2 J3-29)
    )
    (net F_D5
      (pins U4-7 U8-7 U3-7 J3-27)
    )
    (net F_D3
      (pins U4-12 U8-12 U3-5 J3-25)
    )
    (net F_D6
      (pins U4-5 U8-5 U3-8 J3-23)
    )
    (net F_D1
      (pins U4-16 U8-16 U7-5 U3-3 J3-21)
    )
    (net F_D7
      (pins U4-3 U8-3 U3-9 J3-19)
    )
    (net F_D4
      (pins U4-9 U8-9 U3-6 J3-17)
    )
    (net "Net-(JP1-Pad1)"
      (pins U5-21 JP1-1 R2-2)
    )
    (net "Net-(R3-Pad1)"
      (pins U7-1 R3-1)
    )
    (net D0
      (pins U3-18 U2-4 U1-12 U1-26)
    )
    (net D1
      (pins U3-17 U2-5 U1-11 U1-27)
    )
    (net D2
      (pins U3-16 U2-6 U1-10 U1-28)
    )
    (net D3
      (pins U3-15 U2-7 U1-35 U1-13 U1-29 U1-9)
    )
    (net FT
      (pins U2-17 U1-40)
    )
    (net RXD
      (pins U5-6 U8-8 U8-6 U8-4 U8-2 U1-20)
    )
    (net D7
      (pins U3-11 U2-13 U1-39 U1-19 U1-33 U1-5)
    )
    (net D6
      (pins U3-12 U2-14 U1-38 U1-32 U1-6 U1-22)
    )
    (net "~EB-in~"
      (pins U6-9 U1-18 U1-4 U22-19)
    )
    (net D5
      (pins U3-13 U2-15 U1-37 U1-15 U1-31 U1-7)
    )
    (net FR
      (pins U2-3 U1-17)
    )
    (net D4
      (pins U3-14 U2-16 U1-36 U1-14 U1-30 U1-8)
    )
    (net "~EA-in~"
      (pins U6-10 U1-16 U22-18)
    )
    (net "EA-out"
      (pins U7-9 U1-34 U22-17)
    )
    (net "Net-(U1-Pad25)"
      (pins U6-1 U1-25)
    )
    (net "Net-(U2-Pad18)"
      (pins Y1-1 U2-18)
    )
    (net BRG
      (pins U2-8 U2-12 U22-16)
    )
    (net "Net-(U2-Pad1)"
      (pins Y1-2 U2-1)
    )
    (net "RI-H"
      (pins U5-12 J5-9)
    )
    (net RTS
      (pins U5-25 U7-7)
    )
    (net "DCD-H"
      (pins U5-11 J5-1)
    )
    (net DTR
      (pins U5-24 U7-2)
    )
    (net "RXD-H"
      (pins U5-10 J5-2)
    )
    (net CTS
      (pins U5-23 U8-17)
    )
    (net "TXD-H"
      (pins U5-9 J5-3)
    )
    (net DSR
      (pins U5-22 U8-15)
    )
    (net RI
      (pins U5-8 U8-11)
    )
    (net DCD
      (pins U5-7 U8-13)
    )
    (net "RTS-H"
      (pins U5-20 J5-7)
    )
    (net "CTS-H"
      (pins U5-19 J5-8)
    )
    (net TXD
      (pins U5-5 U6-6)
    )
    (net "DTR-H"
      (pins U5-18 J5-4)
    )
    (net "DSR-H"
      (pins U5-17 J5-6)
    )
    (net "Net-(U3-Pad1)"
      (pins U6-11 U3-1)
    )
    (net "Net-(U6-Pad12)"
      (pins U6-13 U6-12 U6-8)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-5 U6-4 U6-3)
    )
    (net "Net-(U6-Pad2)"
      (pins U7-10 U6-2)
    )
    (net "~E8-in~"
      (pins U8-19 U8-1 U22-15)
    )
    (net "Net-(C10-Pad1)"
      (pins U9-5 C10-1)
    )
    (net "Net-(C11-Pad1)"
      (pins U9-7 U9-6 J2-5 C11-1)
    )
    (net "Net-(C12-Pad1)"
      (pins U10-5 C12-1)
    )
    (net "Net-(C13-Pad1)"
      (pins U10-7 U10-6 J2-9 C13-1)
    )
    (net "Net-(D1-Pad2)"
      (pins JP2-2 D2-2 D1-2)
    )
    (net "Net-(D1-Pad1)"
      (pins U4-8 R5-1 J2-4 D1-1)
    )
    (net "Net-(D2-Pad1)"
      (pins U4-6 R6-1 J2-3 D2-1)
    )
    (net "Net-(J2-Pad2)"
      (pins U4-4 R7-1 J2-2)
    )
    (net "Net-(J2-Pad1)"
      (pins U4-2 R8-1 J2-1)
    )
    (net "Net-(J2-Pad6)"
      (pins U4-11 R4-1 JP2-1 J2-6)
    )
    (net F_A2
      (pins U22-5 J3-39)
    )
    (net F_A6
      (pins U22-9 J3-37)
    )
    (net F_A5
      (pins U22-8 J3-36)
    )
    (net F_A7
      (pins U22-10 J3-35)
    )
    (net F_A3
      (pins U22-6 J3-33)
    )
    (net F_A4
      (pins U22-7 J3-32)
    )
    (net F_A1
      (pins U22-4 J3-28)
    )
    (net F_A0
      (pins U22-3 J3-26)
    )
    (net ~F_IN~
      (pins U22-2 J3-20)
    )
    (net "~EB-out~"
      (pins U1-23 U22-20)
    )
    (net "E8-out"
      (pins U1-21 U22-14)
    )
    (net JSTK
      (pins U4-19 U4-1 U22-23)
    )
    (net "Net-(U10-Pad3)"
      (pins U10-3 U4-15)
    )
    (net "Net-(U4-Pad13)"
      (pins U9-3 U4-13)
    )
    (net ~PADTRG~
      (pins U10-2 U9-2 U22-22)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1)
    )
    (net "Net-(J3-Pad34)"
      (pins J3-34)
    )
    (net "Net-(J3-Pad24)"
      (pins J3-24)
    )
    (net "Net-(J3-Pad22)"
      (pins J3-22)
    )
    (net "Net-(J3-Pad18)"
      (pins J3-18)
    )
    (net "Net-(J3-Pad16)"
      (pins J3-16)
    )
    (net "Net-(J3-Pad15)"
      (pins J3-15)
    )
    (net "Net-(J3-Pad14)"
      (pins J3-14)
    )
    (net "Net-(J3-Pad13)"
      (pins J3-13)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6)
    )
    (net "Net-(J3-Pad5)"
      (pins J3-5)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1)
    )
    (net -5V
      (pins J4-5)
    )
    (net +12V
      (pins J4-7)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U5-Pad4)"
      (pins U5-4)
    )
    (net "Net-(U7-Pad15)"
      (pins U7-15)
    )
    (net "Net-(U7-Pad14)"
      (pins U7-14)
    )
    (net "Net-(U7-Pad6)"
      (pins U7-6)
    )
    (net "Net-(U7-Pad11)"
      (pins U7-11)
    )
    (net "Net-(U7-Pad3)"
      (pins U7-3)
    )
    (net "Net-(U22-Pad21)"
      (pins U22-21)
    )
    (class kicad_default "" +12V -12V -5V BRG CTS "CTS-H" D0 D1 D2 D3 D4 D5
      D6 D7 DCD "DCD-H" DSR "DSR-H" DTR "DTR-H" "E8-out" "EA-out" FR FT F_A0
      F_A1 F_A2 F_A3 F_A4 F_A5 F_A6 F_A7 F_D0 F_D1 F_D2 F_D3 F_D4 F_D5 F_D6
      F_D7 JSTK "Net-(C10-Pad1)" "Net-(C11-Pad1)" "Net-(C12-Pad1)" "Net-(C13-Pad1)"
      "Net-(C5-Pad1)" "Net-(C5-Pad2)" "Net-(C6-Pad1)" "Net-(C6-Pad2)" "Net-(C8-Pad1)"
      "Net-(C9-Pad1)" "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)" "Net-(J1-Pad1)"
      "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)"
      "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad6)"
      "Net-(J3-Pad1)" "Net-(J3-Pad10)" "Net-(J3-Pad12)" "Net-(J3-Pad13)" "Net-(J3-Pad14)"
      "Net-(J3-Pad15)" "Net-(J3-Pad16)" "Net-(J3-Pad18)" "Net-(J3-Pad2)" "Net-(J3-Pad22)"
      "Net-(J3-Pad24)" "Net-(J3-Pad3)" "Net-(J3-Pad34)" "Net-(J3-Pad4)" "Net-(J3-Pad5)"
      "Net-(J3-Pad6)" "Net-(J3-Pad8)" "Net-(J3-Pad9)" "Net-(JP1-Pad1)" "Net-(R3-Pad1)"
      "Net-(U1-Pad24)" "Net-(U1-Pad25)" "Net-(U10-Pad3)" "Net-(U2-Pad1)" "Net-(U2-Pad10)"
      "Net-(U2-Pad18)" "Net-(U2-Pad9)" "Net-(U22-Pad21)" "Net-(U3-Pad1)" "Net-(U4-Pad13)"
      "Net-(U5-Pad4)" "Net-(U6-Pad12)" "Net-(U6-Pad2)" "Net-(U6-Pad3)" "Net-(U7-Pad11)"
      "Net-(U7-Pad14)" "Net-(U7-Pad15)" "Net-(U7-Pad3)" "Net-(U7-Pad6)" RI
      "RI-H" RTS "RTS-H" RXD "RXD-H" TXD "TXD-H" "~E8-in~" "~EA-in~" "~EB-in~"
      "~EB-out~" ~F_IN~ ~F_OUT~ ~PADTRG~
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 127)
        (clearance 127.1)
      )
    )
    (class PWR +5V GND
      (circuit
        (use_via Via[0-1]_1200:600_um)
      )
      (rule
        (width 127)
        (clearance 127.1)
      )
    )
  )
  (wiring
  )
)
