MIG: 12:32:22 : Running customizer.xit
MIG: 12:32:22 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:32:22 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0
MIG: 12:32:22 : synp_flow:  -- synthesis_mode: Other
MIG: 12:32:22 : outputDirectory: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/_tmp/
MIG: 12:32:22 : vivado_mode: xpg_bd
MIG: 12:32:22 :  locked false  
MIG: 12:32:22 : HDL Language: Verilog
MIG: 12:32:22 : compInfo: false
MIG: 12:32:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:32:22 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 12:32:22 : I am in catch area
MIG: 12:32:22 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 12:41:52 : Prasad before: xmlPropertyPrj -- .prj
MIG: 12:41:52 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 12:41:52 : XML_INPUT_FILE: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:41:52 : Component_Name: PCIe_mig_7series_0_0
MIG: 12:41:52 : Moving PCIe_mig_7series_0_0 ...
MIG: 12:41:52 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 12:41:52 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 12:41:52 : Sending back 0
MIG: 12:41:52 : xml_input_file: mig_a.prj
MIG: 12:41:52 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:41:52 : xml_input_file: mig_a.prj
MIG: 12:41:52 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_a.prj
MIG: 12:41:52 : In updateAllModelParams
MIG: 12:41:52 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 12:41:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:41:52 : XGUI hdlLanguage: Verilog
MIG: 12:41:52 : xgui vivado_mode: xpg_bd
MIG: 12:41:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:41:52 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 12:41:53 : 1
MIG: 12:41:53 : Inside fn mem: DDR3
MIG: 12:41:53 : detect_uiclk: 100000000
MIG: 12:41:53 : cntrl:  memtype: DDR3
MIG: 12:41:53 : 800
MIG: 12:41:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:41:53 : 
MIG: 12:41:53 : 1
MIG: 12:41:53 : 100000000
MIG: 12:41:53 : 
MIG: 12:41:53 :  polarity_value: 1
MIG: 12:41:53 : 
MIG: 12:41:53 : 
MIG: 12:41:53 : cntrl:  memtype: DDR3
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:41:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 12:41:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:41:53 : 4
MIG: 12:41:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 12:41:53 : 32
MIG: 12:41:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 12:41:53 : 4
MIG: 12:41:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 12:41:53 : 2
MIG: 12:41:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: ECC ==> OFF
MIG: 12:41:53 : 32
MIG: 12:41:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 12:41:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:41:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:41:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:41:53 : 15
MIG: 12:41:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:41:53 : 29
MIG: 12:41:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:41:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:41:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:41:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:41:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:41:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:41:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:41:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:41:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:41:53 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 12:41:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:41:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:41:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:41:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:41:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:41:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:41:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:41:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:41:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:41:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:41:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 12:41:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:41:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:41:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:41:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:41:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:41:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:41:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:41:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:41:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:41:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 12:41:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 12:41:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 12:41:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 12:41:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 12:41:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:41:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:41:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:41:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 12:41:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:41:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 12:41:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 12:41:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 12:41:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 12:41:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 12:41:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 12:41:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 12:41:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 12:41:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:41:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:41:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:41:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:41:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:41:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:41:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:41:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:41:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:41:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:41:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:41:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:41:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:41:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:41:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:41:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:41:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:41:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:41:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:41:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:41:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:41:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:41:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:41:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:41:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:41:53 : 4
MIG: 12:41:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:41:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:41:53 : 1073741824
MIG: 12:41:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:41:53 : 30
MIG: 12:41:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:41:53 : 256
MIG: 12:41:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 12:41:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:41:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:41:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:41:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:41:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:41:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:41:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:41:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:41:53 : 
MIG: 12:41:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:41:53 : 
MIG: 12:41:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:41:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:41:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:41:53 : NOBUF
MIG: 12:41:53 : NONE
MIG: 12:41:53 : 
MIG: 12:41:53 : Same Interface
MIG: 14:05:09 : Running customizer.xit
MIG: 14:05:09 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 14:05:09 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0
MIG: 14:05:09 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:09 : outputDirectory: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/_tmp/
MIG: 14:05:09 : vivado_mode: xpg_bd
MIG: 14:05:09 :  locked false  
MIG: 14:05:09 : HDL Language: Verilog
MIG: 14:05:09 : compInfo: false
MIG: 14:05:09 : Vivado Options xc7a100t fgg484 -2
MIG: 14:05:09 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:05:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:05:09 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:05:09 : I am in catch area
MIG: 14:05:09 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:54 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 14:05:54 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 14:05:54 : XML_INPUT_FILE: c:/Users/ALINX000008/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5424-ALINX000008-PC/coregen/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:05:54 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:05:54 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:05:55 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:05:55 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:55 : Sending back 0
MIG: 14:05:55 : xml_input_file: mig_b.prj
MIG: 14:05:55 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:05:55 : xml_input_file: mig_b.prj
MIG: 14:05:55 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:05:55 : In updateAllModelParams
MIG: 14:05:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:05:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:05:55 : XGUI hdlLanguage: Verilog
MIG: 14:05:55 : xgui vivado_mode: xpg_bd
MIG: 14:05:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:05:55 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:05:56 : 
MIG: 14:05:56 : Inside fn mem: DDR3
MIG: 14:05:56 : detect_uiclk: 100000000
MIG: 14:05:56 : cntrl:  memtype: DDR3
MIG: 14:05:56 : 
MIG: 14:05:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 :  polarity_value: 1
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : cntrl:  memtype: DDR3
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:05:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:05:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: ECC ==> OFF
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:05:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:05:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:05:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:05:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:05:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:05:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:05:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:05:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:05:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:05:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:05:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:05:56 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:05:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:05:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:05:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:05:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:05:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:05:56 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:05:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:05:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:05:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:05:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:05:56 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:05:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:05:56 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:05:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:05:56 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:05:56 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:05:56 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:05:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:05:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:05:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:05:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:05:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:05:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:05:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:05:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:05:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:05:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:05:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:05:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:05:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:05:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:05:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:05:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:05:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:05:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:05:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:05:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:05:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:05:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:05:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:05:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:05:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:05:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:05:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:05:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:05:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:05:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:05:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:05:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:05:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:05:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:05:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:05:56 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:05:56 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:05:56 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:05:56 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:05:56 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:05:56 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:05:56 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:05:56 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:05:56 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:05:56 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:05:56 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:05:56 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:05:56 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:05:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:05:56 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:05:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:05:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:05:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:05:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:05:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:05:56 : 
MIG: 14:05:56 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:05:56 : 
MIG: 14:05:56 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:05:56 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:05:56 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : 
MIG: 14:05:56 : Same Interface
MIG: 14:12:55 : Running synthesis.xit
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:55 : Running vlog_synth_rpr.xit
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:55 : Running simulation.xit
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:12:55 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:56 : Running implementation.xit
MIG: 14:12:56 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:12:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:21:58 : Running synthesis.xit
MIG: 14:21:58 : ################# RUNNING MIG BATCH ###################
MIG: 14:21:58 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:21:58 : synp_flow:  -- synthesis_mode: Other
MIG: 14:21:58 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:21:58 : vivado_mode: xpg_bd
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 1
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 : isPortInterface: 0
MIG: 14:21:58 :  locked false  
MIG: 14:21:58 : HDL Language: Verilog
MIG: 14:21:58 : compInfo: false
MIG: 14:21:58 : Vivado Options xc7a100t fgg484 -2
MIG: 14:21:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:21:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:21:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:21:58 : I am in catch area
MIG: 14:21:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:22:06 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:22:06 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:22:06 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:22:06 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:22:06 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:22:06 : Running vlog_synth_rpr.xit
MIG: 14:22:06 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:22:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:22:06 : Running simulation.xit
MIG: 14:22:06 : ################# RUNNING MIG BATCH ###################
MIG: 14:22:06 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:22:06 : synp_flow:  -- synthesis_mode: Other
MIG: 14:22:06 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:22:06 : vivado_mode: xpg_bd
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 1
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 : isPortInterface: 0
MIG: 14:22:06 :  locked false  
MIG: 14:22:06 : HDL Language: Verilog
MIG: 14:22:06 : compInfo: false
MIG: 14:22:06 : Vivado Options xc7a100t fgg484 -2
MIG: 14:22:06 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:22:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:22:06 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:22:06 : I am in catch area
MIG: 14:22:06 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:22:13 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:22:13 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:22:13 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:22:14 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:22:14 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:22:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:22:14 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:22:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:22:14 : Running implementation.xit
MIG: 14:22:14 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:22:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:37:16 : xml_input_file: mig_b.prj
MIG: 14:37:16 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:16 : In updateAllModelParams
MIG: 14:37:16 : XGUI hdlLanguage: Verilog
MIG: 14:37:16 : xgui vivado_mode: xpg_bd
MIG: 14:37:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:37:16 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:37:16 : 
MIG: 14:37:16 : Inside fn mem: DDR3
MIG: 14:37:16 : detect_uiclk: 100000000
MIG: 14:37:16 : cntrl:  memtype: DDR3
MIG: 14:37:16 : 
MIG: 14:37:16 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 :  polarity_value: 1
MIG: 14:37:16 : 
MIG: 14:37:16 : 
MIG: 14:37:16 : cntrl:  memtype: DDR3
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:37:16 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:37:16 : 
MIG: 14:37:16 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:37:16 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:37:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:37:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: ECC ==> OFF
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:37:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:37:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:37:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:37:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:37:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:37:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:37:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:37:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:37:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:37:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:37:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:37:17 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:37:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:37:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:37:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:37:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:37:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:37:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:37:17 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:37:17 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:37:17 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:37:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:37:17 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:37:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:37:17 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:37:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:37:17 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:37:17 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:37:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:37:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:37:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:37:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:37:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:37:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:37:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:37:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:37:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:37:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:37:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:37:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:37:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:37:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:37:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:37:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:37:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:37:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:37:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:37:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:37:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:37:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:37:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:37:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:37:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:37:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:37:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:37:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:37:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:37:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:37:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:37:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:37:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:37:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:37:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:37:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:37:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:37:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:37:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:37:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:37:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:37:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:37:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:37:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:37:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:37:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:37:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:37:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:37:17 : 1
MIG: 14:37:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:37:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:37:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:37:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:37:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:37:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:37:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:37:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:37:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:37:17 : 
MIG: 14:37:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:37:17 : 
MIG: 14:37:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:37:17 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:37:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:37:17 : 
MIG: 14:37:17 : 
MIG: 14:37:17 : 
MIG: 14:37:17 : Same Interface
MIG: 14:37:17 : xml_input_file: mig_b.prj
MIG: 14:37:17 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:17 : xml_input_file: mig_b.prj
MIG: 14:37:17 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:17 : In updateAllModelParams
MIG: 14:37:17 : XGUI hdlLanguage: Verilog
MIG: 14:37:17 : xgui vivado_mode: xpg_bd
MIG: 14:37:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:37:17 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:37:18 : 
MIG: 14:37:18 : Inside fn mem: DDR3
MIG: 14:37:18 : detect_uiclk: 100000000
MIG: 14:37:18 : cntrl:  memtype: DDR3
MIG: 14:37:18 : 
MIG: 14:37:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 :  polarity_value: 1
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : cntrl:  memtype: DDR3
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:37:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:37:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: ECC ==> OFF
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:37:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:37:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:37:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:37:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:37:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:37:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:37:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:37:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:37:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:37:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:37:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:37:18 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:37:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:37:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:37:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:37:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:37:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:37:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:37:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:37:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:37:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:37:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:37:18 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:37:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:37:18 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:37:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:37:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:37:18 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:37:18 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:37:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:37:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:37:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:37:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:37:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:37:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:37:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:37:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:37:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:37:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:37:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:37:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:37:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:37:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:37:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:37:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:37:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:37:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:37:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:37:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:37:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:37:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:37:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:37:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:37:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:37:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:37:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:37:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:37:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:37:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:37:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:37:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:37:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:37:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:37:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:37:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:37:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:37:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:37:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:37:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:37:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:37:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:37:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:37:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:37:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:37:18 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:37:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:37:18 : 5
MIG: 14:37:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 5
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:37:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:37:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:37:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:37:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:37:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:37:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:37:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:37:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:37:18 : 
MIG: 14:37:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:37:18 : 
MIG: 14:37:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:37:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:37:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : 
MIG: 14:37:18 : Same Interface
MIG: 14:37:18 : xml_input_file: mig_b.prj
MIG: 14:37:18 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:20 : xml_input_file: mig_b.prj
MIG: 14:37:20 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:37:20 : In updateAllModelParams
MIG: 14:37:20 : XGUI hdlLanguage: Verilog
MIG: 14:37:20 : xgui vivado_mode: xpg_bd
MIG: 14:37:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:37:20 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 14:37:21 : 
MIG: 14:37:21 : Inside fn mem: DDR3
MIG: 14:37:21 : detect_uiclk: 100000000
MIG: 14:37:21 : cntrl:  memtype: DDR3
MIG: 14:37:21 : 
MIG: 14:37:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 :  polarity_value: 1
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : cntrl:  memtype: DDR3
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:37:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 14:37:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: ECC ==> OFF
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 14:37:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:37:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:37:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 14:37:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 14:37:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:37:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:37:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:37:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:37:21 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:37:21 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:37:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:37:21 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 14:37:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:37:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:37:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:37:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:37:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:37:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:37:21 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 14:37:21 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 14:37:21 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:37:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:37:21 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 14:37:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 14:37:21 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 14:37:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:37:21 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 14:37:21 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 14:37:21 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:37:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:37:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:37:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:37:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 14:37:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 14:37:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 14:37:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 14:37:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 14:37:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:37:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 14:37:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:37:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 14:37:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:37:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 14:37:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 14:37:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 14:37:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 14:37:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 14:37:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 14:37:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 14:37:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 14:37:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:37:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:37:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:37:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:37:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 14:37:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:37:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:37:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:37:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:37:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:37:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:37:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:37:21 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:37:21 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:37:21 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:37:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:37:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:37:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:37:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:37:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:37:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:37:21 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:37:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:37:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:37:21 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:37:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:37:21 : 1
MIG: 14:37:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 14:37:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:37:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:37:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:37:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:37:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:37:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:37:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:37:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:37:21 : 
MIG: 14:37:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:37:21 : 
MIG: 14:37:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:37:21 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 14:37:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : 
MIG: 14:37:21 : Same Interface
MIG: 14:37:21 : xml_input_file: mig_b.prj
MIG: 14:37:21 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:38:49 : Running synthesis.xit
MIG: 14:38:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:38:49 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:38:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:38:49 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:38:49 : vivado_mode: xpg_bd
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 1
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 : isPortInterface: 0
MIG: 14:38:49 :  locked false  
MIG: 14:38:49 : HDL Language: Verilog
MIG: 14:38:49 : compInfo: false
MIG: 14:38:49 : Vivado Options xc7a100t fgg484 -2
MIG: 14:38:49 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:38:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:38:49 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:38:49 : I am in catch area
MIG: 14:38:49 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:38:56 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:38:56 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:38:56 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:38:56 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:38:56 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:38:57 : Running vlog_synth_rpr.xit
MIG: 14:38:57 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:38:57 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:38:57 : Running simulation.xit
MIG: 14:38:57 : ################# RUNNING MIG BATCH ###################
MIG: 14:38:57 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:38:57 : synp_flow:  -- synthesis_mode: Other
MIG: 14:38:57 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:38:57 : vivado_mode: xpg_bd
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 1
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 : isPortInterface: 0
MIG: 14:38:57 :  locked false  
MIG: 14:38:57 : HDL Language: Verilog
MIG: 14:38:57 : compInfo: false
MIG: 14:38:57 : Vivado Options xc7a100t fgg484 -2
MIG: 14:38:57 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:38:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:38:57 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:38:57 : I am in catch area
MIG: 14:38:57 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:39:04 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:39:04 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:39:04 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:39:04 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:39:04 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:39:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:39:04 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:39:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:39:05 : Running implementation.xit
MIG: 14:39:05 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:39:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:23:16 : xml_input_file: mig_b.prj
MIG: 18:23:16 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:23:16 : xml_input_file: mig_b.prj
MIG: 18:23:16 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:29:46 : xml_input_file: mig_b.prj
MIG: 18:29:46 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:29:46 : In updateAllModelParams
MIG: 18:29:46 : XGUI hdlLanguage: Verilog
MIG: 18:29:46 : xgui vivado_mode: xpg_bd
MIG: 18:29:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:29:46 : Reading D:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 18:29:47 : 
MIG: 18:29:47 : Inside fn mem: DDR3
MIG: 18:29:47 : detect_uiclk: 100000000
MIG: 18:29:47 : cntrl:  memtype: DDR3
MIG: 18:29:47 : 
MIG: 18:29:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 :  polarity_value: 1
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : cntrl:  memtype: DDR3
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:29:47 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:29:47 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: ECC ==> OFF
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:29:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:29:47 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:29:47 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:29:47 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:29:47 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:29:47 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:29:47 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:29:47 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:29:47 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:29:47 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:29:47 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 18:29:47 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:29:47 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:29:47 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:29:47 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:29:47 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:29:47 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:29:47 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:29:47 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:29:47 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:29:47 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:29:47 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:29:47 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:29:47 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:29:47 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:29:47 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:29:47 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:29:47 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:29:47 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:29:47 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:29:47 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:29:47 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:29:47 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 18:29:47 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 18:29:47 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 18:29:47 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 18:29:47 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 18:29:47 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:29:47 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:29:47 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 18:29:47 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 18:29:47 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:29:47 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 18:29:47 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 18:29:47 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 18:29:47 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 18:29:47 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 18:29:47 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 18:29:47 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 18:29:47 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 18:29:47 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:29:47 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:29:47 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:29:47 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:29:47 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:29:47 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:29:47 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:29:47 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:29:47 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:29:47 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:29:47 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:29:47 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:29:47 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:29:47 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:29:47 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:29:47 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:29:47 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:29:47 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:29:47 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:29:47 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:29:47 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:29:47 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:29:47 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:29:47 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:29:47 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:29:47 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:29:47 : 4
MIG: 18:29:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 18:29:47 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:29:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:29:47 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:29:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:29:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:29:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:29:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:29:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:29:47 : 
MIG: 18:29:47 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:29:47 : 
MIG: 18:29:47 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:29:47 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:29:47 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : 
MIG: 18:29:47 : Same Interface
MIG: 18:29:47 : xml_input_file: mig_b.prj
MIG: 18:29:47 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:29:58 : Running synthesis.xit
MIG: 18:29:58 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:29:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:29:58 : ERR:             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> 
MIG: 18:29:58 : ################# RUNNING MIG BATCH ###################
MIG: 18:29:58 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 18:29:58 : synp_flow:  -- synthesis_mode: Other
MIG: 18:29:58 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 18:29:58 : vivado_mode: xpg_bd
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 1
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 : isPortInterface: 0
MIG: 18:29:58 :  locked false  
MIG: 18:29:58 : HDL Language: Verilog
MIG: 18:29:58 : compInfo: false
MIG: 18:29:58 : Vivado Options xc7a100t fgg484 -2
MIG: 18:29:58 : 1: xc7a100t 2: fgg484 3: -2
MIG: 18:29:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:29:58 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 18:29:58 : I am in catch area
MIG: 18:29:58 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 18:30:07 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 18:30:07 : Component_Name: PCIe_mig_7series_0_0
MIG: 18:30:07 : Moving PCIe_mig_7series_0_0 ...
MIG: 18:30:07 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 18:30:07 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 18:30:07 : Running vlog_synth_rpr.xit
MIG: 18:30:07 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:30:07 : Running simulation.xit
MIG: 18:30:07 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:30:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:30:08 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:30:08 : Running implementation.xit
MIG: 18:30:08 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 18:30:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:37 : Running synthesis.xit
MIG: 14:53:37 : ################# RUNNING MIG BATCH ###################
MIG: 14:53:37 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 14:53:37 : synp_flow:  -- synthesis_mode: Other
MIG: 14:53:37 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 14:53:37 : vivado_mode: xpg_bd
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:37 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 1
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 : isPortInterface: 0
MIG: 14:53:38 :  locked false  
MIG: 14:53:38 : HDL Language: Verilog
MIG: 14:53:38 : compInfo: false
MIG: 14:53:38 : Vivado Options xc7a100t fgg484 -2
MIG: 14:53:38 : 1: xc7a100t 2: fgg484 3: -2
MIG: 14:53:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:53:38 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 14:53:38 : I am in catch area
MIG: 14:53:38 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 14:53:47 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:53:47 : Component_Name: PCIe_mig_7series_0_0
MIG: 14:53:47 : Moving PCIe_mig_7series_0_0 ...
MIG: 14:53:47 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 14:53:47 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 14:53:48 : Running vlog_synth_rpr.xit
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:48 : Running simulation.xit
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:53:48 : Running implementation.xit
MIG: 14:53:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 14:53:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:57:45 : Running synthesis.xit
MIG: 15:57:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:57:45 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:57:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:57:45 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:57:45 : vivado_mode: xpg_bd
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:45 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 1
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 : isPortInterface: 0
MIG: 15:57:46 :  locked false  
MIG: 15:57:46 : HDL Language: Verilog
MIG: 15:57:46 : compInfo: false
MIG: 15:57:46 : Vivado Options xc7a100t fgg484 -2
MIG: 15:57:46 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:57:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:57:46 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:57:46 : I am in catch area
MIG: 15:57:46 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:57:56 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:57:56 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:57:56 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:57:56 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:57:56 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:57:56 : Running vlog_synth_rpr.xit
MIG: 15:57:56 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:57:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:57:56 : Running simulation.xit
MIG: 15:57:56 : ################# RUNNING MIG BATCH ###################
MIG: 15:57:56 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:57:56 : synp_flow:  -- synthesis_mode: Other
MIG: 15:57:56 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:57:56 : vivado_mode: xpg_bd
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 1
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 : isPortInterface: 0
MIG: 15:57:56 :  locked false  
MIG: 15:57:56 : HDL Language: Verilog
MIG: 15:57:56 : compInfo: false
MIG: 15:57:56 : Vivado Options xc7a100t fgg484 -2
MIG: 15:57:56 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:57:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:57:56 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:57:56 : I am in catch area
MIG: 15:57:56 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:58:03 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:58:03 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:58:03 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:58:03 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:58:03 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:58:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:58:04 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:58:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:58:04 : Running implementation.xit
MIG: 15:58:04 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:58:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:22:00 : xml_input_file: mig_b.prj
MIG: 16:22:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:22:00 : xml_input_file: mig_b.prj
MIG: 16:22:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:00:31 : xml_input_file: mig_b.prj
MIG: 17:00:31 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:00:31 : xml_input_file: mig_b.prj
MIG: 17:00:31 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 17:14:02 : Running synthesis.xit
MIG: 17:14:02 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:02 : Running vlog_synth_rpr.xit
MIG: 17:14:02 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:02 : Running simulation.xit
MIG: 17:14:02 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:14:03 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:14:03 : Running implementation.xit
MIG: 17:14:03 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 17:14:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:29:08 : xml_input_file: mig_b.prj
MIG: 20:29:08 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 20:29:08 : xml_input_file: mig_b.prj
MIG: 20:29:08 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 08:55:25 : xml_input_file: mig_b.prj
MIG: 08:55:25 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 08:55:25 : xml_input_file: mig_b.prj
MIG: 08:55:25 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:08:48 : Running synthesis.xit
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Running vlog_synth_rpr.xit
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Running simulation.xit
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:08:48 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:49 : Running implementation.xit
MIG: 15:08:49 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:08:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:42 : Running synthesis.xit
MIG: 15:19:42 : ################# RUNNING MIG BATCH ###################
MIG: 15:19:42 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 15:19:42 : synp_flow:  -- synthesis_mode: Other
MIG: 15:19:42 : outputDirectory: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 15:19:42 : vivado_mode: xpg_bd
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:42 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 1
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 : isPortInterface: 0
MIG: 15:19:43 :  locked false  
MIG: 15:19:43 : HDL Language: Verilog
MIG: 15:19:43 : compInfo: false
MIG: 15:19:43 : Vivado Options xc7a100t fgg484 -2
MIG: 15:19:43 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:19:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:19:43 : xilinx_path: C:/Xilinx/Vivado/2017.2/ids_lite/ISE
MIG: 15:19:43 : I am in catch area
MIG: 15:19:43 : Running C:/Xilinx/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 15:19:50 : XML_INPUT_FILE: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 15:19:50 : Component_Name: PCIe_mig_7series_0_0
MIG: 15:19:50 : Moving PCIe_mig_7series_0_0 ...
MIG: 15:19:50 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 15:19:50 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 15:19:50 : Running vlog_synth_rpr.xit
MIG: 15:19:50 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:50 : Running simulation.xit
MIG: 15:19:51 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:19:51 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:19:51 : Running implementation.xit
MIG: 15:19:51 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 15:19:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:00:00 : xml_input_file: mig_b.prj
MIG: 16:00:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:00:00 : xml_input_file: mig_b.prj
MIG: 16:00:00 : Absolute path of xml_input_file: d:/exam_ise/pcieddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:55:17 : xml_input_file: mig_b.prj
MIG: 13:55:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:55:17 : xml_input_file: mig_b.prj
MIG: 13:55:17 : Absolute path of xml_input_file: d:/exam_pcie_xilinx/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:19:12 : xml_input_file: mig_b.prj
MIG: 14:19:12 : Absolute path of xml_input_file: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 14:19:12 : xml_input_file: mig_b.prj
MIG: 14:19:12 : Absolute path of xml_input_file: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:25:00 : xml_input_file: mig_b.prj
MIG: 16:25:00 : Absolute path of xml_input_file: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:25:00 : xml_input_file: mig_b.prj
MIG: 16:25:00 : Absolute path of xml_input_file: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:25:00 : In updateAllModelParams
MIG: 16:25:00 : ################# RUNNING MIG BATCH ###################
MIG: 16:25:00 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 16:25:00 : synp_flow:  -- synthesis_mode: Other
MIG: 16:25:00 : outputDirectory: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 16:25:00 : vivado_mode: xpg_bd
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 1
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 : isPortInterface: 0
MIG: 16:25:00 :  locked false  
MIG: 16:25:00 : HDL Language: Verilog
MIG: 16:25:00 : compInfo: true
MIG: 16:25:00 : Vivado Options xc7a100t fgg484 -2
MIG: 16:25:00 : 1: xc7a100t 2: fgg484 3: -2
MIG: 16:25:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:25:00 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:25:00 : I am in catch area
MIG: 16:25:00 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 16:25:11 : XML_INPUT_FILE: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:25:11 : Component_Name: PCIe_mig_7series_0_0
MIG: 16:25:11 : Moving PCIe_mig_7series_0_0 ...
MIG: 16:25:11 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 16:25:11 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 16:25:11 : XGUI hdlLanguage: Verilog
MIG: 16:25:11 : xgui vivado_mode: xpg_bd
MIG: 16:25:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:25:11 : Reading D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 16:25:12 : 1
MIG: 16:25:12 : Inside fn mem: DDR3
MIG: 16:25:12 : detect_uiclk: 100000000
MIG: 16:25:12 : cntrl:  memtype: DDR3
MIG: 16:25:12 : 800
MIG: 16:25:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:25:12 : 
MIG: 16:25:12 : 1
MIG: 16:25:12 : 100000000
MIG: 16:25:12 : 
MIG: 16:25:12 :  polarity_value: 1
MIG: 16:25:12 : 
MIG: 16:25:12 : 
MIG: 16:25:12 : cntrl:  memtype: DDR3
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:25:12 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:25:12 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 16:25:12 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:25:12 : 4
MIG: 16:25:12 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 16:25:12 : 32
MIG: 16:25:12 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 16:25:12 : 4
MIG: 16:25:12 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 16:25:12 : 2
MIG: 16:25:12 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 16:25:12 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: ECC ==> OFF
MIG: 16:25:12 : 32
MIG: 16:25:12 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 16:25:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:25:12 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:25:12 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:25:12 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:25:12 : 15
MIG: 16:25:12 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:25:12 : 29
MIG: 16:25:12 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:25:12 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:25:12 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:25:12 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:25:12 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 16:25:12 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:25:12 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:25:12 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:25:12 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:25:12 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:25:12 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:25:12 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:25:12 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:25:12 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:25:12 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:25:12 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:25:12 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:25:12 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:25:12 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:25:12 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:25:12 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:25:12 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:25:12 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:25:12 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:25:12 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:25:12 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:25:12 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:25:12 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:25:12 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 16:25:12 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 16:25:12 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 16:25:12 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:25:12 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:25:12 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 16:25:12 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:25:12 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:25:12 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:25:12 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:25:12 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:25:12 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:25:12 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:25:12 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:25:12 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:25:12 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:25:12 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 16:25:12 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 16:25:12 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 16:25:12 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 16:25:12 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 16:25:12 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 16:25:12 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:25:12 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:25:12 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:25:12 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 16:25:12 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:25:12 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 16:25:12 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 16:25:12 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 16:25:12 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 16:25:12 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 16:25:12 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 16:25:12 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 16:25:12 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 16:25:12 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:25:12 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:25:12 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:25:12 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:25:12 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:25:12 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:25:12 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:25:12 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:25:12 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:25:12 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:25:12 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:25:12 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:25:12 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:25:12 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:25:12 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:25:12 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:25:12 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:25:12 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:25:12 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:25:12 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:25:12 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:25:12 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:25:12 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:25:12 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:25:12 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:25:12 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:25:12 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:25:12 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:25:12 : 4
MIG: 16:25:12 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:25:12 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:25:12 : 1073741824
MIG: 16:25:12 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:25:12 : 30
MIG: 16:25:12 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:25:12 : 256
MIG: 16:25:12 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:25:12 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:25:12 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:25:12 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:25:12 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:25:12 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:25:12 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:25:12 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:25:12 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:25:12 : 
MIG: 16:25:12 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:25:12 : 
MIG: 16:25:12 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:25:12 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:25:12 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:25:12 : NOBUF
MIG: 16:25:12 : NONE
MIG: 16:25:12 : 
MIG: 16:25:12 : Same Interface
MIG: 16:25:13 : xml_input_file: mig_b.prj
MIG: 16:25:13 : Absolute path of xml_input_file: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:25:13 : In updateAllModelParams
MIG: 16:25:13 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:25:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:25:13 : XGUI hdlLanguage: Verilog
MIG: 16:25:13 : xgui vivado_mode: xpg_bd
MIG: 16:25:13 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:25:13 : Reading D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/PCIe_mig_7series_0_0/user_design/rtl/PCIe_mig_7series_0_0_mig.v ...
MIG: 16:25:14 : 
MIG: 16:25:14 : Inside fn mem: DDR3
MIG: 16:25:14 : detect_uiclk: 100000000
MIG: 16:25:14 : cntrl:  memtype: DDR3
MIG: 16:25:14 : 
MIG: 16:25:14 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:25:14 : 
MIG: 16:25:14 : 
MIG: 16:25:14 : 
MIG: 16:25:14 : 
MIG: 16:25:14 :  polarity_value: 1
MIG: 16:25:14 : 
MIG: 16:25:14 : 
MIG: 16:25:14 : cntrl:  memtype: DDR3
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:25:14 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:25:14 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 16:25:14 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 16:25:14 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: ECC ==> OFF
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 16:25:14 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:25:14 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:25:14 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:25:14 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:25:14 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:25:14 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:25:14 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:25:14 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 16:25:14 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:25:14 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:25:14 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:25:14 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:25:14 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:25:14 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:25:14 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:25:14 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:25:14 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:25:14 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:25:14 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:25:14 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:25:14 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:25:14 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:25:14 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:25:14 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:25:14 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:25:14 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:25:14 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:25:14 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:25:14 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:25:14 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:25:14 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:25:14 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 16:25:14 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 16:25:14 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 16:25:14 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:25:14 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:25:14 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 16:25:14 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:25:14 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:25:14 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:25:14 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:25:14 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:25:14 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:25:14 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:25:14 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:25:14 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:25:14 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:25:14 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_1FF_2FF
MIG: 16:25:14 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FFF_0C0_000
MIG: 16:25:14 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 16:25:14 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_130_138_134_135_132_137_136_139_133_131_128_124_125_126_122
MIG: 16:25:14 :  Invalid Param: DDR3_BANK_MAP ==> 36'h123_12B_12A
MIG: 16:25:14 :  Invalid Param: DDR3_CAS_MAP ==> 12'h120
MIG: 16:25:14 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:25:14 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:25:14 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:25:14 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_127
MIG: 16:25:14 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:25:14 :  Invalid Param: DDR3_RAS_MAP ==> 12'h121
MIG: 16:25:14 :  Invalid Param: DDR3_WE_MAP ==> 12'h129
MIG: 16:25:14 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01_02_03
MIG: 16:25:14 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h035_039_032_036_031_038_033_037
MIG: 16:25:14 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_029_025_028_024_027_022_023
MIG: 16:25:14 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h011_018_013_016_012_017_015_010
MIG: 16:25:14 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h005_001_000_003_004_007_009_006
MIG: 16:25:14 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_002_014_026_034
MIG: 16:25:14 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:25:14 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:25:14 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:25:14 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:25:14 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:25:14 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:25:14 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:25:14 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:25:14 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:25:14 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:25:14 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:25:14 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:25:14 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:25:14 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:25:14 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:25:14 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "PCIE_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:25:14 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:25:14 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:25:14 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:25:14 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:25:14 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:25:14 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:25:14 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:25:14 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:25:14 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:25:14 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:25:14 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:25:14 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:25:14 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:25:14 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:25:14 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:25:14 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:25:14 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:25:14 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:25:14 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:25:14 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:25:14 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:25:14 : 
MIG: 16:25:14 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:25:14 : 
MIG: 16:25:14 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:25:14 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:25:14 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:25:14 : 
MIG: 16:25:14 : 
MIG: 16:25:14 : 
MIG: 16:25:14 : Same Interface
MIG: 16:25:51 : Running synthesis.xit
MIG: 16:25:51 : ################# RUNNING MIG BATCH ###################
MIG: 16:25:51 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 16:25:51 : synp_flow:  -- synthesis_mode: Other
MIG: 16:25:51 : outputDirectory: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 16:25:51 : vivado_mode: xpg_bd
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 1
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 : isPortInterface: 0
MIG: 16:25:51 :  locked false  
MIG: 16:25:51 : HDL Language: Verilog
MIG: 16:25:51 : compInfo: false
MIG: 16:25:51 : Vivado Options xc7a100t fgg484 -2
MIG: 16:25:51 : 1: xc7a100t 2: fgg484 3: -2
MIG: 16:25:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:25:51 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 16:25:51 : I am in catch area
MIG: 16:25:51 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 16:25:59 : XML_INPUT_FILE: d:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 16:25:59 : Component_Name: PCIe_mig_7series_0_0
MIG: 16:25:59 : Moving PCIe_mig_7series_0_0 ...
MIG: 16:25:59 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 16:25:59 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 16:26:00 : Running vlog_synth_rpr.xit
MIG: 16:26:00 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:26:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:26:00 : Running simulation.xit
MIG: 16:26:00 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:26:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:26:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:26:01 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:26:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:26:01 : Running implementation.xit
MIG: 16:26:01 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 16:26:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:44:32 : xml_input_file: mig_b.prj
MIG: 13:44:32 : Absolute path of xml_input_file: d:/demo_ax7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:44:32 : xml_input_file: mig_b.prj
MIG: 13:44:32 : Absolute path of xml_input_file: d:/demo_ax7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:06:25 : Running synthesis.xit
MIG: 13:06:25 : ################# RUNNING MIG BATCH ###################
MIG: 13:06:25 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 13:06:25 : synp_flow:  -- synthesis_mode: Other
MIG: 13:06:25 : outputDirectory: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 13:06:25 : vivado_mode: xpg_bd
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 1
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 : isPortInterface: 0
MIG: 13:06:25 :  locked false  
MIG: 13:06:25 : HDL Language: Verilog
MIG: 13:06:25 : compInfo: false
MIG: 13:06:25 : Vivado Options xc7a100t fgg484 -2
MIG: 13:06:25 : 1: xc7a100t 2: fgg484 3: -2
MIG: 13:06:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:06:25 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:06:25 : I am in catch area
MIG: 13:06:25 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:33 : XML_INPUT_FILE: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:06:33 : Component_Name: PCIe_mig_7series_0_0
MIG: 13:06:33 : Moving PCIe_mig_7series_0_0 ...
MIG: 13:06:33 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 13:06:33 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:34 : Running vlog_synth_rpr.xit
MIG: 13:06:34 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:06:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:06:35 : Running simulation.xit
MIG: 13:06:35 : ################# RUNNING MIG BATCH ###################
MIG: 13:06:35 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 13:06:35 : synp_flow:  -- synthesis_mode: Other
MIG: 13:06:35 : outputDirectory: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 13:06:35 : vivado_mode: xpg_bd
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:35 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 1
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 : isPortInterface: 0
MIG: 13:06:36 :  locked false  
MIG: 13:06:36 : HDL Language: Verilog
MIG: 13:06:36 : compInfo: false
MIG: 13:06:36 : Vivado Options xc7a100t fgg484 -2
MIG: 13:06:36 : 1: xc7a100t 2: fgg484 3: -2
MIG: 13:06:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:06:36 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:06:36 : I am in catch area
MIG: 13:06:36 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:46 : XML_INPUT_FILE: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:06:46 : Component_Name: PCIe_mig_7series_0_0
MIG: 13:06:46 : Moving PCIe_mig_7series_0_0 ...
MIG: 13:06:46 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 13:06:46 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:06:47 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:06:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:06:48 : Running implementation.xit
MIG: 13:06:49 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:06:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:13:29 : Running synthesis.xit
MIG: 13:13:30 : ################# RUNNING MIG BATCH ###################
MIG: 13:13:30 : Writing IN file for 'PCIe_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0
MIG: 13:13:30 : synp_flow:  -- synthesis_mode: Other
MIG: 13:13:30 : outputDirectory: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/_tmp/
MIG: 13:13:30 : vivado_mode: xpg_bd
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 1
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 : isPortInterface: 0
MIG: 13:13:30 :  locked false  
MIG: 13:13:30 : HDL Language: Verilog
MIG: 13:13:30 : compInfo: false
MIG: 13:13:30 : Vivado Options xc7a100t fgg484 -2
MIG: 13:13:30 : 1: xc7a100t 2: fgg484 3: -2
MIG: 13:13:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:13:30 : xilinx_path: C:/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 13:13:30 : I am in catch area
MIG: 13:13:30 : Running C:/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.in -cg_exc_out f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/xil_txt.out ... 
MIG: 13:13:37 : XML_INPUT_FILE: f:/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/ip/PCIe_mig_7series_0_0/mig_b.prj
MIG: 13:13:37 : Component_Name: PCIe_mig_7series_0_0
MIG: 13:13:37 : Moving PCIe_mig_7series_0_0 ...
MIG: 13:13:37 : Moving PCIe_mig_7series_0_0.veo ...
MIG: 13:13:37 : Moving PCIe_mig_7series_0_0_xmdf.tcl ...
MIG: 13:13:38 : Running vlog_synth_rpr.xit
MIG: 13:13:38 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:13:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:13:39 : Running simulation.xit
MIG: 13:13:39 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:13:39 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:13:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:13:40 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:13:40 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:13:41 : Running implementation.xit
MIG: 13:13:41 : IGN:     <ModuleName>PCIe_mig_7series_0_0</ModuleName> <==>     <ModuleName>PCIe_mig_7series_0_0</ModuleName> 
MIG: 13:13:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
