Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 21 22:04:57 2023
| Host         : LAPTOP-AMC1T352 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file seller_machine_top_control_sets_placed.rpt
| Design       : seller_machine_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            8 |
| No           | No                    | Yes                    |              50 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------+------------------+------------------+----------------+
|            Clock Signal            |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+------------------+------------------+------------------+----------------+
|  clk_cnt_reg[16]                   |                  |                  |                1 |              2 |
|  i_btn_1yuan_IBUF_BUFG             |                  | areset_IBUF      |                2 |              3 |
| ~i_btn_1yuan_IBUF_BUFG             |                  | areset_IBUF      |                2 |              3 |
|  i_btn_5mao_IBUF_BUFG              |                  | areset_IBUF      |                1 |              3 |
| ~i_btn_5mao_IBUF_BUFG              |                  | areset_IBUF      |                2 |              3 |
| ~core/fsm/o_sell_refund_request[0] | core/fifo/p_0_in | areset_IBUF      |                2 |              4 |
| ~core/fsm/o_sell_refund_request[1] | core/fifo/p_0_in | areset_IBUF      |                2 |              4 |
|  clk_cnt_reg[25]                   |                  | areset_IBUF      |                1 |              6 |
| ~core/fsm/o_sell_refund_request[0] |                  | areset_IBUF      |                8 |             16 |
| ~core/fsm/o_sell_refund_request[1] |                  | areset_IBUF      |                8 |             16 |
|  cp_IBUF_BUFG                      |                  |                  |                7 |             26 |
+------------------------------------+------------------+------------------+------------------+----------------+


