// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2022.2/1008433 Production Release
//  HLS Date:       Fri Aug 19 18:40:59 PDT 2022
// 
//  Generated by:   

// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    kmp_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_2_1041_8_11_0_1_0_0_0_1_1_8_1041_1_1_gen
// ------------------------------------------------------------------


module kmp_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_2_1041_8_11_0_1_0_0_0_1_1_8_1041_1_1_gen
    (
  data_out, re, addr_rd, addr_rd_d, re_d, data_out_d
);
  input [7:0] data_out;
  output re;
  output [10:0] addr_rd;
  input [10:0] addr_rd_d;
  input re_d;
  output [7:0] data_out_d;



  // Interconnect Declarations for Component Instantiations 
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    kmp_core_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module kmp_core_core_fsm (
  clk, rst, fsm_output, for_C_0_tr0, CPF_local_for_1_while_C_0_tr0, CPF_local_for_1_C_1_tr0,
      for_1_while_C_0_tr0, for_1_C_2_tr0
);
  input clk;
  input rst;
  output [11:0] fsm_output;
  reg [11:0] fsm_output;
  input for_C_0_tr0;
  input CPF_local_for_1_while_C_0_tr0;
  input CPF_local_for_1_C_1_tr0;
  input for_1_while_C_0_tr0;
  input for_1_C_2_tr0;


  // FSM State Type Declaration for kmp_core_core_fsm_1
  parameter
    core_rlp_C_0 = 4'd0,
    main_C_0 = 4'd1,
    main_C_1 = 4'd2,
    for_C_0 = 4'd3,
    CPF_local_for_1_while_C_0 = 4'd4,
    CPF_local_for_1_C_0 = 4'd5,
    CPF_local_for_1_C_1 = 4'd6,
    for_1_C_0 = 4'd7,
    for_1_while_C_0 = 4'd8,
    for_1_C_1 = 4'd9,
    for_1_C_2 = 4'd10,
    main_C_2 = 4'd11;

  reg [3:0] state_var;
  reg [3:0] state_var_NS;


  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : kmp_core_core_fsm_1
    case (state_var)
      main_C_0 : begin
        fsm_output = 12'b000000000010;
        state_var_NS = main_C_1;
      end
      main_C_1 : begin
        fsm_output = 12'b000000000100;
        state_var_NS = for_C_0;
      end
      for_C_0 : begin
        fsm_output = 12'b000000001000;
        if ( for_C_0_tr0 ) begin
          state_var_NS = CPF_local_for_1_while_C_0;
        end
        else begin
          state_var_NS = for_C_0;
        end
      end
      CPF_local_for_1_while_C_0 : begin
        fsm_output = 12'b000000010000;
        if ( CPF_local_for_1_while_C_0_tr0 ) begin
          state_var_NS = CPF_local_for_1_C_0;
        end
        else begin
          state_var_NS = CPF_local_for_1_while_C_0;
        end
      end
      CPF_local_for_1_C_0 : begin
        fsm_output = 12'b000000100000;
        state_var_NS = CPF_local_for_1_C_1;
      end
      CPF_local_for_1_C_1 : begin
        fsm_output = 12'b000001000000;
        if ( CPF_local_for_1_C_1_tr0 ) begin
          state_var_NS = for_1_C_0;
        end
        else begin
          state_var_NS = CPF_local_for_1_while_C_0;
        end
      end
      for_1_C_0 : begin
        fsm_output = 12'b000010000000;
        state_var_NS = for_1_while_C_0;
      end
      for_1_while_C_0 : begin
        fsm_output = 12'b000100000000;
        if ( for_1_while_C_0_tr0 ) begin
          state_var_NS = for_1_C_1;
        end
        else begin
          state_var_NS = for_1_while_C_0;
        end
      end
      for_1_C_1 : begin
        fsm_output = 12'b001000000000;
        state_var_NS = for_1_C_2;
      end
      for_1_C_2 : begin
        fsm_output = 12'b010000000000;
        if ( for_1_C_2_tr0 ) begin
          state_var_NS = main_C_2;
        end
        else begin
          state_var_NS = for_1_C_0;
        end
      end
      main_C_2 : begin
        fsm_output = 12'b100000000000;
        state_var_NS = main_C_0;
      end
      // core_rlp_C_0
      default : begin
        fsm_output = 12'b000000000001;
        state_var_NS = main_C_0;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= core_rlp_C_0;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    kmp_core
// ------------------------------------------------------------------


module kmp_core (
  clk, rst, pattern_rsc_dat, pattern_triosy_lz, input_triosy_lz, kmpNext_rsc_zout,
      kmpNext_rsc_lzout, kmpNext_rsc_zin, kmpNext_triosy_lz, n_matches_rsc_dat, n_matches_triosy_lz,
      return_rsc_dat, return_triosy_lz, input_rsci_addr_rd_d, input_rsci_re_d, input_rsci_data_out_d
);
  input clk;
  input rst;
  input [31:0] pattern_rsc_dat;
  output pattern_triosy_lz;
  output input_triosy_lz;
  output [7:0] kmpNext_rsc_zout;
  output kmpNext_rsc_lzout;
  input [7:0] kmpNext_rsc_zin;
  output kmpNext_triosy_lz;
  output [10:0] n_matches_rsc_dat;
  output n_matches_triosy_lz;
  output [31:0] return_rsc_dat;
  output return_triosy_lz;
  output [10:0] input_rsci_addr_rd_d;
  output input_rsci_re_d;
  input [7:0] input_rsci_data_out_d;


  // Interconnect Declarations
  wire [31:0] pattern_rsci_idat;
  wire [7:0] kmpNext_rsci_din;
  reg [10:0] n_matches_rsci_idat;
  wire [11:0] fsm_output;
  wire CPF_local_for_1_while_aif_unequal_tmp;
  wire for_and_tmp;
  wire or_dcpl_20;
  wire or_tmp_18;
  wire or_tmp_28;
  wire and_81_cse;
  wire tok_2_qelse_qelse_tok_2_qelse_qelse_nand_tmp_1;
  wire tok_2_qelse_qelse_qelse_tok_2_qelse_qelse_qelse_nand_tmp_1;
  wire [2:0] CPF_local_for_1_while_aelse_mux_6;
  wire [2:0] CPF_local_for_1_while_aelse_mux_8;
  reg [1:0] q_1_0_lpi_3;
  reg [2:0] CPF_local_for_1_q_sva_1;
  reg [1:0] CPF_local_for_t_sva_1_0;
  wire tok_2_qelse_unequal_tmp_1;
  wire tok_qelse_unequal_tmp_1;
  wire tok_qelse_qelse_unequal_tmp_1;
  wire tok_qelse_qelse_qelse_unequal_tmp_1;
  reg reg_return_triosy_obj_ld_cse;
  wire CPF_local_for_1_q_or_cse;
  wire [10:0] for_1_ib_mux_cse;
  wire and_66_m1c;
  wire operator_3_false_conc_tmp_1;
  wire operator_3_false_1_conc_tmp_1;
  reg CPF_local_for_1_q_sva_1_1;
  reg CPF_local_for_1_q_sva_0;
  wire operator_2_false_conc_tmp_1;
  reg [1:0] CPF_local_k_lpi_3;
  wire [1:0] CPF_local_k_lpi_3_mx1;
  wire [2:0] z_out;
  wire [2:0] z_out_1;
  wire [3:0] nl_z_out_1;
  wire [10:0] z_out_2;
  wire [11:0] nl_z_out_2;
  reg [2:0] tok_qr_lpi_2_dfm;
  reg [2:0] ptk_1_sva_1;
  reg [2:0] ptk_2_sva_1;
  reg [2:0] ptk_0_sva_1;
  reg [2:0] CPF_local_ptk_1_sva_1;
  reg [2:0] CPF_local_ptk_2_sva_1;
  reg [2:0] CPF_local_ptk_0_sva_1;
  reg [10:0] nm_sva;
  reg [10:0] for_1_i_sva;
  wire q_1_0_lpi_3_mx0c1;
  wire q_1_0_lpi_3_mx0c2;
  wire [7:0] tok_c_sva_1;
  wire [2:0] tok_qr_lpi_2_dfm_1;
  wire CPF_local_for_1_if_unequal_1_tmp;
  wire operator_11_false_acc_itm_11_1;
  reg xeq;

  wire[1:0] CPF_local_k_mux1h_2_nl;
  wire CPF_local_k_and_1_nl;
  wire CPF_local_k_and_2_nl;
  wire CPF_local_k_and_3_nl;
  wire CPF_local_k_and_4_nl;
  wire CPF_local_k_and_5_nl;
  wire CPF_local_k_nand_nl;
  wire mux_nl;
  wire nor_12_nl;
  wire and_nl;
  wire nand_4_nl;
  wire[1:0] q_and_9_nl;
  wire[1:0] q_mux1h_3_nl;
  wire q_or_1_nl;
  wire q_or_2_nl;
  wire q_or_3_nl;
  wire q_or_4_nl;
  wire q_not_4_nl;
  wire or_nl;
  wire[2:0] tok_2_tok_2_and_nl;
  wire tok_2_tok_2_nand_nl;
  wire not_52_nl;
  wire tok_tok_nand_nl;
  wire[11:0] operator_11_false_acc_nl;
  wire[12:0] nl_operator_11_false_acc_nl;
  wire for_mux_6_nl;
  wire for_mux_7_nl;
  wire[8:0] operator_11_false_operator_11_false_or_1_nl;
  wire[8:0] operator_11_false_and_1_nl;
  wire[8:0] operator_11_false_mux_1_nl;
  wire operator_11_false_nor_1_nl;
  wire operator_11_false_or_1_nl;
  wire[1:0] operator_11_false_mux1h_1_nl;
  wire tok_2_qelse_mux_4_nl;
  wire tok_2_qelse_mux_5_nl;
  wire tok_2_qelse_mux_6_nl;
  wire tok_2_qelse_mux_7_nl;
  wire tok_2_qelse_qelse_and_2_nl;
  wire tok_qelse_qelse_and_2_nl;

  // Interconnect Declarations for Component Instantiations 
  wire  nl_kmpNext_rsci_ldout;
  assign nl_kmpNext_rsci_ldout = (fsm_output[1]) | (fsm_output[5]);
  wire[1:0] CPF_local_mux_nl;
  wire CPF_local_and_nl;
  wire[1:0] CPF_local_mux_1_nl;
  wire CPF_local_and_1_nl;
  wire[1:0] CPF_local_mux_2_nl;
  wire CPF_local_and_2_nl;
  wire[1:0] CPF_local_k_CPF_local_k_and_nl;
  wire [7:0] nl_kmpNext_rsci_dout;
  assign CPF_local_and_nl = CPF_local_for_1_q_sva_1_1 & CPF_local_for_1_q_sva_0 &
      (fsm_output[5]);
  assign CPF_local_mux_nl = MUX_v_2_2_2((kmpNext_rsci_din[7:6]), CPF_local_k_lpi_3_mx1,
      CPF_local_and_nl);
  assign CPF_local_and_1_nl = CPF_local_for_1_q_sva_1_1 & (~ CPF_local_for_1_q_sva_0)
      & (fsm_output[5]);
  assign CPF_local_mux_1_nl = MUX_v_2_2_2((kmpNext_rsci_din[5:4]), CPF_local_k_lpi_3_mx1,
      CPF_local_and_1_nl);
  assign CPF_local_and_2_nl = (~ CPF_local_for_1_q_sva_1_1) & (fsm_output[5]);
  assign CPF_local_mux_2_nl = MUX_v_2_2_2((kmpNext_rsci_din[3:2]), CPF_local_k_lpi_3_mx1,
      CPF_local_and_2_nl);
  assign CPF_local_k_CPF_local_k_and_nl = MUX_v_2_2_2(2'b00, (kmpNext_rsci_din[1:0]),
      (fsm_output[5]));
  assign nl_kmpNext_rsci_dout = {CPF_local_mux_nl , CPF_local_mux_1_nl , CPF_local_mux_2_nl
      , CPF_local_k_CPF_local_k_and_nl};
  wire  nl_kmp_core_core_fsm_inst_CPF_local_for_1_while_C_0_tr0;
  assign nl_kmp_core_core_fsm_inst_CPF_local_for_1_while_C_0_tr0 = ~((z_out_2[2])
      & CPF_local_for_1_while_aif_unequal_tmp);
  wire  nl_kmp_core_core_fsm_inst_CPF_local_for_1_C_1_tr0;
  assign nl_kmp_core_core_fsm_inst_CPF_local_for_1_C_1_tr0 = CPF_local_for_1_q_sva_1[2];
  wire  nl_kmp_core_core_fsm_inst_for_1_C_2_tr0;
  assign nl_kmp_core_core_fsm_inst_for_1_C_2_tr0 = ~ operator_11_false_acc_itm_11_1;
  ccs_in_v1 #(.rscid(32'sd1),
  .width(32'sd32)) pattern_rsci (
      .dat(pattern_rsc_dat),
      .idat(pattern_rsci_idat)
    );
  mgc_inout_prereg_en_v1 #(.rscid(32'sd3),
  .width(32'sd8)) kmpNext_rsci (
      .din(kmpNext_rsci_din),
      .ldout(nl_kmpNext_rsci_ldout),
      .dout(nl_kmpNext_rsci_dout[7:0]),
      .zin(kmpNext_rsc_zin),
      .lzout(kmpNext_rsc_lzout),
      .zout(kmpNext_rsc_zout)
    );
  ccs_out_v1 #(.rscid(32'sd4),
  .width(32'sd11)) n_matches_rsci (
      .idat(n_matches_rsci_idat),
      .dat(n_matches_rsc_dat)
    );
  ccs_out_v1 #(.rscid(32'sd5),
  .width(32'sd32)) return_rsci (
      .idat(32'b00000000000000000000000000000000),
      .dat(return_rsc_dat)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) pattern_triosy_obj (
      .ld(reg_return_triosy_obj_ld_cse),
      .lz(pattern_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) input_triosy_obj (
      .ld(reg_return_triosy_obj_ld_cse),
      .lz(input_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) kmpNext_triosy_obj (
      .ld(reg_return_triosy_obj_ld_cse),
      .lz(kmpNext_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) n_matches_triosy_obj (
      .ld(reg_return_triosy_obj_ld_cse),
      .lz(n_matches_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) return_triosy_obj (
      .ld(reg_return_triosy_obj_ld_cse),
      .lz(return_triosy_lz)
    );
  kmp_core_core_fsm kmp_core_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .for_C_0_tr0(for_and_tmp),
      .CPF_local_for_1_while_C_0_tr0(nl_kmp_core_core_fsm_inst_CPF_local_for_1_while_C_0_tr0),
      .CPF_local_for_1_C_1_tr0(nl_kmp_core_core_fsm_inst_CPF_local_for_1_C_1_tr0),
      .for_1_while_C_0_tr0(or_dcpl_20),
      .for_1_C_2_tr0(nl_kmp_core_core_fsm_inst_for_1_C_2_tr0)
    );
  assign for_1_ib_mux_cse = MUX_v_11_2_2(11'b00000000000, z_out_2, (fsm_output[10]));
  assign operator_2_false_conc_tmp_1 = ~((CPF_local_k_lpi_3[0]) ^ (CPF_local_k_lpi_3[1]));
  assign and_66_m1c = (z_out_2[2]) & CPF_local_for_1_while_aif_unequal_tmp & (fsm_output[4]);
  assign CPF_local_for_1_if_unequal_1_tmp = CPF_local_for_1_while_aelse_mux_6 !=
      CPF_local_for_1_while_aelse_mux_8;
  assign operator_3_false_conc_tmp_1 = ~((q_1_0_lpi_3[0]) ^ (q_1_0_lpi_3[1]));
  assign operator_3_false_1_conc_tmp_1 = ~((z_out_1[0]) ^ (z_out_1[1]));
  assign CPF_local_for_1_q_or_cse = (fsm_output[3]) | (fsm_output[6]);
  assign CPF_local_k_lpi_3_mx1 = MUX_v_2_2_2((z_out_2[1:0]), CPF_local_k_lpi_3, CPF_local_for_1_if_unequal_1_tmp);
  assign tok_qelse_qelse_qelse_unequal_tmp_1 = ~((tok_c_sva_1==8'b01000100));
  assign tok_qelse_qelse_unequal_tmp_1 = ~((tok_c_sva_1==8'b01000011));
  assign tok_qelse_unequal_tmp_1 = ~((tok_c_sva_1==8'b01000010));
  assign tok_c_sva_1 = MUX_v_8_4_2((pattern_rsci_idat[7:0]), (pattern_rsci_idat[15:8]),
      (pattern_rsci_idat[23:16]), (pattern_rsci_idat[31:24]), q_1_0_lpi_3);
  assign tok_tok_nand_nl = ~((tok_c_sva_1==8'b01000001));
  assign tok_qr_lpi_2_dfm_1 = MUX_v_3_2_2(3'b000, z_out, tok_tok_nand_nl);
  assign tok_2_qelse_qelse_qelse_tok_2_qelse_qelse_qelse_nand_tmp_1 = ~((input_rsci_data_out_d==8'b01000100));
  assign tok_2_qelse_qelse_tok_2_qelse_qelse_nand_tmp_1 = ~((input_rsci_data_out_d==8'b01000011));
  assign tok_2_qelse_unequal_tmp_1 = ~((input_rsci_data_out_d==8'b01000010));
  assign CPF_local_for_1_while_aelse_mux_6 = MUX_v_3_4_2(CPF_local_ptk_0_sva_1, CPF_local_ptk_1_sva_1,
      CPF_local_ptk_2_sva_1, tok_qr_lpi_2_dfm, CPF_local_k_lpi_3);
  assign CPF_local_for_1_while_aelse_mux_8 = MUX_v_3_4_2x0(CPF_local_ptk_1_sva_1,
      CPF_local_ptk_2_sva_1, tok_qr_lpi_2_dfm, {CPF_local_for_1_q_sva_1_1 , CPF_local_for_1_q_sva_0});
  assign CPF_local_for_1_while_aif_unequal_tmp = CPF_local_for_1_while_aelse_mux_6
      != CPF_local_for_1_while_aelse_mux_8;
  assign for_and_tmp = (z_out_1[2]) & (z_out_2[2]);
  assign or_dcpl_20 = ~((z_out_2[2]) & (~ xeq));
  assign or_tmp_18 = (~((fsm_output[11]) | (fsm_output[0]) | (fsm_output[3]))) &
      (~((fsm_output[2:1]!=2'b00)));
  assign or_tmp_28 = xeq & (z_out_1[2]) & (fsm_output[9]);
  assign and_81_cse = (~(xeq & (z_out_1[2]))) & (fsm_output[9]);
  assign q_1_0_lpi_3_mx0c1 = (fsm_output[2]) | (fsm_output[6]);
  assign q_1_0_lpi_3_mx0c2 = (z_out_2[2]) & (~ xeq) & (fsm_output[8]);
  assign nl_operator_11_false_acc_nl = conv_u2s_11_12(z_out_2) + 12'b101111101111;
  assign operator_11_false_acc_nl = nl_operator_11_false_acc_nl[11:0];
  assign operator_11_false_acc_itm_11_1 = readslicef_12_1_11(operator_11_false_acc_nl);
  assign input_rsci_addr_rd_d = for_1_ib_mux_cse;
  assign input_rsci_re_d = ~(((CPF_local_for_1_q_sva_1[2]) & (fsm_output[6])) | (operator_11_false_acc_itm_11_1
      & (fsm_output[10])));
  always @(posedge clk) begin
    if ( rst ) begin
      reg_return_triosy_obj_ld_cse <= 1'b0;
      CPF_local_for_t_sva_1_0 <= 2'b00;
    end
    else begin
      reg_return_triosy_obj_ld_cse <= (~ operator_11_false_acc_itm_11_1) & (fsm_output[10]);
      CPF_local_for_t_sva_1_0 <= MUX_v_2_2_2(2'b00, (z_out_2[1:0]), (fsm_output[3]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      n_matches_rsci_idat <= 11'b00000000000;
    end
    else if ( ~((~ (fsm_output[10])) | operator_11_false_acc_itm_11_1) ) begin
      n_matches_rsci_idat <= nm_sva;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      ptk_1_sva_1 <= 3'b000;
    end
    else if ( (fsm_output[3]) & (for_and_tmp | (z_out_1[1:0]!=2'b01)) & (~((q_1_0_lpi_3!=2'b01)))
        ) begin
      ptk_1_sva_1 <= tok_qr_lpi_2_dfm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      ptk_2_sva_1 <= 3'b000;
    end
    else if ( (fsm_output[3]) & (for_and_tmp | (z_out_1[1:0]!=2'b10)) & (~((q_1_0_lpi_3!=2'b10)))
        ) begin
      ptk_2_sva_1 <= tok_qr_lpi_2_dfm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CPF_local_ptk_1_sva_1 <= 3'b000;
    end
    else if ( (fsm_output[3]) & (for_and_tmp | (z_out_2[1:0]!=2'b01)) & (~((CPF_local_for_t_sva_1_0!=2'b01)))
        ) begin
      CPF_local_ptk_1_sva_1 <= tok_qr_lpi_2_dfm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CPF_local_ptk_2_sva_1 <= 3'b000;
    end
    else if ( (fsm_output[3]) & (for_and_tmp | (z_out_2[1:0]!=2'b10)) & (~((CPF_local_for_t_sva_1_0!=2'b10)))
        ) begin
      CPF_local_ptk_2_sva_1 <= tok_qr_lpi_2_dfm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      ptk_0_sva_1 <= 3'b000;
    end
    else if ( ~((q_1_0_lpi_3!=2'b00) | or_tmp_18) ) begin
      ptk_0_sva_1 <= tok_qr_lpi_2_dfm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CPF_local_ptk_0_sva_1 <= 3'b000;
    end
    else if ( ~((CPF_local_for_t_sva_1_0!=2'b00) | (fsm_output[6:4]!=3'b000)) ) begin
      CPF_local_ptk_0_sva_1 <= tok_qr_lpi_2_dfm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CPF_local_k_lpi_3 <= 2'b00;
    end
    else if ( MUX_s_1_2_2(mux_nl, nand_4_nl, fsm_output[5]) ) begin
      CPF_local_k_lpi_3 <= MUX_v_2_2_2(2'b00, CPF_local_k_mux1h_2_nl, CPF_local_k_nand_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      q_1_0_lpi_3 <= 2'b00;
    end
    else if ( ~((~(xeq | (fsm_output[3]) | q_1_0_lpi_3_mx0c1 | q_1_0_lpi_3_mx0c2))
        | (fsm_output[7]) | (fsm_output[10]) | (or_dcpl_20 & (fsm_output[8]))) )
        begin
      q_1_0_lpi_3 <= MUX_v_2_2_2(q_and_9_nl, (z_out_1[1:0]), or_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      tok_qr_lpi_2_dfm <= 3'b000;
    end
    else if ( ~ or_tmp_18 ) begin
      tok_qr_lpi_2_dfm <= tok_qr_lpi_2_dfm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CPF_local_for_1_q_sva_1_1 <= 1'b0;
      CPF_local_for_1_q_sva_0 <= 1'b0;
    end
    else if ( CPF_local_for_1_q_or_cse ) begin
      CPF_local_for_1_q_sva_1_1 <= fsm_output[6];
      CPF_local_for_1_q_sva_0 <= (CPF_local_for_1_q_sva_1[0]) | (~ (fsm_output[6]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      CPF_local_for_1_q_sva_1 <= 3'b000;
    end
    else if ( (fsm_output[7]) | (fsm_output[5]) ) begin
      CPF_local_for_1_q_sva_1 <= MUX_v_3_2_2(z_out_1, tok_2_tok_2_and_nl, fsm_output[7]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      nm_sva <= 11'b00000000000;
    end
    else if ( ~((fsm_output[7]) | (fsm_output[8]) | (fsm_output[10]) | and_81_cse)
        ) begin
      nm_sva <= MUX_v_11_2_2(11'b00000000000, z_out_2, not_52_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_1_i_sva <= 11'b00000000000;
    end
    else if ( (fsm_output[10]) | (fsm_output[6]) ) begin
      for_1_i_sva <= for_1_ib_mux_cse;
    end
  end
  assign CPF_local_k_and_1_nl = (~(operator_2_false_conc_tmp_1 | (CPF_local_k_lpi_3[0])))
      & and_66_m1c;
  assign CPF_local_k_and_2_nl = (CPF_local_k_lpi_3[0]) & (~ operator_2_false_conc_tmp_1)
      & and_66_m1c;
  assign CPF_local_k_and_3_nl = operator_2_false_conc_tmp_1 & (~ (CPF_local_k_lpi_3[0]))
      & and_66_m1c;
  assign CPF_local_k_and_4_nl = operator_2_false_conc_tmp_1 & (CPF_local_k_lpi_3[0])
      & and_66_m1c;
  assign CPF_local_k_and_5_nl = (~ CPF_local_for_1_if_unequal_1_tmp) & (fsm_output[5]);
  assign CPF_local_k_mux1h_2_nl = MUX1HOT_v_2_5_2((kmpNext_rsci_din[3:2]), (kmpNext_rsci_din[1:0]),
      (kmpNext_rsci_din[7:6]), (kmpNext_rsci_din[5:4]), (z_out_2[1:0]), {CPF_local_k_and_1_nl
      , CPF_local_k_and_2_nl , CPF_local_k_and_3_nl , CPF_local_k_and_4_nl , CPF_local_k_and_5_nl});
  assign CPF_local_k_nand_nl = ~((fsm_output[6:3]==4'b0000));
  assign nor_12_nl = ~((fsm_output[3]) | (fsm_output[6]));
  assign and_nl = CPF_local_for_1_while_aif_unequal_tmp & (z_out_2[2]);
  assign mux_nl = MUX_s_1_2_2(nor_12_nl, and_nl, fsm_output[4]);
  assign nand_4_nl = ~(CPF_local_for_1_if_unequal_1_tmp & (~((fsm_output[4]) & CPF_local_for_1_while_aif_unequal_tmp
      & (z_out_2[2]))));
  assign q_or_1_nl = ((~(operator_3_false_conc_tmp_1 | (q_1_0_lpi_3[0]))) & q_1_0_lpi_3_mx0c2)
      | ((~(operator_3_false_1_conc_tmp_1 | (z_out_1[0]))) & or_tmp_28);
  assign q_or_2_nl = ((q_1_0_lpi_3[0]) & (~ operator_3_false_conc_tmp_1) & q_1_0_lpi_3_mx0c2)
      | ((z_out_1[0]) & (~ operator_3_false_1_conc_tmp_1) & or_tmp_28);
  assign q_or_3_nl = (operator_3_false_conc_tmp_1 & (~ (q_1_0_lpi_3[0])) & q_1_0_lpi_3_mx0c2)
      | (operator_3_false_1_conc_tmp_1 & (~ (z_out_1[0])) & or_tmp_28);
  assign q_or_4_nl = (operator_3_false_conc_tmp_1 & (q_1_0_lpi_3[0]) & q_1_0_lpi_3_mx0c2)
      | (operator_3_false_1_conc_tmp_1 & (z_out_1[0]) & or_tmp_28);
  assign q_mux1h_3_nl = MUX1HOT_v_2_4_2((kmpNext_rsci_din[3:2]), (kmpNext_rsci_din[1:0]),
      (kmpNext_rsci_din[7:6]), (kmpNext_rsci_din[5:4]), {q_or_1_nl , q_or_2_nl ,
      q_or_3_nl , q_or_4_nl});
  assign q_not_4_nl = ~ q_1_0_lpi_3_mx0c1;
  assign q_and_9_nl = MUX_v_2_2_2(2'b00, q_mux1h_3_nl, q_not_4_nl);
  assign or_nl = and_81_cse | (fsm_output[3]);
  assign tok_2_tok_2_nand_nl = ~((input_rsci_data_out_d==8'b01000001));
  assign tok_2_tok_2_and_nl = MUX_v_3_2_2(3'b000, z_out, tok_2_tok_2_nand_nl);
  assign not_52_nl = ~ (fsm_output[6]);
  assign for_mux_6_nl = MUX_s_1_2_2((q_1_0_lpi_3[1]), CPF_local_for_1_q_sva_1_1,
      fsm_output[5]);
  assign for_mux_7_nl = MUX_s_1_2_2((q_1_0_lpi_3[0]), CPF_local_for_1_q_sva_0, fsm_output[5]);
  assign nl_z_out_1 = conv_u2u_2_3({for_mux_6_nl , for_mux_7_nl}) + 3'b001;
  assign z_out_1 = nl_z_out_1[2:0];
  assign operator_11_false_mux_1_nl = MUX_v_9_2_2((nm_sva[10:2]), (for_1_i_sva[10:2]),
      fsm_output[10]);
  assign operator_11_false_nor_1_nl = ~((fsm_output[5]) | (fsm_output[3]));
  assign operator_11_false_and_1_nl = MUX_v_9_2_2(9'b000000000, operator_11_false_mux_1_nl,
      operator_11_false_nor_1_nl);
  assign operator_11_false_or_1_nl = (fsm_output[8]) | (fsm_output[4]);
  assign operator_11_false_operator_11_false_or_1_nl = MUX_v_9_2_2(operator_11_false_and_1_nl,
      9'b111111111, operator_11_false_or_1_nl);
  assign operator_11_false_mux1h_1_nl = MUX1HOT_v_2_6_2((nm_sva[1:0]), CPF_local_k_lpi_3,
      CPF_local_for_t_sva_1_0, (for_1_i_sva[1:0]), (~ q_1_0_lpi_3), (~ CPF_local_k_lpi_3),
      {(fsm_output[9]) , (fsm_output[5]) , (fsm_output[3]) , (fsm_output[10]) , (fsm_output[8])
      , (fsm_output[4])});
  assign nl_z_out_2 = ({operator_11_false_operator_11_false_or_1_nl , operator_11_false_mux1h_1_nl})
      + 11'b00000000001;
  assign z_out_2 = nl_z_out_2[10:0];
  always @(ptk_0_sva_1 or ptk_1_sva_1 or ptk_2_sva_1 or tok_qr_lpi_2_dfm or q_1_0_lpi_3
      or CPF_local_for_1_q_sva_1)
  begin : mgc_equal_4_4_b0_line_24
    // Interconnect Declarations
    reg [2:0] xor_psp;

    reg[2:0] for_1_while_aelse_mux_1_nl;
    for_1_while_aelse_mux_1_nl = MUX_v_3_4_2(ptk_0_sva_1, ptk_1_sva_1, ptk_2_sva_1,
        tok_qr_lpi_2_dfm, q_1_0_lpi_3);
    xor_psp = for_1_while_aelse_mux_1_nl ^ CPF_local_for_1_q_sva_1;
    xeq = ~((xor_psp!=3'b000));
  end

  assign tok_2_qelse_mux_4_nl = MUX_s_1_2_2((~ tok_2_qelse_unequal_tmp_1), (~ tok_qelse_unequal_tmp_1),
      fsm_output[3]);
  assign tok_2_qelse_mux_5_nl = MUX_s_1_2_2((~ tok_2_qelse_qelse_tok_2_qelse_qelse_nand_tmp_1),
      (~ tok_qelse_qelse_unequal_tmp_1), fsm_output[3]);
  assign tok_2_qelse_mux_6_nl = MUX_s_1_2_2((~ tok_2_qelse_qelse_qelse_tok_2_qelse_qelse_qelse_nand_tmp_1),
      (~ tok_qelse_qelse_qelse_unequal_tmp_1), fsm_output[3]);
  assign tok_2_qelse_qelse_and_2_nl = tok_2_qelse_qelse_qelse_tok_2_qelse_qelse_qelse_nand_tmp_1
      & tok_2_qelse_qelse_tok_2_qelse_qelse_nand_tmp_1 & tok_2_qelse_unequal_tmp_1;
  assign tok_qelse_qelse_and_2_nl = tok_qelse_qelse_qelse_unequal_tmp_1 & tok_qelse_qelse_unequal_tmp_1
      & tok_qelse_unequal_tmp_1;
  assign tok_2_qelse_mux_7_nl = MUX_s_1_2_2(tok_2_qelse_qelse_and_2_nl, tok_qelse_qelse_and_2_nl,
      fsm_output[3]);
  assign z_out = MUX1HOT_v_3_4_2(3'b001, 3'b010, 3'b011, 3'b100, {tok_2_qelse_mux_4_nl
      , tok_2_qelse_mux_5_nl , tok_2_qelse_mux_6_nl , tok_2_qelse_mux_7_nl});

  function automatic [1:0] MUX1HOT_v_2_4_2;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [3:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    MUX1HOT_v_2_4_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_5_2;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [4:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    MUX1HOT_v_2_5_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_6_2;
    input [1:0] input_5;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [5:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    result = result | (input_5 & {2{sel[5]}});
    MUX1HOT_v_2_6_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_4_2;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [3:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    MUX1HOT_v_3_4_2 = result;
  end
  endfunction


  function automatic  MUX_s_1_2_2;
    input  input_0;
    input  input_1;
    input  sel;
    reg  result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function automatic [10:0] MUX_v_11_2_2;
    input [10:0] input_0;
    input [10:0] input_1;
    input  sel;
    reg [10:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_11_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_4_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input [2:0] input_2;
    input [2:0] input_3;
    input [1:0] sel;
    reg [2:0] result;
  begin
    case (sel)
      2'b00 : begin
        result = input_0;
      end
      2'b01 : begin
        result = input_1;
      end
      2'b10 : begin
        result = input_2;
      end
      default : begin
        result = input_3;
      end
    endcase
    MUX_v_3_4_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_4_2x0;
    input [2:0] input_1;
    input [2:0] input_2;
    input [2:0] input_3;
    input [1:0] sel;
    reg [2:0] result;
  begin
    case (sel)
      2'b01 : begin
        result = input_1;
      end
      2'b10 : begin
        result = input_2;
      end
      default : begin
        result = input_3;
      end
    endcase
    MUX_v_3_4_2x0 = result;
  end
  endfunction


  function automatic [7:0] MUX_v_8_4_2;
    input [7:0] input_0;
    input [7:0] input_1;
    input [7:0] input_2;
    input [7:0] input_3;
    input [1:0] sel;
    reg [7:0] result;
  begin
    case (sel)
      2'b00 : begin
        result = input_0;
      end
      2'b01 : begin
        result = input_1;
      end
      2'b10 : begin
        result = input_2;
      end
      default : begin
        result = input_3;
      end
    endcase
    MUX_v_8_4_2 = result;
  end
  endfunction


  function automatic [8:0] MUX_v_9_2_2;
    input [8:0] input_0;
    input [8:0] input_1;
    input  sel;
    reg [8:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_9_2_2 = result;
  end
  endfunction


  function automatic [0:0] readslicef_12_1_11;
    input [11:0] vector;
    reg [11:0] tmp;
  begin
    tmp = vector >> 11;
    readslicef_12_1_11 = tmp[0:0];
  end
  endfunction


  function automatic [11:0] conv_u2s_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2s_11_12 =  {1'b0, vector};
  end
  endfunction


  function automatic [2:0] conv_u2u_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_3 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    kmp
// ------------------------------------------------------------------


module kmp (
  clk, rst, pattern_rsc_dat, pattern_triosy_lz, input_rsc_addr_rd, input_rsc_re,
      input_rsc_data_out, input_triosy_lz, kmpNext_rsc_zout, kmpNext_rsc_lzout, kmpNext_rsc_zin,
      kmpNext_triosy_lz, n_matches_rsc_dat, n_matches_triosy_lz, return_rsc_dat,
      return_triosy_lz
);
  input clk;
  input rst;
  input [31:0] pattern_rsc_dat;
  output pattern_triosy_lz;
  output [10:0] input_rsc_addr_rd;
  output input_rsc_re;
  input [7:0] input_rsc_data_out;
  output input_triosy_lz;
  output [7:0] kmpNext_rsc_zout;
  output kmpNext_rsc_lzout;
  input [7:0] kmpNext_rsc_zin;
  output kmpNext_triosy_lz;
  output [10:0] n_matches_rsc_dat;
  output n_matches_triosy_lz;
  output [31:0] return_rsc_dat;
  output return_triosy_lz;


  // Interconnect Declarations
  wire [10:0] input_rsci_addr_rd_d;
  wire input_rsci_re_d;
  wire [7:0] input_rsci_data_out_d;


  // Interconnect Declarations for Component Instantiations 
  kmp_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_2_1041_8_11_0_1_0_0_0_1_1_8_1041_1_1_gen
      input_rsci (
      .data_out(input_rsc_data_out),
      .re(input_rsc_re),
      .addr_rd(input_rsc_addr_rd),
      .addr_rd_d(input_rsci_addr_rd_d),
      .re_d(input_rsci_re_d),
      .data_out_d(input_rsci_data_out_d)
    );
  kmp_core kmp_core_inst (
      .clk(clk),
      .rst(rst),
      .pattern_rsc_dat(pattern_rsc_dat),
      .pattern_triosy_lz(pattern_triosy_lz),
      .input_triosy_lz(input_triosy_lz),
      .kmpNext_rsc_zout(kmpNext_rsc_zout),
      .kmpNext_rsc_lzout(kmpNext_rsc_lzout),
      .kmpNext_rsc_zin(kmpNext_rsc_zin),
      .kmpNext_triosy_lz(kmpNext_triosy_lz),
      .n_matches_rsc_dat(n_matches_rsc_dat),
      .n_matches_triosy_lz(n_matches_triosy_lz),
      .return_rsc_dat(return_rsc_dat),
      .return_triosy_lz(return_triosy_lz),
      .input_rsci_addr_rd_d(input_rsci_addr_rd_d),
      .input_rsci_re_d(input_rsci_re_d),
      .input_rsci_data_out_d(input_rsci_data_out_d)
    );
endmodule



