****************************************
Report : timing
        -path_type short
        -delay_type min
        -max_paths 20
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Mon Mar  4 07:44:07 2024
****************************************

  Startpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                  Incr      Path  
  ----------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00

  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  id_stage_i/controller_i/boot_done_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.02      0.02 f
  ...
  id_stage_i/controller_i/boot_done_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.03 f
  data arrival time                                                                0.03

  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00
  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  library hold time                                                     -0.00     -0.00
  data required time                                                              -0.00
  ----------------------------------------------------------------------------------------------
  data required time                                                              -0.00
  data arrival time                                                               -0.03
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                      0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                  Incr      Path  
  ----------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00

  debug_unit_i/dbg_cause_q_reg_3_/CK (SAEDRVT14_FDPSBQ_4)                0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_3_/Q (SAEDRVT14_FDPSBQ_4)                 0.02      0.02 r
  ...
  debug_unit_i/dbg_cause_q_reg_3_/D (SAEDRVT14_FDPSBQ_4)                 0.01      0.03 r
  data arrival time                                                                0.03

  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00
  debug_unit_i/dbg_cause_q_reg_3_/CK (SAEDRVT14_FDPSBQ_4)                0.00      0.00 r
  library hold time                                                     -0.00     -0.00
  data required time                                                              -0.00
  ----------------------------------------------------------------------------------------------
  data required time                                                              -0.00
  data arrival time                                                               -0.03
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                      0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                  Incr      Path  
  ----------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00

  debug_unit_i/dbg_cause_q_reg_2_/CK (SAEDRVT14_FDPSBQ_4)                0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_2_/Q (SAEDRVT14_FDPSBQ_4)                 0.02      0.02 r
  ...
  debug_unit_i/dbg_cause_q_reg_2_/D (SAEDRVT14_FDPSBQ_4)                 0.01      0.03 r
  data arrival time                                                                0.03

  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00
  debug_unit_i/dbg_cause_q_reg_2_/CK (SAEDRVT14_FDPSBQ_4)                0.00      0.00 r
  library hold time                                                     -0.00     -0.00
  data required time                                                              -0.00
  ----------------------------------------------------------------------------------------------
  data required time                                                              -0.00
  data arrival time                                                               -0.03
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                      0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                  Incr      Path  
  ----------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00

  debug_unit_i/dbg_cause_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                 0.02      0.02 r
  ...
  debug_unit_i/dbg_cause_q_reg_0_/D (SAEDRVT14_FDPSBQ_4)                 0.01      0.03 r
  data arrival time                                                                0.03

  clock CLK_I (rise edge)                                                0.00      0.00
  clock network delay (ideal)                                            0.00      0.00
  debug_unit_i/dbg_cause_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                0.00      0.00 r
  library hold time                                                     -0.00     -0.00
  data required time                                                              -0.00
  ----------------------------------------------------------------------------------------------
  data required time                                                              -0.00
  data arrival time                                                               -0.03
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                      0.03



  Startpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00

  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.02      0.02 f
  ...
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.03 f
  data arrival time                                                                       0.03

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  library hold time                                                            -0.00     -0.00
  data required time                                                                     -0.00
  -----------------------------------------------------------------------------------------------------
  data required time                                                                     -0.00
  data arrival time                                                                      -0.03
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_4_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_4_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00

  debug_unit_i/dbg_cause_q_reg_4_/CK (SAEDRVT14_FDPSBQ_4)                       0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_4_/Q (SAEDRVT14_FDPSBQ_4)                        0.02      0.02 r
  ...
  debug_unit_i/dbg_cause_q_reg_4_/D (SAEDRVT14_FDPSBQ_4)                        0.01      0.03 r
  data arrival time                                                                       0.03

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00
  debug_unit_i/dbg_cause_q_reg_4_/CK (SAEDRVT14_FDPSBQ_4)                       0.00      0.00 r
  library hold time                                                            -0.00     -0.00
  data required time                                                                     -0.00
  -----------------------------------------------------------------------------------------------------
  data required time                                                                     -0.00
  data arrival time                                                                      -0.03
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: cs_registers_i/PCMR_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: cs_registers_i/PCCR_inc_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00

  cs_registers_i/PCMR_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                          0.00      0.00 r
  cs_registers_i/PCMR_q_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                           0.02      0.02 f
  ...
  cs_registers_i/PCCR_inc_q_reg_0_/D (SAEDRVT14_FSDPRBQ_V2_4)                   0.01      0.03 f
  data arrival time                                                                       0.03

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00
  cs_registers_i/PCCR_inc_q_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                  0.00      0.00 r
  library hold time                                                            -0.00     -0.00
  data required time                                                                     -0.00
  -----------------------------------------------------------------------------------------------------
  data required time                                                                     -0.00
  data arrival time                                                                      -0.03
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: if_stage_i/offset_fsm_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/offset_fsm_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00

  if_stage_i/offset_fsm_cs_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                       0.00      0.00 r
  if_stage_i/offset_fsm_cs_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                        0.02      0.02 r
  ...
  if_stage_i/offset_fsm_cs_reg_0_/D (SAEDRVT14_FDPSBQ_4)                        0.01      0.03 r
  data arrival time                                                                       0.03

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00
  if_stage_i/offset_fsm_cs_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                       0.00      0.00 r
  library hold time                                                            -0.00     -0.00
  data required time                                                                     -0.00
  -----------------------------------------------------------------------------------------------------
  data required time                                                                     -0.00
  data arrival time                                                                      -0.03
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00

  debug_unit_i/dbg_cause_q_reg_1_/CK (SAEDRVT14_FDPSBQ_4)                       0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_1_/Q (SAEDRVT14_FDPSBQ_4)                        0.02      0.02 r
  ...
  debug_unit_i/dbg_cause_q_reg_1_/D (SAEDRVT14_FDPSBQ_4)                        0.01      0.03 r
  data arrival time                                                                       0.03

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00
  debug_unit_i/dbg_cause_q_reg_1_/CK (SAEDRVT14_FDPSBQ_4)                       0.00      0.00 r
  library hold time                                                            -0.00     -0.00
  data required time                                                                     -0.00
  -----------------------------------------------------------------------------------------------------
  data required time                                                                     -0.00
  data arrival time                                                                      -0.03
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: debug_unit_i/dbg_ssth_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_ssth_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00

  debug_unit_i/dbg_ssth_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00 r
  debug_unit_i/dbg_ssth_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                        0.02      0.02 f
  ...
  debug_unit_i/dbg_ssth_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                        0.01      0.03 f
  data arrival time                                                                       0.03

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00
  debug_unit_i/dbg_ssth_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00 r
  library hold time                                                            -0.00     -0.00
  data required time                                                                     -0.00
  -----------------------------------------------------------------------------------------------------
  data required time                                                                     -0.00
  data arrival time                                                                      -0.03
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: ex_stage_i/mult_i/mulh_CS_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                         Incr      Path  
  -----------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)                  0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FSDPRBQ_V2_4)                   0.02      0.02 f
  ...
  ex_stage_i/mult_i/mulh_CS_reg_1_/D (SAEDRVT14_FSDPRBQ_V2_4)                   0.01      0.03 f
  data arrival time                                                                       0.03

  clock CLK_I (rise edge)                                                       0.00      0.00
  clock network delay (ideal)                                                   0.00      0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)                  0.00      0.00 r
  library hold time                                                            -0.00     -0.00
  data required time                                                                     -0.00
  -----------------------------------------------------------------------------------------------------
  data required time                                                                     -0.00
  data arrival time                                                                      -0.03
  -----------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (ideal)                                                                      0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__30_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__30_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.03 f
  data arrival time                                                                                          0.03

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (ideal)                                                                      0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  library hold time                                                                               -0.00     -0.00
  data required time                                                                                        -0.00
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        -0.00
  data arrival time                                                                                         -0.03
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (ideal)                                                                      0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.03 f
  data arrival time                                                                                          0.03

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (ideal)                                                                      0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  library hold time                                                                               -0.00     -0.00
  data required time                                                                                        -0.00
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        -0.00
  data arrival time                                                                                         -0.03
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                            Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (ideal)                                                                      0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__27_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__27_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.03 f
  data arrival time                                                                                          0.03

  clock CLK_I (rise edge)                                                                          0.00      0.00
  clock network delay (ideal)                                                                      0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  library hold time                                                                               -0.00     -0.00
  data required time                                                                                        -0.00
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        -0.00
  data arrival time                                                                                         -0.03
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__12_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__12_/Q (SAEDRVT14_FSDPRBQ_V2_4)     0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__12_/D (SAEDRVT14_FSDPRBQ_V2_4)     0.01      0.03 f
  data arrival time                                                                                           0.03

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__12_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      0.00 r
  library hold time                                                                                -0.00     -0.00
  data required time                                                                                         -0.00
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         -0.00
  data arrival time                                                                                          -0.03
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__16_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__16_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__16_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__16_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__16_/D (SAEDRVT14_FSDPRBQ_V2_4)      0.01      0.03 f
  data arrival time                                                                                           0.03

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__16_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  library hold time                                                                                -0.00     -0.00
  data required time                                                                                         -0.00
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         -0.00
  data arrival time                                                                                          -0.03
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__21_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__21_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__21_/D (SAEDRVT14_FSDPRBQ_V2_4)      0.01      0.03 f
  data arrival time                                                                                           0.03

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__21_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  library hold time                                                                                -0.00     -0.00
  data required time                                                                                         -0.00
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         -0.00
  data arrival time                                                                                          -0.03
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/D (SAEDRVT14_FSDPRBQ_V2_4)      0.01      0.03 f
  data arrival time                                                                                           0.03

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  library hold time                                                                                -0.00     -0.00
  data required time                                                                                         -0.00
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         -0.00
  data arrival time                                                                                          -0.03
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__26_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__26_/D (SAEDRVT14_FSDPRBQ_V2_4)      0.01      0.03 f
  data arrival time                                                                                           0.03

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  library hold time                                                                                -0.00     -0.00
  data required time                                                                                         -0.00
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         -0.00
  data arrival time                                                                                          -0.03
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                             Incr      Path  
  -------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.02      0.02 f
  ...
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/D (SAEDRVT14_FSDPRBQ_V2_4)      0.01      0.03 f
  data arrival time                                                                                           0.03

  clock CLK_I (rise edge)                                                                           0.00      0.00
  clock network delay (ideal)                                                                       0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.00 r
  library hold time                                                                                -0.00     -0.00
  data required time                                                                                         -0.00
  -------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                         -0.00
  data arrival time                                                                                          -0.03
  -------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                 0.03


1
