
spectral.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006450  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  080065f0  080065f0  000165f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068b0  080068b0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080068b0  080068b0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080068b0  080068b0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068b0  080068b0  000168b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068b4  080068b4  000168b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080068b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  200001dc  08006a94  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08006a94  000202fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b2cb  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000191c  00000000  00000000  0002b4d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000988  00000000  00000000  0002cdf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008b0  00000000  00000000  0002d780  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cb1e  00000000  00000000  0002e030  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008a08  00000000  00000000  0004ab4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a81b0  00000000  00000000  00053556  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fb706  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030b8  00000000  00000000  000fb784  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080065d8 	.word	0x080065d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080065d8 	.word	0x080065d8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <check_error>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int check_error() {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	if (ret != HAL_OK) {
 8000bbc:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <check_error+0x44>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d017      	beq.n	8000bf4 <check_error+0x3c>
		strcpy((char*)buf, "Err \r\n");
 8000bc4:	4b0e      	ldr	r3, [pc, #56]	; (8000c00 <check_error+0x48>)
 8000bc6:	4a0f      	ldr	r2, [pc, #60]	; (8000c04 <check_error+0x4c>)
 8000bc8:	6810      	ldr	r0, [r2, #0]
 8000bca:	6018      	str	r0, [r3, #0]
 8000bcc:	8891      	ldrh	r1, [r2, #4]
 8000bce:	7992      	ldrb	r2, [r2, #6]
 8000bd0:	8099      	strh	r1, [r3, #4]
 8000bd2:	719a      	strb	r2, [r3, #6]

    HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8000bd4:	480a      	ldr	r0, [pc, #40]	; (8000c00 <check_error+0x48>)
 8000bd6:	f7ff fb03 	bl	80001e0 <strlen>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	f04f 33ff 	mov.w	r3, #4294967295
 8000be2:	4907      	ldr	r1, [pc, #28]	; (8000c00 <check_error+0x48>)
 8000be4:	4808      	ldr	r0, [pc, #32]	; (8000c08 <check_error+0x50>)
 8000be6:	f003 f879 	bl	8003cdc <HAL_UART_Transmit>
    HAL_Delay(10);
 8000bea:	200a      	movs	r0, #10
 8000bec:	f000 fd22 	bl	8001634 <HAL_Delay>
		return 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	e000      	b.n	8000bf6 <check_error+0x3e>
	}
	return 1;
 8000bf4:	2301      	movs	r3, #1
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	200001f8 	.word	0x200001f8
 8000c00:	20000254 	.word	0x20000254
 8000c04:	080065f0 	.word	0x080065f0
 8000c08:	20000274 	.word	0x20000274

08000c0c <nucleo_byte_read>:

uint8_t nucleo_byte_read(uint8_t device_reg) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af02      	add	r7, sp, #8
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
	//transmits the address to read from
	buf[0] = device_reg;
 8000c16:	4a18      	ldr	r2, [pc, #96]	; (8000c78 <nucleo_byte_read+0x6c>)
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	7013      	strb	r3, [r2, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c1, DEVICE_SLAVE_ADDRESS << 1, buf, 1, HAL_MAX_DELAY);
 8000c1c:	2349      	movs	r3, #73	; 0x49
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	b299      	uxth	r1, r3
 8000c24:	f04f 33ff 	mov.w	r3, #4294967295
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	4a12      	ldr	r2, [pc, #72]	; (8000c78 <nucleo_byte_read+0x6c>)
 8000c2e:	4813      	ldr	r0, [pc, #76]	; (8000c7c <nucleo_byte_read+0x70>)
 8000c30:	f001 f83a 	bl	8001ca8 <HAL_I2C_Master_Transmit>
 8000c34:	4603      	mov	r3, r0
 8000c36:	461a      	mov	r2, r3
 8000c38:	4b11      	ldr	r3, [pc, #68]	; (8000c80 <nucleo_byte_read+0x74>)
 8000c3a:	701a      	strb	r2, [r3, #0]
	check_error();
 8000c3c:	f7ff ffbc 	bl	8000bb8 <check_error>

	//reads from address sent above
	ret = HAL_I2C_Master_Receive(&hi2c1, (DEVICE_SLAVE_ADDRESS << 1) | 1, buf, 1, HAL_MAX_DELAY);
 8000c40:	2349      	movs	r3, #73	; 0x49
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	b21b      	sxth	r3, r3
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	b21b      	sxth	r3, r3
 8000c4c:	b299      	uxth	r1, r3
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	2301      	movs	r3, #1
 8000c56:	4a08      	ldr	r2, [pc, #32]	; (8000c78 <nucleo_byte_read+0x6c>)
 8000c58:	4808      	ldr	r0, [pc, #32]	; (8000c7c <nucleo_byte_read+0x70>)
 8000c5a:	f001 f919 	bl	8001e90 <HAL_I2C_Master_Receive>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	461a      	mov	r2, r3
 8000c62:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <nucleo_byte_read+0x74>)
 8000c64:	701a      	strb	r2, [r3, #0]
	check_error();
 8000c66:	f7ff ffa7 	bl	8000bb8 <check_error>
	return buf[0];
 8000c6a:	4b03      	ldr	r3, [pc, #12]	; (8000c78 <nucleo_byte_read+0x6c>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000254 	.word	0x20000254
 8000c7c:	20000208 	.word	0x20000208
 8000c80:	200001f8 	.word	0x200001f8

08000c84 <nucleo_byte_write>:

void nucleo_byte_write(uint8_t addr, uint8_t data) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af02      	add	r7, sp, #8
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	460a      	mov	r2, r1
 8000c8e:	71fb      	strb	r3, [r7, #7]
 8000c90:	4613      	mov	r3, r2
 8000c92:	71bb      	strb	r3, [r7, #6]
	buf[0] = addr;
 8000c94:	4a0d      	ldr	r2, [pc, #52]	; (8000ccc <nucleo_byte_write+0x48>)
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	7013      	strb	r3, [r2, #0]
	buf[1] = data;
 8000c9a:	4a0c      	ldr	r2, [pc, #48]	; (8000ccc <nucleo_byte_write+0x48>)
 8000c9c:	79bb      	ldrb	r3, [r7, #6]
 8000c9e:	7053      	strb	r3, [r2, #1]

	//SMBUS docs first byte is addr to write to, second is data
	ret = HAL_I2C_Master_Transmit(&hi2c1, DEVICE_SLAVE_ADDRESS << 1, buf, 2, HAL_MAX_DELAY);
 8000ca0:	2349      	movs	r3, #73	; 0x49
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	b299      	uxth	r1, r3
 8000ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	2302      	movs	r3, #2
 8000cb0:	4a06      	ldr	r2, [pc, #24]	; (8000ccc <nucleo_byte_write+0x48>)
 8000cb2:	4807      	ldr	r0, [pc, #28]	; (8000cd0 <nucleo_byte_write+0x4c>)
 8000cb4:	f000 fff8 	bl	8001ca8 <HAL_I2C_Master_Transmit>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	461a      	mov	r2, r3
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <nucleo_byte_write+0x50>)
 8000cbe:	701a      	strb	r2, [r3, #0]
	check_error();
 8000cc0:	f7ff ff7a 	bl	8000bb8 <check_error>
}
 8000cc4:	bf00      	nop
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000254 	.word	0x20000254
 8000cd0:	20000208 	.word	0x20000208
 8000cd4:	200001f8 	.word	0x200001f8

08000cd8 <virtual_read>:

uint8_t virtual_read(uint8_t v_reg) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint8_t d;

	status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ff90 	bl	8000c0c <nucleo_byte_read>
 8000cec:	4603      	mov	r3, r0
 8000cee:	73fb      	strb	r3, [r7, #15]

	if ((status & I2C_AS72XX_SLAVE_RX_VALID) != 0) {
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d006      	beq.n	8000d08 <virtual_read+0x30>
		d = nucleo_byte_read(I2C_AS72XX_SLAVE_READ_REG);
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff ff84 	bl	8000c0c <nucleo_byte_read>
 8000d04:	4603      	mov	r3, r0
 8000d06:	73bb      	strb	r3, [r7, #14]
	}

	while(1) {
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000d08:	2300      	movs	r3, #0
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff7d 	bl	8000c0c <nucleo_byte_read>
 8000d12:	4603      	mov	r3, r0
 8000d14:	73fb      	strb	r3, [r7, #15]

		if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0) {
 8000d16:	7bfb      	ldrb	r3, [r7, #15]
 8000d18:	2202      	movs	r2, #2
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d003      	beq.n	8000d28 <virtual_read+0x50>
			break;
		}
		HAL_Delay(5); //delay for 5 ms
 8000d20:	2005      	movs	r0, #5
 8000d22:	f000 fc87 	bl	8001634 <HAL_Delay>
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000d26:	e7ef      	b.n	8000d08 <virtual_read+0x30>
			break;
 8000d28:	bf00      	nop
	}

	nucleo_byte_write(I2C_AS72XX_SLAVE_WRITE_REG, v_reg);
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	79fa      	ldrb	r2, [r7, #7]
 8000d30:	4611      	mov	r1, r2
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff ffa6 	bl	8000c84 <nucleo_byte_write>

	while(1) {
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000d38:	2300      	movs	r3, #0
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff65 	bl	8000c0c <nucleo_byte_read>
 8000d42:	4603      	mov	r3, r0
 8000d44:	73fb      	strb	r3, [r7, #15]
		if ((status & I2C_AS72XX_SLAVE_RX_VALID) != 0) {
 8000d46:	7bfb      	ldrb	r3, [r7, #15]
 8000d48:	2201      	movs	r2, #1
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d103      	bne.n	8000d58 <virtual_read+0x80>
			break;
		}
		HAL_Delay(5); //delay for 5 ms
 8000d50:	2005      	movs	r0, #5
 8000d52:	f000 fc6f 	bl	8001634 <HAL_Delay>
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000d56:	e7ef      	b.n	8000d38 <virtual_read+0x60>
			break;
 8000d58:	bf00      	nop
	}

	d = nucleo_byte_read( I2C_AS72XX_SLAVE_READ_REG);
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff ff54 	bl	8000c0c <nucleo_byte_read>
 8000d64:	4603      	mov	r3, r0
 8000d66:	73bb      	strb	r3, [r7, #14]
	return d;
 8000d68:	7bbb      	ldrb	r3, [r7, #14]
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <virtual_write>:


void virtual_write(uint8_t v_reg, uint8_t data) {
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b084      	sub	sp, #16
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	4603      	mov	r3, r0
 8000d7a:	460a      	mov	r2, r1
 8000d7c:	71fb      	strb	r3, [r7, #7]
 8000d7e:	4613      	mov	r3, r2
 8000d80:	71bb      	strb	r3, [r7, #6]
	uint8_t status;

	while(1) {
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000d82:	2300      	movs	r3, #0
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff ff40 	bl	8000c0c <nucleo_byte_read>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	73fb      	strb	r3, [r7, #15]
		if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0) {
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	2202      	movs	r2, #2
 8000d94:	4013      	ands	r3, r2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d003      	beq.n	8000da2 <virtual_write+0x30>
			break;
		}
		HAL_Delay(5);
 8000d9a:	2005      	movs	r0, #5
 8000d9c:	f000 fc4a 	bl	8001634 <HAL_Delay>
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000da0:	e7ef      	b.n	8000d82 <virtual_write+0x10>
			break;
 8000da2:	bf00      	nop
	}

	nucleo_byte_write(I2C_AS72XX_SLAVE_WRITE_REG, (v_reg | 1 << 7));
 8000da4:	2301      	movs	r3, #1
 8000da6:	b2da      	uxtb	r2, r3
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	4619      	mov	r1, r3
 8000db2:	4610      	mov	r0, r2
 8000db4:	f7ff ff66 	bl	8000c84 <nucleo_byte_write>

	while(1) {
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000db8:	2300      	movs	r3, #0
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff25 	bl	8000c0c <nucleo_byte_read>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	73fb      	strb	r3, [r7, #15]
		if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0) {
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	2202      	movs	r2, #2
 8000dca:	4013      	ands	r3, r2
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d003      	beq.n	8000dd8 <virtual_write+0x66>
			break;
		}
		HAL_Delay(5);
 8000dd0:	2005      	movs	r0, #5
 8000dd2:	f000 fc2f 	bl	8001634 <HAL_Delay>
		status = nucleo_byte_read(I2C_AS72XX_SLAVE_STATUS_REG);
 8000dd6:	e7ef      	b.n	8000db8 <virtual_write+0x46>
			break;
 8000dd8:	bf00      	nop
	}

	nucleo_byte_write(I2C_AS72XX_SLAVE_WRITE_REG, data);
 8000dda:	2301      	movs	r3, #1
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	79ba      	ldrb	r2, [r7, #6]
 8000de0:	4611      	mov	r1, r2
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff ff4e 	bl	8000c84 <nucleo_byte_write>
}
 8000de8:	bf00      	nop
 8000dea:	3710      	adds	r7, #16
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <get_decimal>:

uint16_t get_decimal(uint8_t virtual_reg_l, uint8_t virtual_reg_h) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	460a      	mov	r2, r1
 8000dfa:	71fb      	strb	r3, [r7, #7]
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	71bb      	strb	r3, [r7, #6]
	uint16_t high = virtual_read(virtual_reg_h) << 8;
 8000e00:	79bb      	ldrb	r3, [r7, #6]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff ff68 	bl	8000cd8 <virtual_read>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	021b      	lsls	r3, r3, #8
 8000e0e:	81fb      	strh	r3, [r7, #14]
	return high | (virtual_read(virtual_reg_l));
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff ff60 	bl	8000cd8 <virtual_read>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	b29a      	uxth	r2, r3
 8000e1c:	89fb      	ldrh	r3, [r7, #14]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	b29b      	uxth	r3, r3
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <new_channel>:

Channel* new_channel(uint8_t lsb_r, uint8_t msb_r) {
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b084      	sub	sp, #16
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	4603      	mov	r3, r0
 8000e32:	460a      	mov	r2, r1
 8000e34:	71fb      	strb	r3, [r7, #7]
 8000e36:	4613      	mov	r3, r2
 8000e38:	71bb      	strb	r3, [r7, #6]
	Channel* ch = malloc(sizeof(Channel));
 8000e3a:	2003      	movs	r0, #3
 8000e3c:	f003 fb88 	bl	8004550 <malloc>
 8000e40:	4603      	mov	r3, r0
 8000e42:	60fb      	str	r3, [r7, #12]
	ch->color_data = 0;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2200      	movs	r2, #0
 8000e48:	709a      	strb	r2, [r3, #2]
	ch->lsb_register = lsb_r;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	79fa      	ldrb	r2, [r7, #7]
 8000e4e:	701a      	strb	r2, [r3, #0]
	ch->msb_register = msb_r;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	79ba      	ldrb	r2, [r7, #6]
 8000e54:	705a      	strb	r2, [r3, #1]
	return ch;
 8000e56:	68fb      	ldr	r3, [r7, #12]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <new_device>:

//not the most readable code..
//dev channels start at 0x08 and increase by 8 up until 0x13

Device* new_device(uint8_t dev_register) {
 8000e60:	b590      	push	{r4, r7, lr}
 8000e62:	b087      	sub	sp, #28
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
	Device* dev = malloc(sizeof(Device));
 8000e6a:	201c      	movs	r0, #28
 8000e6c:	f003 fb70 	bl	8004550 <malloc>
 8000e70:	4603      	mov	r3, r0
 8000e72:	613b      	str	r3, [r7, #16]
	dev->dev_register = dev_register;
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	79fa      	ldrb	r2, [r7, #7]
 8000e78:	701a      	strb	r2, [r3, #0]

	uint8_t START_REG = 0x08; //RAW_VALUE_RGA_LOW;
 8000e7a:	2308      	movs	r3, #8
 8000e7c:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < CHANNELS; ++i) {
 8000e7e:	2300      	movs	r3, #0
 8000e80:	75fb      	strb	r3, [r7, #23]
 8000e82:	e019      	b.n	8000eb8 <new_device+0x58>
		dev->channels[i] = new_channel(START_REG + (2 * i), START_REG + (2 * i) + 1);
 8000e84:	7dfb      	ldrb	r3, [r7, #23]
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	b2da      	uxtb	r2, r3
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	b2d8      	uxtb	r0, r3
 8000e90:	7dfb      	ldrb	r3, [r7, #23]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	7bfb      	ldrb	r3, [r7, #15]
 8000e98:	4413      	add	r3, r2
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	7dfc      	ldrb	r4, [r7, #23]
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	f7ff ffc1 	bl	8000e2a <new_channel>
 8000ea8:	4601      	mov	r1, r0
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	00a3      	lsls	r3, r4, #2
 8000eae:	4413      	add	r3, r2
 8000eb0:	6059      	str	r1, [r3, #4]
	for (uint8_t i = 0; i < CHANNELS; ++i) {
 8000eb2:	7dfb      	ldrb	r3, [r7, #23]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	75fb      	strb	r3, [r7, #23]
 8000eb8:	7dfb      	ldrb	r3, [r7, #23]
 8000eba:	2b05      	cmp	r3, #5
 8000ebc:	d9e2      	bls.n	8000e84 <new_device+0x24>
	}
	return dev;
 8000ebe:	693b      	ldr	r3, [r7, #16]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	371c      	adds	r7, #28
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd90      	pop	{r4, r7, pc}

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b5b0      	push	{r4, r5, r7, lr}
 8000eca:	b092      	sub	sp, #72	; 0x48
 8000ecc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ece:	f000 fb4b 	bl	8001568 <HAL_Init>

  /* USER CODE BEGIN Init */
	uint8_t buf[30];

	Device *triad_dev_1 = new_device(0x00);
 8000ed2:	2000      	movs	r0, #0
 8000ed4:	f7ff ffc4 	bl	8000e60 <new_device>
 8000ed8:	63b8      	str	r0, [r7, #56]	; 0x38

	Device *triad_dev_2 = new_device(0x01);
 8000eda:	2001      	movs	r0, #1
 8000edc:	f7ff ffc0 	bl	8000e60 <new_device>
 8000ee0:	6378      	str	r0, [r7, #52]	; 0x34

	Device *triad_dev_3 = new_device(0x02);
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f7ff ffbc 	bl	8000e60 <new_device>
 8000ee8:	6338      	str	r0, [r7, #48]	; 0x30

	Device *triad[3] = { triad_dev_1, triad_dev_2, triad_dev_3 };
 8000eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000eec:	603b      	str	r3, [r7, #0]
 8000eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ef0:	607b      	str	r3, [r7, #4]
 8000ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ef4:	60bb      	str	r3, [r7, #8]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef6:	f000 f8a1 	bl	800103c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efa:	f000 f96f 	bl	80011dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000efe:	f000 f93d 	bl	800117c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000f02:	f000 f8fb 	bl	80010fc <MX_I2C1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  strcpy((char*)buf, "Hello!\r\n");
 8000f06:	f107 030c 	add.w	r3, r7, #12
 8000f0a:	4a49      	ldr	r2, [pc, #292]	; (8001030 <main+0x168>)
 8000f0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f0e:	c303      	stmia	r3!, {r0, r1}
 8000f10:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8000f12:	f107 030c 	add.w	r3, r7, #12
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff f962 	bl	80001e0 <strlen>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	b29a      	uxth	r2, r3
 8000f20:	f107 010c 	add.w	r1, r7, #12
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295
 8000f28:	4842      	ldr	r0, [pc, #264]	; (8001034 <main+0x16c>)
 8000f2a:	f002 fed7 	bl	8003cdc <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000f2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f32:	f000 fb7f 	bl	8001634 <HAL_Delay>

	  Channel *channel = new_channel(0, 0);
 8000f36:	2100      	movs	r1, #0
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f7ff ff76 	bl	8000e2a <new_channel>
 8000f3e:	62f8      	str	r0, [r7, #44]	; 0x2c

	  for (uint8_t i = 0; i < 3; ++i) {
 8000f40:	2300      	movs	r3, #0
 8000f42:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000f46:	e06a      	b.n	800101e <main+0x156>
		  virtual_write(DEV_SEL, triad[i]->dev_register);
 8000f48:	234f      	movs	r3, #79	; 0x4f
 8000f4a:	b2da      	uxtb	r2, r3
 8000f4c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000f56:	440b      	add	r3, r1
 8000f58:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4610      	mov	r0, r2
 8000f62:	f7ff ff06 	bl	8000d72 <virtual_write>
		  for (uint8_t j = 0; j < CHANNELS; ++j) {
 8000f66:	2300      	movs	r3, #0
 8000f68:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000f6c:	e04e      	b.n	800100c <main+0x144>
			  channel = triad[i]->channels[j];
 8000f6e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000f78:	4413      	add	r3, r2
 8000f7a:	f853 2c40 	ldr.w	r2, [r3, #-64]
 8000f7e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	4413      	add	r3, r2
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	62fb      	str	r3, [r7, #44]	; 0x2c
			  channel->color_data = get_decimal(channel->lsb_register, channel->msb_register);
 8000f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f8c:	781a      	ldrb	r2, [r3, #0]
 8000f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f90:	785b      	ldrb	r3, [r3, #1]
 8000f92:	4619      	mov	r1, r3
 8000f94:	4610      	mov	r0, r2
 8000f96:	f7ff ff2b 	bl	8000df0 <get_decimal>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fa0:	709a      	strb	r2, [r3, #2]

			  //complicated way to print "channel {x} : {data}"
			  sprintf((char*)buf , "channel %u : %f\n", (unsigned int)((i*CHANNELS) + j), (float)channel->color_data);
 8000fa2:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	4413      	add	r3, r2
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	461a      	mov	r2, r3
 8000fb0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000fb4:	4413      	add	r3, r2
 8000fb6:	461d      	mov	r5, r3
 8000fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fba:	789b      	ldrb	r3, [r3, #2]
 8000fbc:	ee07 3a90 	vmov	s15, r3
 8000fc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fc4:	ee17 0a90 	vmov	r0, s15
 8000fc8:	f7ff fac6 	bl	8000558 <__aeabi_f2d>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	460c      	mov	r4, r1
 8000fd0:	f107 000c 	add.w	r0, r7, #12
 8000fd4:	e9cd 3400 	strd	r3, r4, [sp]
 8000fd8:	462a      	mov	r2, r5
 8000fda:	4917      	ldr	r1, [pc, #92]	; (8001038 <main+0x170>)
 8000fdc:	f003 ffdc 	bl	8004f98 <siprintf>

			  HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff f8fb 	bl	80001e0 <strlen>
 8000fea:	4603      	mov	r3, r0
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	f107 010c 	add.w	r1, r7, #12
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	480f      	ldr	r0, [pc, #60]	; (8001034 <main+0x16c>)
 8000ff8:	f002 fe70 	bl	8003cdc <HAL_UART_Transmit>
			  HAL_Delay(10);
 8000ffc:	200a      	movs	r0, #10
 8000ffe:	f000 fb19 	bl	8001634 <HAL_Delay>
		  for (uint8_t j = 0; j < CHANNELS; ++j) {
 8001002:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001006:	3301      	adds	r3, #1
 8001008:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800100c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001010:	2b05      	cmp	r3, #5
 8001012:	d9ac      	bls.n	8000f6e <main+0xa6>
	  for (uint8_t i = 0; i < 3; ++i) {
 8001014:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001018:	3301      	adds	r3, #1
 800101a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800101e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001022:	2b02      	cmp	r3, #2
 8001024:	d990      	bls.n	8000f48 <main+0x80>
		  }
	  }
	  HAL_Delay(1000);
 8001026:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800102a:	f000 fb03 	bl	8001634 <HAL_Delay>
  {
 800102e:	e76a      	b.n	8000f06 <main+0x3e>
 8001030:	080065f8 	.word	0x080065f8
 8001034:	20000274 	.word	0x20000274
 8001038:	08006604 	.word	0x08006604

0800103c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b0a6      	sub	sp, #152	; 0x98
 8001040:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001042:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001046:	2228      	movs	r2, #40	; 0x28
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f003 fa88 	bl	8004560 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001050:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	2258      	movs	r2, #88	; 0x58
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f003 fa7a 	bl	8004560 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106c:	2302      	movs	r3, #2
 800106e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001070:	2301      	movs	r3, #1
 8001072:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001074:	2310      	movs	r3, #16
 8001076:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107a:	2302      	movs	r3, #2
 800107c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001080:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001084:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001088:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800108c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001096:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800109a:	4618      	mov	r0, r3
 800109c:	f001 fa66 	bl	800256c <HAL_RCC_OscConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010a6:	f000 f913 	bl	80012d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010aa:	230f      	movs	r3, #15
 80010ac:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ae:	2302      	movs	r3, #2
 80010b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010ba:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010bc:	2300      	movs	r3, #0
 80010be:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010c0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010c4:	2102      	movs	r1, #2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f002 f966 	bl	8003398 <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010d2:	f000 f8fd 	bl	80012d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 80010d6:	2322      	movs	r3, #34	; 0x22
 80010d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4618      	mov	r0, r3
 80010e6:	f002 fb8d 	bl	8003804 <HAL_RCCEx_PeriphCLKConfig>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80010f0:	f000 f8ee 	bl	80012d0 <Error_Handler>
  }
}
 80010f4:	bf00      	nop
 80010f6:	3798      	adds	r7, #152	; 0x98
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001100:	4b1b      	ldr	r3, [pc, #108]	; (8001170 <MX_I2C1_Init+0x74>)
 8001102:	4a1c      	ldr	r2, [pc, #112]	; (8001174 <MX_I2C1_Init+0x78>)
 8001104:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001106:	4b1a      	ldr	r3, [pc, #104]	; (8001170 <MX_I2C1_Init+0x74>)
 8001108:	4a1b      	ldr	r2, [pc, #108]	; (8001178 <MX_I2C1_Init+0x7c>)
 800110a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800110c:	4b18      	ldr	r3, [pc, #96]	; (8001170 <MX_I2C1_Init+0x74>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <MX_I2C1_Init+0x74>)
 8001114:	2201      	movs	r2, #1
 8001116:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001118:	4b15      	ldr	r3, [pc, #84]	; (8001170 <MX_I2C1_Init+0x74>)
 800111a:	2200      	movs	r2, #0
 800111c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800111e:	4b14      	ldr	r3, [pc, #80]	; (8001170 <MX_I2C1_Init+0x74>)
 8001120:	2200      	movs	r2, #0
 8001122:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <MX_I2C1_Init+0x74>)
 8001126:	2200      	movs	r2, #0
 8001128:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800112a:	4b11      	ldr	r3, [pc, #68]	; (8001170 <MX_I2C1_Init+0x74>)
 800112c:	2200      	movs	r2, #0
 800112e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001130:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <MX_I2C1_Init+0x74>)
 8001132:	2200      	movs	r2, #0
 8001134:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001136:	480e      	ldr	r0, [pc, #56]	; (8001170 <MX_I2C1_Init+0x74>)
 8001138:	f000 fd26 	bl	8001b88 <HAL_I2C_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001142:	f000 f8c5 	bl	80012d0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001146:	2100      	movs	r1, #0
 8001148:	4809      	ldr	r0, [pc, #36]	; (8001170 <MX_I2C1_Init+0x74>)
 800114a:	f001 f977 	bl	800243c <HAL_I2CEx_ConfigAnalogFilter>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001154:	f000 f8bc 	bl	80012d0 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001158:	2100      	movs	r1, #0
 800115a:	4805      	ldr	r0, [pc, #20]	; (8001170 <MX_I2C1_Init+0x74>)
 800115c:	f001 f9b9 	bl	80024d2 <HAL_I2CEx_ConfigDigitalFilter>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001166:	f000 f8b3 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000208 	.word	0x20000208
 8001174:	40005400 	.word	0x40005400
 8001178:	2000090e 	.word	0x2000090e

0800117c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001180:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 8001182:	4a15      	ldr	r2, [pc, #84]	; (80011d8 <MX_USART2_UART_Init+0x5c>)
 8001184:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 8001188:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800118c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <MX_USART2_UART_Init+0x58>)
 80011c0:	f002 fd3e 	bl	8003c40 <HAL_UART_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011ca:	f000 f881 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000274 	.word	0x20000274
 80011d8:	40004400 	.word	0x40004400

080011dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f2:	4b34      	ldr	r3, [pc, #208]	; (80012c4 <MX_GPIO_Init+0xe8>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	4a33      	ldr	r2, [pc, #204]	; (80012c4 <MX_GPIO_Init+0xe8>)
 80011f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011fc:	6153      	str	r3, [r2, #20]
 80011fe:	4b31      	ldr	r3, [pc, #196]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800120a:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <MX_GPIO_Init+0xe8>)
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	4a2d      	ldr	r2, [pc, #180]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001210:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001214:	6153      	str	r3, [r2, #20]
 8001216:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001222:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	4a27      	ldr	r2, [pc, #156]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800122c:	6153      	str	r3, [r2, #20]
 800122e:	4b25      	ldr	r3, [pc, #148]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b22      	ldr	r3, [pc, #136]	; (80012c4 <MX_GPIO_Init+0xe8>)
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	4a21      	ldr	r2, [pc, #132]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001244:	6153      	str	r3, [r2, #20]
 8001246:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <MX_GPIO_Init+0xe8>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	2120      	movs	r1, #32
 8001256:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800125a:	f000 fc7d 	bl	8001b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800125e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001262:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001264:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <MX_GPIO_Init+0xec>)
 8001266:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800126c:	f107 0314 	add.w	r3, r7, #20
 8001270:	4619      	mov	r1, r3
 8001272:	4816      	ldr	r0, [pc, #88]	; (80012cc <MX_GPIO_Init+0xf0>)
 8001274:	f000 fae6 	bl	8001844 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001278:	2320      	movs	r3, #32
 800127a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127c:	2301      	movs	r3, #1
 800127e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001284:	2300      	movs	r3, #0
 8001286:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4619      	mov	r1, r3
 800128e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001292:	f000 fad7 	bl	8001844 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001296:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800129a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129c:	2302      	movs	r3, #2
 800129e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a4:	2303      	movs	r3, #3
 80012a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012a8:	2307      	movs	r3, #7
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b6:	f000 fac5 	bl	8001844 <HAL_GPIO_Init>

}
 80012ba:	bf00      	nop
 80012bc:	3728      	adds	r7, #40	; 0x28
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40021000 	.word	0x40021000
 80012c8:	10210000 	.word	0x10210000
 80012cc:	48000800 	.word	0x48000800

080012d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
	...

080012e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e6:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <HAL_MspInit+0x44>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a0e      	ldr	r2, [pc, #56]	; (8001324 <HAL_MspInit+0x44>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6193      	str	r3, [r2, #24]
 80012f2:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <HAL_MspInit+0x44>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <HAL_MspInit+0x44>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	4a08      	ldr	r2, [pc, #32]	; (8001324 <HAL_MspInit+0x44>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001308:	61d3      	str	r3, [r2, #28]
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <HAL_MspInit+0x44>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001316:	2007      	movs	r0, #7
 8001318:	f000 fa60 	bl	80017dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40021000 	.word	0x40021000

08001328 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	; 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a17      	ldr	r2, [pc, #92]	; (80013a4 <HAL_I2C_MspInit+0x7c>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d128      	bne.n	800139c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134a:	4b17      	ldr	r3, [pc, #92]	; (80013a8 <HAL_I2C_MspInit+0x80>)
 800134c:	695b      	ldr	r3, [r3, #20]
 800134e:	4a16      	ldr	r2, [pc, #88]	; (80013a8 <HAL_I2C_MspInit+0x80>)
 8001350:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001354:	6153      	str	r3, [r2, #20]
 8001356:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <HAL_I2C_MspInit+0x80>)
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800135e:	613b      	str	r3, [r7, #16]
 8001360:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001362:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001368:	2312      	movs	r3, #18
 800136a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800136c:	2301      	movs	r3, #1
 800136e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001370:	2303      	movs	r3, #3
 8001372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001374:	2304      	movs	r3, #4
 8001376:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	4619      	mov	r1, r3
 800137e:	480b      	ldr	r0, [pc, #44]	; (80013ac <HAL_I2C_MspInit+0x84>)
 8001380:	f000 fa60 	bl	8001844 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <HAL_I2C_MspInit+0x80>)
 8001386:	69db      	ldr	r3, [r3, #28]
 8001388:	4a07      	ldr	r2, [pc, #28]	; (80013a8 <HAL_I2C_MspInit+0x80>)
 800138a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800138e:	61d3      	str	r3, [r2, #28]
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <HAL_I2C_MspInit+0x80>)
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800139c:	bf00      	nop
 800139e:	3728      	adds	r7, #40	; 0x28
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40005400 	.word	0x40005400
 80013a8:	40021000 	.word	0x40021000
 80013ac:	48000400 	.word	0x48000400

080013b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	; 0x28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a17      	ldr	r2, [pc, #92]	; (800142c <HAL_UART_MspInit+0x7c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d128      	bne.n	8001424 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013d2:	4b17      	ldr	r3, [pc, #92]	; (8001430 <HAL_UART_MspInit+0x80>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	4a16      	ldr	r2, [pc, #88]	; (8001430 <HAL_UART_MspInit+0x80>)
 80013d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013dc:	61d3      	str	r3, [r2, #28]
 80013de:	4b14      	ldr	r3, [pc, #80]	; (8001430 <HAL_UART_MspInit+0x80>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e6:	613b      	str	r3, [r7, #16]
 80013e8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	4b11      	ldr	r3, [pc, #68]	; (8001430 <HAL_UART_MspInit+0x80>)
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	4a10      	ldr	r2, [pc, #64]	; (8001430 <HAL_UART_MspInit+0x80>)
 80013f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013f4:	6153      	str	r3, [r2, #20]
 80013f6:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <HAL_UART_MspInit+0x80>)
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001402:	230c      	movs	r3, #12
 8001404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001412:	2307      	movs	r3, #7
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001420:	f000 fa10 	bl	8001844 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001424:	bf00      	nop
 8001426:	3728      	adds	r7, #40	; 0x28
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40004400 	.word	0x40004400
 8001430:	40021000 	.word	0x40021000

08001434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001446:	e7fe      	b.n	8001446 <HardFault_Handler+0x4>

08001448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800144c:	e7fe      	b.n	800144c <MemManage_Handler+0x4>

0800144e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001452:	e7fe      	b.n	8001452 <BusFault_Handler+0x4>

08001454 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001458:	e7fe      	b.n	8001458 <UsageFault_Handler+0x4>

0800145a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr

08001476 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001488:	f000 f8b4 	bl	80015f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}

08001490 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <_sbrk+0x50>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d102      	bne.n	80014a6 <_sbrk+0x16>
		heap_end = &end;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <_sbrk+0x50>)
 80014a2:	4a10      	ldr	r2, [pc, #64]	; (80014e4 <_sbrk+0x54>)
 80014a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <_sbrk+0x50>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80014ac:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <_sbrk+0x50>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4413      	add	r3, r2
 80014b4:	466a      	mov	r2, sp
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d907      	bls.n	80014ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80014ba:	f003 f81f 	bl	80044fc <__errno>
 80014be:	4602      	mov	r2, r0
 80014c0:	230c      	movs	r3, #12
 80014c2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
 80014c8:	e006      	b.n	80014d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80014ca:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <_sbrk+0x50>)
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4413      	add	r3, r2
 80014d2:	4a03      	ldr	r2, [pc, #12]	; (80014e0 <_sbrk+0x50>)
 80014d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80014d6:	68fb      	ldr	r3, [r7, #12]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	200001fc 	.word	0x200001fc
 80014e4:	20000300 	.word	0x20000300

080014e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014ec:	4b08      	ldr	r3, [pc, #32]	; (8001510 <SystemInit+0x28>)
 80014ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014f2:	4a07      	ldr	r2, [pc, #28]	; (8001510 <SystemInit+0x28>)
 80014f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80014fc:	4b04      	ldr	r3, [pc, #16]	; (8001510 <SystemInit+0x28>)
 80014fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001502:	609a      	str	r2, [r3, #8]
#endif
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001514:	f8df d034 	ldr.w	sp, [pc, #52]	; 800154c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001518:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800151a:	e003      	b.n	8001524 <LoopCopyDataInit>

0800151c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800151e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001520:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001522:	3104      	adds	r1, #4

08001524 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001524:	480b      	ldr	r0, [pc, #44]	; (8001554 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001526:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001528:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800152a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800152c:	d3f6      	bcc.n	800151c <CopyDataInit>
	ldr	r2, =_sbss
 800152e:	4a0b      	ldr	r2, [pc, #44]	; (800155c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001530:	e002      	b.n	8001538 <LoopFillZerobss>

08001532 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001532:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001534:	f842 3b04 	str.w	r3, [r2], #4

08001538 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <LoopForever+0x16>)
	cmp	r2, r3
 800153a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800153c:	d3f9      	bcc.n	8001532 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800153e:	f7ff ffd3 	bl	80014e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001542:	f002 ffe1 	bl	8004508 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001546:	f7ff fcbf 	bl	8000ec8 <main>

0800154a <LoopForever>:

LoopForever:
    b LoopForever
 800154a:	e7fe      	b.n	800154a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800154c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001550:	080068b8 	.word	0x080068b8
	ldr	r0, =_sdata
 8001554:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001558:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 800155c:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001560:	200002fc 	.word	0x200002fc

08001564 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001564:	e7fe      	b.n	8001564 <ADC1_2_IRQHandler>
	...

08001568 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156c:	4b08      	ldr	r3, [pc, #32]	; (8001590 <HAL_Init+0x28>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a07      	ldr	r2, [pc, #28]	; (8001590 <HAL_Init+0x28>)
 8001572:	f043 0310 	orr.w	r3, r3, #16
 8001576:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001578:	2003      	movs	r0, #3
 800157a:	f000 f92f 	bl	80017dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800157e:	2000      	movs	r0, #0
 8001580:	f000 f808 	bl	8001594 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001584:	f7ff feac 	bl	80012e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40022000 	.word	0x40022000

08001594 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <HAL_InitTick+0x54>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_InitTick+0x58>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4619      	mov	r1, r3
 80015a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f939 	bl	800182a <HAL_SYSTICK_Config>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e00e      	b.n	80015e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	d80a      	bhi.n	80015de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c8:	2200      	movs	r2, #0
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f000 f90f 	bl	80017f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015d4:	4a06      	ldr	r2, [pc, #24]	; (80015f0 <HAL_InitTick+0x5c>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80015da:	2300      	movs	r3, #0
 80015dc:	e000      	b.n	80015e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000000 	.word	0x20000000
 80015ec:	20000008 	.word	0x20000008
 80015f0:	20000004 	.word	0x20000004

080015f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015f8:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_IncTick+0x20>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <HAL_IncTick+0x24>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4413      	add	r3, r2
 8001604:	4a04      	ldr	r2, [pc, #16]	; (8001618 <HAL_IncTick+0x24>)
 8001606:	6013      	str	r3, [r2, #0]
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	20000008 	.word	0x20000008
 8001618:	200002f4 	.word	0x200002f4

0800161c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001620:	4b03      	ldr	r3, [pc, #12]	; (8001630 <HAL_GetTick+0x14>)
 8001622:	681b      	ldr	r3, [r3, #0]
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	200002f4 	.word	0x200002f4

08001634 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800163c:	f7ff ffee 	bl	800161c <HAL_GetTick>
 8001640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800164c:	d005      	beq.n	800165a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800164e:	4b09      	ldr	r3, [pc, #36]	; (8001674 <HAL_Delay+0x40>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	461a      	mov	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4413      	add	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800165a:	bf00      	nop
 800165c:	f7ff ffde 	bl	800161c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	429a      	cmp	r2, r3
 800166a:	d8f7      	bhi.n	800165c <HAL_Delay+0x28>
  {
  }
}
 800166c:	bf00      	nop
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000008 	.word	0x20000008

08001678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001694:	4013      	ands	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016aa:	4a04      	ldr	r2, [pc, #16]	; (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	60d3      	str	r3, [r2, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c4:	4b04      	ldr	r3, [pc, #16]	; (80016d8 <__NVIC_GetPriorityGrouping+0x18>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	0a1b      	lsrs	r3, r3, #8
 80016ca:	f003 0307 	and.w	r3, r3, #7
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	6039      	str	r1, [r7, #0]
 80016e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	db0a      	blt.n	8001706 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	490c      	ldr	r1, [pc, #48]	; (8001728 <__NVIC_SetPriority+0x4c>)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	0112      	lsls	r2, r2, #4
 80016fc:	b2d2      	uxtb	r2, r2
 80016fe:	440b      	add	r3, r1
 8001700:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001704:	e00a      	b.n	800171c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	b2da      	uxtb	r2, r3
 800170a:	4908      	ldr	r1, [pc, #32]	; (800172c <__NVIC_SetPriority+0x50>)
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	3b04      	subs	r3, #4
 8001714:	0112      	lsls	r2, r2, #4
 8001716:	b2d2      	uxtb	r2, r2
 8001718:	440b      	add	r3, r1
 800171a:	761a      	strb	r2, [r3, #24]
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	e000e100 	.word	0xe000e100
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001730:	b480      	push	{r7}
 8001732:	b089      	sub	sp, #36	; 0x24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	f1c3 0307 	rsb	r3, r3, #7
 800174a:	2b04      	cmp	r3, #4
 800174c:	bf28      	it	cs
 800174e:	2304      	movcs	r3, #4
 8001750:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	3304      	adds	r3, #4
 8001756:	2b06      	cmp	r3, #6
 8001758:	d902      	bls.n	8001760 <NVIC_EncodePriority+0x30>
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3b03      	subs	r3, #3
 800175e:	e000      	b.n	8001762 <NVIC_EncodePriority+0x32>
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001764:	f04f 32ff 	mov.w	r2, #4294967295
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	43da      	mvns	r2, r3
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	401a      	ands	r2, r3
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001778:	f04f 31ff 	mov.w	r1, #4294967295
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	fa01 f303 	lsl.w	r3, r1, r3
 8001782:	43d9      	mvns	r1, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001788:	4313      	orrs	r3, r2
         );
}
 800178a:	4618      	mov	r0, r3
 800178c:	3724      	adds	r7, #36	; 0x24
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
	...

08001798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017a8:	d301      	bcc.n	80017ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00f      	b.n	80017ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ae:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <SysTick_Config+0x40>)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017b6:	210f      	movs	r1, #15
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f7ff ff8e 	bl	80016dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <SysTick_Config+0x40>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017c6:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <SysTick_Config+0x40>)
 80017c8:	2207      	movs	r2, #7
 80017ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	e000e010 	.word	0xe000e010

080017dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff ff47 	bl	8001678 <__NVIC_SetPriorityGrouping>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b086      	sub	sp, #24
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	4603      	mov	r3, r0
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	607a      	str	r2, [r7, #4]
 80017fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001804:	f7ff ff5c 	bl	80016c0 <__NVIC_GetPriorityGrouping>
 8001808:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	68b9      	ldr	r1, [r7, #8]
 800180e:	6978      	ldr	r0, [r7, #20]
 8001810:	f7ff ff8e 	bl	8001730 <NVIC_EncodePriority>
 8001814:	4602      	mov	r2, r0
 8001816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ff5d 	bl	80016dc <__NVIC_SetPriority>
}
 8001822:	bf00      	nop
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff ffb0 	bl	8001798 <SysTick_Config>
 8001838:	4603      	mov	r3, r0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001844:	b480      	push	{r7}
 8001846:	b087      	sub	sp, #28
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001852:	e160      	b.n	8001b16 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2101      	movs	r1, #1
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	fa01 f303 	lsl.w	r3, r1, r3
 8001860:	4013      	ands	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 8152 	beq.w	8001b10 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x38>
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b12      	cmp	r3, #18
 800187a:	d123      	bne.n	80018c4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	08da      	lsrs	r2, r3, #3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3208      	adds	r2, #8
 8001884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001888:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f003 0307 	and.w	r3, r3, #7
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	220f      	movs	r2, #15
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	43db      	mvns	r3, r3
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	4013      	ands	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	691a      	ldr	r2, [r3, #16]
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	08da      	lsrs	r2, r3, #3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	3208      	adds	r2, #8
 80018be:	6939      	ldr	r1, [r7, #16]
 80018c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	2203      	movs	r2, #3
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	43db      	mvns	r3, r3
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	4013      	ands	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f003 0203 	and.w	r2, r3, #3
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d00b      	beq.n	8001918 <HAL_GPIO_Init+0xd4>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d007      	beq.n	8001918 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800190c:	2b11      	cmp	r3, #17
 800190e:	d003      	beq.n	8001918 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b12      	cmp	r3, #18
 8001916:	d130      	bne.n	800197a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	2203      	movs	r2, #3
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4013      	ands	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	68da      	ldr	r2, [r3, #12]
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	693a      	ldr	r2, [r7, #16]
 800193e:	4313      	orrs	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800194e:	2201      	movs	r2, #1
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	091b      	lsrs	r3, r3, #4
 8001964:	f003 0201 	and.w	r2, r3, #1
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4313      	orrs	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	2203      	movs	r2, #3
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	43db      	mvns	r3, r3
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	689a      	ldr	r2, [r3, #8]
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 80ac 	beq.w	8001b10 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b8:	4b5e      	ldr	r3, [pc, #376]	; (8001b34 <HAL_GPIO_Init+0x2f0>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	4a5d      	ldr	r2, [pc, #372]	; (8001b34 <HAL_GPIO_Init+0x2f0>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	6193      	str	r3, [r2, #24]
 80019c4:	4b5b      	ldr	r3, [pc, #364]	; (8001b34 <HAL_GPIO_Init+0x2f0>)
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019d0:	4a59      	ldr	r2, [pc, #356]	; (8001b38 <HAL_GPIO_Init+0x2f4>)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	089b      	lsrs	r3, r3, #2
 80019d6:	3302      	adds	r3, #2
 80019d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	f003 0303 	and.w	r3, r3, #3
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	220f      	movs	r2, #15
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80019fa:	d025      	beq.n	8001a48 <HAL_GPIO_Init+0x204>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a4f      	ldr	r2, [pc, #316]	; (8001b3c <HAL_GPIO_Init+0x2f8>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d01f      	beq.n	8001a44 <HAL_GPIO_Init+0x200>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a4e      	ldr	r2, [pc, #312]	; (8001b40 <HAL_GPIO_Init+0x2fc>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d019      	beq.n	8001a40 <HAL_GPIO_Init+0x1fc>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a4d      	ldr	r2, [pc, #308]	; (8001b44 <HAL_GPIO_Init+0x300>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d013      	beq.n	8001a3c <HAL_GPIO_Init+0x1f8>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a4c      	ldr	r2, [pc, #304]	; (8001b48 <HAL_GPIO_Init+0x304>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d00d      	beq.n	8001a38 <HAL_GPIO_Init+0x1f4>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4a4b      	ldr	r2, [pc, #300]	; (8001b4c <HAL_GPIO_Init+0x308>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d007      	beq.n	8001a34 <HAL_GPIO_Init+0x1f0>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a4a      	ldr	r2, [pc, #296]	; (8001b50 <HAL_GPIO_Init+0x30c>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d101      	bne.n	8001a30 <HAL_GPIO_Init+0x1ec>
 8001a2c:	2306      	movs	r3, #6
 8001a2e:	e00c      	b.n	8001a4a <HAL_GPIO_Init+0x206>
 8001a30:	2307      	movs	r3, #7
 8001a32:	e00a      	b.n	8001a4a <HAL_GPIO_Init+0x206>
 8001a34:	2305      	movs	r3, #5
 8001a36:	e008      	b.n	8001a4a <HAL_GPIO_Init+0x206>
 8001a38:	2304      	movs	r3, #4
 8001a3a:	e006      	b.n	8001a4a <HAL_GPIO_Init+0x206>
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e004      	b.n	8001a4a <HAL_GPIO_Init+0x206>
 8001a40:	2302      	movs	r3, #2
 8001a42:	e002      	b.n	8001a4a <HAL_GPIO_Init+0x206>
 8001a44:	2301      	movs	r3, #1
 8001a46:	e000      	b.n	8001a4a <HAL_GPIO_Init+0x206>
 8001a48:	2300      	movs	r3, #0
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	f002 0203 	and.w	r2, r2, #3
 8001a50:	0092      	lsls	r2, r2, #2
 8001a52:	4093      	lsls	r3, r2
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a5a:	4937      	ldr	r1, [pc, #220]	; (8001b38 <HAL_GPIO_Init+0x2f4>)
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	089b      	lsrs	r3, r3, #2
 8001a60:	3302      	adds	r3, #2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a68:	4b3a      	ldr	r3, [pc, #232]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	43db      	mvns	r3, r3
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	4013      	ands	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d003      	beq.n	8001a8c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a8c:	4a31      	ldr	r2, [pc, #196]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a92:	4b30      	ldr	r3, [pc, #192]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ab6:	4a27      	ldr	r2, [pc, #156]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001abc:	4b25      	ldr	r3, [pc, #148]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ae0:	4a1c      	ldr	r2, [pc, #112]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ae6:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	4013      	ands	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b0a:	4a12      	ldr	r2, [pc, #72]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	3301      	adds	r3, #1
 8001b14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f47f ae97 	bne.w	8001854 <HAL_GPIO_Init+0x10>
  }
}
 8001b26:	bf00      	nop
 8001b28:	371c      	adds	r7, #28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	40021000 	.word	0x40021000
 8001b38:	40010000 	.word	0x40010000
 8001b3c:	48000400 	.word	0x48000400
 8001b40:	48000800 	.word	0x48000800
 8001b44:	48000c00 	.word	0x48000c00
 8001b48:	48001000 	.word	0x48001000
 8001b4c:	48001400 	.word	0x48001400
 8001b50:	48001800 	.word	0x48001800
 8001b54:	40010400 	.word	0x40010400

08001b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	460b      	mov	r3, r1
 8001b62:	807b      	strh	r3, [r7, #2]
 8001b64:	4613      	mov	r3, r2
 8001b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b68:	787b      	ldrb	r3, [r7, #1]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b6e:	887a      	ldrh	r2, [r7, #2]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b74:	e002      	b.n	8001b7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b76:	887a      	ldrh	r2, [r7, #2]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e081      	b.n	8001c9e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d106      	bne.n	8001bb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff fbba 	bl	8001328 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2224      	movs	r2, #36	; 0x24
 8001bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f022 0201 	bic.w	r2, r2, #1
 8001bca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685a      	ldr	r2, [r3, #4]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001bd8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001be8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d107      	bne.n	8001c02 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	e006      	b.n	8001c10 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689a      	ldr	r2, [r3, #8]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001c0e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d104      	bne.n	8001c22 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691a      	ldr	r2, [r3, #16]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	ea42 0103 	orr.w	r1, r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	021a      	lsls	r2, r3, #8
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69d9      	ldr	r1, [r3, #28]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a1a      	ldr	r2, [r3, #32]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f042 0201 	orr.w	r2, r2, #1
 8001c7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2220      	movs	r2, #32
 8001c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af02      	add	r7, sp, #8
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	817b      	strh	r3, [r7, #10]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	2b20      	cmp	r3, #32
 8001cc6:	f040 80da 	bne.w	8001e7e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d101      	bne.n	8001cd8 <HAL_I2C_Master_Transmit+0x30>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e0d3      	b.n	8001e80 <HAL_I2C_Master_Transmit+0x1d8>
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ce0:	f7ff fc9c 	bl	800161c <HAL_GetTick>
 8001ce4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2319      	movs	r3, #25
 8001cec:	2201      	movs	r2, #1
 8001cee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	f000 f9e6 	bl	80020c4 <I2C_WaitOnFlagUntilTimeout>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e0be      	b.n	8001e80 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2221      	movs	r2, #33	; 0x21
 8001d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2210      	movs	r2, #16
 8001d0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2200      	movs	r2, #0
 8001d16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	893a      	ldrh	r2, [r7, #8]
 8001d22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2200      	movs	r2, #0
 8001d28:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	2bff      	cmp	r3, #255	; 0xff
 8001d32:	d90e      	bls.n	8001d52 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	22ff      	movs	r2, #255	; 0xff
 8001d38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	8979      	ldrh	r1, [r7, #10]
 8001d42:	4b51      	ldr	r3, [pc, #324]	; (8001e88 <HAL_I2C_Master_Transmit+0x1e0>)
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d4a:	68f8      	ldr	r0, [r7, #12]
 8001d4c:	f000 fb48 	bl	80023e0 <I2C_TransferConfig>
 8001d50:	e06c      	b.n	8001e2c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d56:	b29a      	uxth	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	8979      	ldrh	r1, [r7, #10]
 8001d64:	4b48      	ldr	r3, [pc, #288]	; (8001e88 <HAL_I2C_Master_Transmit+0x1e0>)
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f000 fb37 	bl	80023e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001d72:	e05b      	b.n	8001e2c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	6a39      	ldr	r1, [r7, #32]
 8001d78:	68f8      	ldr	r0, [r7, #12]
 8001d7a:	f000 f9e3 	bl	8002144 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e07b      	b.n	8001e80 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d98:	1c5a      	adds	r2, r3, #1
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	3b01      	subs	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001db0:	3b01      	subs	r3, #1
 8001db2:	b29a      	uxth	r2, r3
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d034      	beq.n	8001e2c <HAL_I2C_Master_Transmit+0x184>
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d130      	bne.n	8001e2c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	6a3b      	ldr	r3, [r7, #32]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2180      	movs	r1, #128	; 0x80
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 f975 	bl	80020c4 <I2C_WaitOnFlagUntilTimeout>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e04d      	b.n	8001e80 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	2bff      	cmp	r3, #255	; 0xff
 8001dec:	d90e      	bls.n	8001e0c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	22ff      	movs	r2, #255	; 0xff
 8001df2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	8979      	ldrh	r1, [r7, #10]
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f000 faeb 	bl	80023e0 <I2C_TransferConfig>
 8001e0a:	e00f      	b.n	8001e2c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	8979      	ldrh	r1, [r7, #10]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e26:	68f8      	ldr	r0, [r7, #12]
 8001e28:	f000 fada 	bl	80023e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d19e      	bne.n	8001d74 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	6a39      	ldr	r1, [r7, #32]
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f000 f9c2 	bl	80021c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e01a      	b.n	8001e80 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2220      	movs	r2, #32
 8001e50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6859      	ldr	r1, [r3, #4]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <HAL_I2C_Master_Transmit+0x1e4>)
 8001e5e:	400b      	ands	r3, r1
 8001e60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2220      	movs	r2, #32
 8001e66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	e000      	b.n	8001e80 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001e7e:	2302      	movs	r3, #2
  }
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	80002000 	.word	0x80002000
 8001e8c:	fe00e800 	.word	0xfe00e800

08001e90 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b088      	sub	sp, #32
 8001e94:	af02      	add	r7, sp, #8
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	817b      	strh	r3, [r7, #10]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	2b20      	cmp	r3, #32
 8001eae:	f040 80db 	bne.w	8002068 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d101      	bne.n	8001ec0 <HAL_I2C_Master_Receive+0x30>
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	e0d4      	b.n	800206a <HAL_I2C_Master_Receive+0x1da>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ec8:	f7ff fba8 	bl	800161c <HAL_GetTick>
 8001ecc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	9300      	str	r3, [sp, #0]
 8001ed2:	2319      	movs	r3, #25
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eda:	68f8      	ldr	r0, [r7, #12]
 8001edc:	f000 f8f2 	bl	80020c4 <I2C_WaitOnFlagUntilTimeout>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e0bf      	b.n	800206a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2222      	movs	r2, #34	; 0x22
 8001eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2210      	movs	r2, #16
 8001ef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2200      	movs	r2, #0
 8001efe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	893a      	ldrh	r2, [r7, #8]
 8001f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	2bff      	cmp	r3, #255	; 0xff
 8001f1a:	d90e      	bls.n	8001f3a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	22ff      	movs	r2, #255	; 0xff
 8001f20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	8979      	ldrh	r1, [r7, #10]
 8001f2a:	4b52      	ldr	r3, [pc, #328]	; (8002074 <HAL_I2C_Master_Receive+0x1e4>)
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f32:	68f8      	ldr	r0, [r7, #12]
 8001f34:	f000 fa54 	bl	80023e0 <I2C_TransferConfig>
 8001f38:	e06d      	b.n	8002016 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	8979      	ldrh	r1, [r7, #10]
 8001f4c:	4b49      	ldr	r3, [pc, #292]	; (8002074 <HAL_I2C_Master_Receive+0x1e4>)
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f54:	68f8      	ldr	r0, [r7, #12]
 8001f56:	f000 fa43 	bl	80023e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001f5a:	e05c      	b.n	8002016 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	6a39      	ldr	r1, [r7, #32]
 8001f60:	68f8      	ldr	r0, [r7, #12]
 8001f62:	f000 f96b 	bl	800223c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e07c      	b.n	800206a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7a:	b2d2      	uxtb	r2, r2
 8001f7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d034      	beq.n	8002016 <HAL_I2C_Master_Receive+0x186>
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d130      	bne.n	8002016 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	9300      	str	r3, [sp, #0]
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2180      	movs	r1, #128	; 0x80
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 f880 	bl	80020c4 <I2C_WaitOnFlagUntilTimeout>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e04d      	b.n	800206a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	2bff      	cmp	r3, #255	; 0xff
 8001fd6:	d90e      	bls.n	8001ff6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	22ff      	movs	r2, #255	; 0xff
 8001fdc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	8979      	ldrh	r1, [r7, #10]
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f000 f9f6 	bl	80023e0 <I2C_TransferConfig>
 8001ff4:	e00f      	b.n	8002016 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002004:	b2da      	uxtb	r2, r3
 8002006:	8979      	ldrh	r1, [r7, #10]
 8002008:	2300      	movs	r3, #0
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f000 f9e5 	bl	80023e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800201a:	b29b      	uxth	r3, r3
 800201c:	2b00      	cmp	r3, #0
 800201e:	d19d      	bne.n	8001f5c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002020:	697a      	ldr	r2, [r7, #20]
 8002022:	6a39      	ldr	r1, [r7, #32]
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f000 f8cd 	bl	80021c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e01a      	b.n	800206a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2220      	movs	r2, #32
 800203a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	6859      	ldr	r1, [r3, #4]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	4b0c      	ldr	r3, [pc, #48]	; (8002078 <HAL_I2C_Master_Receive+0x1e8>)
 8002048:	400b      	ands	r3, r1
 800204a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2220      	movs	r2, #32
 8002050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	e000      	b.n	800206a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002068:	2302      	movs	r3, #2
  }
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	80002400 	.word	0x80002400
 8002078:	fe00e800 	.word	0xfe00e800

0800207c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	699b      	ldr	r3, [r3, #24]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b02      	cmp	r3, #2
 8002090:	d103      	bne.n	800209a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2200      	movs	r2, #0
 8002098:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	f003 0301 	and.w	r3, r3, #1
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d007      	beq.n	80020b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	699a      	ldr	r2, [r3, #24]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	619a      	str	r2, [r3, #24]
  }
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	603b      	str	r3, [r7, #0]
 80020d0:	4613      	mov	r3, r2
 80020d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020d4:	e022      	b.n	800211c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020dc:	d01e      	beq.n	800211c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020de:	f7ff fa9d 	bl	800161c <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d302      	bcc.n	80020f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d113      	bne.n	800211c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f8:	f043 0220 	orr.w	r2, r3, #32
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2220      	movs	r2, #32
 8002104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e00f      	b.n	800213c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	699a      	ldr	r2, [r3, #24]
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	4013      	ands	r3, r2
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	429a      	cmp	r2, r3
 800212a:	bf0c      	ite	eq
 800212c:	2301      	moveq	r3, #1
 800212e:	2300      	movne	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	461a      	mov	r2, r3
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	429a      	cmp	r2, r3
 8002138:	d0cd      	beq.n	80020d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002150:	e02c      	b.n	80021ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68b9      	ldr	r1, [r7, #8]
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 f8dc 	bl	8002314 <I2C_IsAcknowledgeFailed>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e02a      	b.n	80021bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800216c:	d01e      	beq.n	80021ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800216e:	f7ff fa55 	bl	800161c <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	429a      	cmp	r2, r3
 800217c:	d302      	bcc.n	8002184 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d113      	bne.n	80021ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002188:	f043 0220 	orr.w	r2, r3, #32
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e007      	b.n	80021bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d1cb      	bne.n	8002152 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021d0:	e028      	b.n	8002224 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	f000 f89c 	bl	8002314 <I2C_IsAcknowledgeFailed>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e026      	b.n	8002234 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021e6:	f7ff fa19 	bl	800161c <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	68ba      	ldr	r2, [r7, #8]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d302      	bcc.n	80021fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d113      	bne.n	8002224 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002200:	f043 0220 	orr.w	r2, r3, #32
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e007      	b.n	8002234 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	f003 0320 	and.w	r3, r3, #32
 800222e:	2b20      	cmp	r3, #32
 8002230:	d1cf      	bne.n	80021d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002248:	e055      	b.n	80022f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	68b9      	ldr	r1, [r7, #8]
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 f860 	bl	8002314 <I2C_IsAcknowledgeFailed>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e053      	b.n	8002306 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	f003 0320 	and.w	r3, r3, #32
 8002268:	2b20      	cmp	r3, #32
 800226a:	d129      	bne.n	80022c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	f003 0304 	and.w	r3, r3, #4
 8002276:	2b04      	cmp	r3, #4
 8002278:	d105      	bne.n	8002286 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002282:	2300      	movs	r3, #0
 8002284:	e03f      	b.n	8002306 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2220      	movs	r2, #32
 800228c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6859      	ldr	r1, [r3, #4]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b1d      	ldr	r3, [pc, #116]	; (8002310 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800229a:	400b      	ands	r3, r1
 800229c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2220      	movs	r2, #32
 80022a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e022      	b.n	8002306 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022c0:	f7ff f9ac 	bl	800161c <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d302      	bcc.n	80022d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d10f      	bne.n	80022f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022da:	f043 0220 	orr.w	r2, r3, #32
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2220      	movs	r2, #32
 80022e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e007      	b.n	8002306 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	2b04      	cmp	r3, #4
 8002302:	d1a2      	bne.n	800224a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	fe00e800 	.word	0xfe00e800

08002314 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	f003 0310 	and.w	r3, r3, #16
 800232a:	2b10      	cmp	r3, #16
 800232c:	d151      	bne.n	80023d2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800232e:	e022      	b.n	8002376 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002336:	d01e      	beq.n	8002376 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002338:	f7ff f970 	bl	800161c <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	68ba      	ldr	r2, [r7, #8]
 8002344:	429a      	cmp	r2, r3
 8002346:	d302      	bcc.n	800234e <I2C_IsAcknowledgeFailed+0x3a>
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d113      	bne.n	8002376 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002352:	f043 0220 	orr.w	r2, r3, #32
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2220      	movs	r2, #32
 800235e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e02e      	b.n	80023d4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	f003 0320 	and.w	r3, r3, #32
 8002380:	2b20      	cmp	r3, #32
 8002382:	d1d5      	bne.n	8002330 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2210      	movs	r2, #16
 800238a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2220      	movs	r2, #32
 8002392:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f7ff fe71 	bl	800207c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6859      	ldr	r1, [r3, #4]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b0d      	ldr	r3, [pc, #52]	; (80023dc <I2C_IsAcknowledgeFailed+0xc8>)
 80023a6:	400b      	ands	r3, r1
 80023a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ae:	f043 0204 	orr.w	r2, r3, #4
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2220      	movs	r2, #32
 80023ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	fe00e800 	.word	0xfe00e800

080023e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	817b      	strh	r3, [r7, #10]
 80023ee:	4613      	mov	r3, r2
 80023f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	0d5b      	lsrs	r3, r3, #21
 80023fc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002400:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <I2C_TransferConfig+0x58>)
 8002402:	430b      	orrs	r3, r1
 8002404:	43db      	mvns	r3, r3
 8002406:	ea02 0103 	and.w	r1, r2, r3
 800240a:	897b      	ldrh	r3, [r7, #10]
 800240c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002410:	7a7b      	ldrb	r3, [r7, #9]
 8002412:	041b      	lsls	r3, r3, #16
 8002414:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002418:	431a      	orrs	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	431a      	orrs	r2, r3
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	431a      	orrs	r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800242a:	bf00      	nop
 800242c:	3714      	adds	r7, #20
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	03ff63ff 	.word	0x03ff63ff

0800243c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2b20      	cmp	r3, #32
 8002450:	d138      	bne.n	80024c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002458:	2b01      	cmp	r3, #1
 800245a:	d101      	bne.n	8002460 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800245c:	2302      	movs	r3, #2
 800245e:	e032      	b.n	80024c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2224      	movs	r2, #36	; 0x24
 800246c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f022 0201 	bic.w	r2, r2, #1
 800247e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800248e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6819      	ldr	r1, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	683a      	ldr	r2, [r7, #0]
 800249c:	430a      	orrs	r2, r1
 800249e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f042 0201 	orr.w	r2, r2, #1
 80024ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2220      	movs	r2, #32
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024c0:	2300      	movs	r3, #0
 80024c2:	e000      	b.n	80024c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80024c4:	2302      	movs	r3, #2
  }
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b085      	sub	sp, #20
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b20      	cmp	r3, #32
 80024e6:	d139      	bne.n	800255c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d101      	bne.n	80024f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80024f2:	2302      	movs	r3, #2
 80024f4:	e033      	b.n	800255e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2224      	movs	r2, #36	; 0x24
 8002502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 0201 	bic.w	r2, r2, #1
 8002514:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002524:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	021b      	lsls	r3, r3, #8
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4313      	orrs	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68fa      	ldr	r2, [r7, #12]
 8002536:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f042 0201 	orr.w	r2, r2, #1
 8002546:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2220      	movs	r2, #32
 800254c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	e000      	b.n	800255e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800255c:	2302      	movs	r3, #2
  }
}
 800255e:	4618      	mov	r0, r3
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002572:	af00      	add	r7, sp, #0
 8002574:	1d3b      	adds	r3, r7, #4
 8002576:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002578:	1d3b      	adds	r3, r7, #4
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d102      	bne.n	8002586 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	f000 bf01 	b.w	8003388 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002586:	1d3b      	adds	r3, r7, #4
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	2b00      	cmp	r3, #0
 8002592:	f000 8160 	beq.w	8002856 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002596:	4bae      	ldr	r3, [pc, #696]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f003 030c 	and.w	r3, r3, #12
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d00c      	beq.n	80025bc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025a2:	4bab      	ldr	r3, [pc, #684]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d159      	bne.n	8002662 <HAL_RCC_OscConfig+0xf6>
 80025ae:	4ba8      	ldr	r3, [pc, #672]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80025b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ba:	d152      	bne.n	8002662 <HAL_RCC_OscConfig+0xf6>
 80025bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025c0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80025c8:	fa93 f3a3 	rbit	r3, r3
 80025cc:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025d0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d4:	fab3 f383 	clz	r3, r3
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d102      	bne.n	80025ee <HAL_RCC_OscConfig+0x82>
 80025e8:	4b99      	ldr	r3, [pc, #612]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	e015      	b.n	800261a <HAL_RCC_OscConfig+0xae>
 80025ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025f2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80025fa:	fa93 f3a3 	rbit	r3, r3
 80025fe:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002602:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002606:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800260a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800260e:	fa93 f3a3 	rbit	r3, r3
 8002612:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002616:	4b8e      	ldr	r3, [pc, #568]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800261e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002622:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002626:	fa92 f2a2 	rbit	r2, r2
 800262a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800262e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002632:	fab2 f282 	clz	r2, r2
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	f042 0220 	orr.w	r2, r2, #32
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	f002 021f 	and.w	r2, r2, #31
 8002642:	2101      	movs	r1, #1
 8002644:	fa01 f202 	lsl.w	r2, r1, r2
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	f000 8102 	beq.w	8002854 <HAL_RCC_OscConfig+0x2e8>
 8002650:	1d3b      	adds	r3, r7, #4
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f040 80fc 	bne.w	8002854 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	f000 be93 	b.w	8003388 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002662:	1d3b      	adds	r3, r7, #4
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800266c:	d106      	bne.n	800267c <HAL_RCC_OscConfig+0x110>
 800266e:	4b78      	ldr	r3, [pc, #480]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a77      	ldr	r2, [pc, #476]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	e030      	b.n	80026de <HAL_RCC_OscConfig+0x172>
 800267c:	1d3b      	adds	r3, r7, #4
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10c      	bne.n	80026a0 <HAL_RCC_OscConfig+0x134>
 8002686:	4b72      	ldr	r3, [pc, #456]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a71      	ldr	r2, [pc, #452]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 800268c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	4b6f      	ldr	r3, [pc, #444]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a6e      	ldr	r2, [pc, #440]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002698:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e01e      	b.n	80026de <HAL_RCC_OscConfig+0x172>
 80026a0:	1d3b      	adds	r3, r7, #4
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026aa:	d10c      	bne.n	80026c6 <HAL_RCC_OscConfig+0x15a>
 80026ac:	4b68      	ldr	r3, [pc, #416]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a67      	ldr	r2, [pc, #412]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026b6:	6013      	str	r3, [r2, #0]
 80026b8:	4b65      	ldr	r3, [pc, #404]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a64      	ldr	r2, [pc, #400]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c2:	6013      	str	r3, [r2, #0]
 80026c4:	e00b      	b.n	80026de <HAL_RCC_OscConfig+0x172>
 80026c6:	4b62      	ldr	r3, [pc, #392]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a61      	ldr	r2, [pc, #388]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	4b5f      	ldr	r3, [pc, #380]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a5e      	ldr	r2, [pc, #376]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80026d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026dc:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d059      	beq.n	800279c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e8:	f7fe ff98 	bl	800161c <HAL_GetTick>
 80026ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f0:	e00a      	b.n	8002708 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f2:	f7fe ff93 	bl	800161c <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b64      	cmp	r3, #100	; 0x64
 8002700:	d902      	bls.n	8002708 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	f000 be40 	b.w	8003388 <HAL_RCC_OscConfig+0xe1c>
 8002708:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800270c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002714:	fa93 f3a3 	rbit	r3, r3
 8002718:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800271c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002720:	fab3 f383 	clz	r3, r3
 8002724:	b2db      	uxtb	r3, r3
 8002726:	095b      	lsrs	r3, r3, #5
 8002728:	b2db      	uxtb	r3, r3
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b01      	cmp	r3, #1
 8002732:	d102      	bne.n	800273a <HAL_RCC_OscConfig+0x1ce>
 8002734:	4b46      	ldr	r3, [pc, #280]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	e015      	b.n	8002766 <HAL_RCC_OscConfig+0x1fa>
 800273a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800273e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002746:	fa93 f3a3 	rbit	r3, r3
 800274a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800274e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002752:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002756:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800275a:	fa93 f3a3 	rbit	r3, r3
 800275e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002762:	4b3b      	ldr	r3, [pc, #236]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002766:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800276a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800276e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002772:	fa92 f2a2 	rbit	r2, r2
 8002776:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800277a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800277e:	fab2 f282 	clz	r2, r2
 8002782:	b2d2      	uxtb	r2, r2
 8002784:	f042 0220 	orr.w	r2, r2, #32
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	f002 021f 	and.w	r2, r2, #31
 800278e:	2101      	movs	r1, #1
 8002790:	fa01 f202 	lsl.w	r2, r1, r2
 8002794:	4013      	ands	r3, r2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d0ab      	beq.n	80026f2 <HAL_RCC_OscConfig+0x186>
 800279a:	e05c      	b.n	8002856 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279c:	f7fe ff3e 	bl	800161c <HAL_GetTick>
 80027a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a4:	e00a      	b.n	80027bc <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027a6:	f7fe ff39 	bl	800161c <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b64      	cmp	r3, #100	; 0x64
 80027b4:	d902      	bls.n	80027bc <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	f000 bde6 	b.w	8003388 <HAL_RCC_OscConfig+0xe1c>
 80027bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027c0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80027d0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027d4:	fab3 f383 	clz	r3, r3
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	095b      	lsrs	r3, r3, #5
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	f043 0301 	orr.w	r3, r3, #1
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d102      	bne.n	80027ee <HAL_RCC_OscConfig+0x282>
 80027e8:	4b19      	ldr	r3, [pc, #100]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	e015      	b.n	800281a <HAL_RCC_OscConfig+0x2ae>
 80027ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027f2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80027fa:	fa93 f3a3 	rbit	r3, r3
 80027fe:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002802:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002806:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800280a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800280e:	fa93 f3a3 	rbit	r3, r3
 8002812:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002816:	4b0e      	ldr	r3, [pc, #56]	; (8002850 <HAL_RCC_OscConfig+0x2e4>)
 8002818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800281e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002822:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002826:	fa92 f2a2 	rbit	r2, r2
 800282a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800282e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002832:	fab2 f282 	clz	r2, r2
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	f042 0220 	orr.w	r2, r2, #32
 800283c:	b2d2      	uxtb	r2, r2
 800283e:	f002 021f 	and.w	r2, r2, #31
 8002842:	2101      	movs	r1, #1
 8002844:	fa01 f202 	lsl.w	r2, r1, r2
 8002848:	4013      	ands	r3, r2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1ab      	bne.n	80027a6 <HAL_RCC_OscConfig+0x23a>
 800284e:	e002      	b.n	8002856 <HAL_RCC_OscConfig+0x2ea>
 8002850:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002856:	1d3b      	adds	r3, r7, #4
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 8170 	beq.w	8002b46 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002866:	4bd0      	ldr	r3, [pc, #832]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f003 030c 	and.w	r3, r3, #12
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00c      	beq.n	800288c <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002872:	4bcd      	ldr	r3, [pc, #820]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	2b08      	cmp	r3, #8
 800287c:	d16d      	bne.n	800295a <HAL_RCC_OscConfig+0x3ee>
 800287e:	4bca      	ldr	r3, [pc, #808]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002886:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800288a:	d166      	bne.n	800295a <HAL_RCC_OscConfig+0x3ee>
 800288c:	2302      	movs	r3, #2
 800288e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002892:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002896:	fa93 f3a3 	rbit	r3, r3
 800289a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800289e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028a2:	fab3 f383 	clz	r3, r3
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d102      	bne.n	80028bc <HAL_RCC_OscConfig+0x350>
 80028b6:	4bbc      	ldr	r3, [pc, #752]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	e013      	b.n	80028e4 <HAL_RCC_OscConfig+0x378>
 80028bc:	2302      	movs	r3, #2
 80028be:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80028c6:	fa93 f3a3 	rbit	r3, r3
 80028ca:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80028ce:	2302      	movs	r3, #2
 80028d0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80028d4:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80028d8:	fa93 f3a3 	rbit	r3, r3
 80028dc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80028e0:	4bb1      	ldr	r3, [pc, #708]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 80028e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e4:	2202      	movs	r2, #2
 80028e6:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80028ea:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80028ee:	fa92 f2a2 	rbit	r2, r2
 80028f2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80028f6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80028fa:	fab2 f282 	clz	r2, r2
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	f042 0220 	orr.w	r2, r2, #32
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	f002 021f 	and.w	r2, r2, #31
 800290a:	2101      	movs	r1, #1
 800290c:	fa01 f202 	lsl.w	r2, r1, r2
 8002910:	4013      	ands	r3, r2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d007      	beq.n	8002926 <HAL_RCC_OscConfig+0x3ba>
 8002916:	1d3b      	adds	r3, r7, #4
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d002      	beq.n	8002926 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	f000 bd31 	b.w	8003388 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002926:	4ba0      	ldr	r3, [pc, #640]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	21f8      	movs	r1, #248	; 0xf8
 8002936:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293a:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800293e:	fa91 f1a1 	rbit	r1, r1
 8002942:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002946:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800294a:	fab1 f181 	clz	r1, r1
 800294e:	b2c9      	uxtb	r1, r1
 8002950:	408b      	lsls	r3, r1
 8002952:	4995      	ldr	r1, [pc, #596]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002954:	4313      	orrs	r3, r2
 8002956:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002958:	e0f5      	b.n	8002b46 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800295a:	1d3b      	adds	r3, r7, #4
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 8085 	beq.w	8002a70 <HAL_RCC_OscConfig+0x504>
 8002966:	2301      	movs	r3, #1
 8002968:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002970:	fa93 f3a3 	rbit	r3, r3
 8002974:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002978:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800297c:	fab3 f383 	clz	r3, r3
 8002980:	b2db      	uxtb	r3, r3
 8002982:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002986:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	461a      	mov	r2, r3
 800298e:	2301      	movs	r3, #1
 8002990:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002992:	f7fe fe43 	bl	800161c <HAL_GetTick>
 8002996:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299a:	e00a      	b.n	80029b2 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800299c:	f7fe fe3e 	bl	800161c <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d902      	bls.n	80029b2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	f000 bceb 	b.w	8003388 <HAL_RCC_OscConfig+0xe1c>
 80029b2:	2302      	movs	r3, #2
 80029b4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80029c4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d102      	bne.n	80029e2 <HAL_RCC_OscConfig+0x476>
 80029dc:	4b72      	ldr	r3, [pc, #456]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	e013      	b.n	8002a0a <HAL_RCC_OscConfig+0x49e>
 80029e2:	2302      	movs	r3, #2
 80029e4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80029ec:	fa93 f3a3 	rbit	r3, r3
 80029f0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80029f4:	2302      	movs	r3, #2
 80029f6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80029fa:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80029fe:	fa93 f3a3 	rbit	r3, r3
 8002a02:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002a06:	4b68      	ldr	r3, [pc, #416]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002a10:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002a14:	fa92 f2a2 	rbit	r2, r2
 8002a18:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8002a1c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002a20:	fab2 f282 	clz	r2, r2
 8002a24:	b2d2      	uxtb	r2, r2
 8002a26:	f042 0220 	orr.w	r2, r2, #32
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	f002 021f 	and.w	r2, r2, #31
 8002a30:	2101      	movs	r1, #1
 8002a32:	fa01 f202 	lsl.w	r2, r1, r2
 8002a36:	4013      	ands	r3, r2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0af      	beq.n	800299c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3c:	4b5a      	ldr	r3, [pc, #360]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a44:	1d3b      	adds	r3, r7, #4
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	21f8      	movs	r1, #248	; 0xf8
 8002a4c:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a50:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002a54:	fa91 f1a1 	rbit	r1, r1
 8002a58:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002a5c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002a60:	fab1 f181 	clz	r1, r1
 8002a64:	b2c9      	uxtb	r1, r1
 8002a66:	408b      	lsls	r3, r1
 8002a68:	494f      	ldr	r1, [pc, #316]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	600b      	str	r3, [r1, #0]
 8002a6e:	e06a      	b.n	8002b46 <HAL_RCC_OscConfig+0x5da>
 8002a70:	2301      	movs	r3, #1
 8002a72:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a76:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002a82:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a86:	fab3 f383 	clz	r3, r3
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	461a      	mov	r2, r3
 8002a98:	2300      	movs	r3, #0
 8002a9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7fe fdbe 	bl	800161c <HAL_GetTick>
 8002aa0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aa4:	e00a      	b.n	8002abc <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aa6:	f7fe fdb9 	bl	800161c <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d902      	bls.n	8002abc <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	f000 bc66 	b.w	8003388 <HAL_RCC_OscConfig+0xe1c>
 8002abc:	2302      	movs	r3, #2
 8002abe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002ac6:	fa93 f3a3 	rbit	r3, r3
 8002aca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002ace:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ad2:	fab3 f383 	clz	r3, r3
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	095b      	lsrs	r3, r3, #5
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d102      	bne.n	8002aec <HAL_RCC_OscConfig+0x580>
 8002ae6:	4b30      	ldr	r3, [pc, #192]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	e013      	b.n	8002b14 <HAL_RCC_OscConfig+0x5a8>
 8002aec:	2302      	movs	r3, #2
 8002aee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002af6:	fa93 f3a3 	rbit	r3, r3
 8002afa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002afe:	2302      	movs	r3, #2
 8002b00:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002b04:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002b08:	fa93 f3a3 	rbit	r3, r3
 8002b0c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002b10:	4b25      	ldr	r3, [pc, #148]	; (8002ba8 <HAL_RCC_OscConfig+0x63c>)
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	2202      	movs	r2, #2
 8002b16:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002b1a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002b1e:	fa92 f2a2 	rbit	r2, r2
 8002b22:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002b26:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002b2a:	fab2 f282 	clz	r2, r2
 8002b2e:	b2d2      	uxtb	r2, r2
 8002b30:	f042 0220 	orr.w	r2, r2, #32
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	f002 021f 	and.w	r2, r2, #31
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b40:	4013      	ands	r3, r2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1af      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b46:	1d3b      	adds	r3, r7, #4
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 80da 	beq.w	8002d0a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b56:	1d3b      	adds	r3, r7, #4
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d069      	beq.n	8002c34 <HAL_RCC_OscConfig+0x6c8>
 8002b60:	2301      	movs	r3, #1
 8002b62:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b6a:	fa93 f3a3 	rbit	r3, r3
 8002b6e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002b72:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <HAL_RCC_OscConfig+0x640>)
 8002b80:	4413      	add	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	461a      	mov	r2, r3
 8002b86:	2301      	movs	r3, #1
 8002b88:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8a:	f7fe fd47 	bl	800161c <HAL_GetTick>
 8002b8e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b92:	e00d      	b.n	8002bb0 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b94:	f7fe fd42 	bl	800161c <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d905      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e3ef      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	10908120 	.word	0x10908120
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bba:	fa93 f2a3 	rbit	r2, r3
 8002bbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002bc8:	2202      	movs	r2, #2
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	fa93 f2a3 	rbit	r2, r3
 8002bd6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002be0:	2202      	movs	r2, #2
 8002be2:	601a      	str	r2, [r3, #0]
 8002be4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	fa93 f2a3 	rbit	r2, r3
 8002bee:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002bf2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf4:	4ba4      	ldr	r3, [pc, #656]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002bf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bf8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002bfc:	2102      	movs	r1, #2
 8002bfe:	6019      	str	r1, [r3, #0]
 8002c00:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	fa93 f1a3 	rbit	r1, r3
 8002c0a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002c0e:	6019      	str	r1, [r3, #0]
  return result;
 8002c10:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	fab3 f383 	clz	r3, r3
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	2101      	movs	r1, #1
 8002c28:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d0b0      	beq.n	8002b94 <HAL_RCC_OscConfig+0x628>
 8002c32:	e06a      	b.n	8002d0a <HAL_RCC_OscConfig+0x79e>
 8002c34:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002c38:	2201      	movs	r2, #1
 8002c3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	fa93 f2a3 	rbit	r2, r3
 8002c46:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002c4a:	601a      	str	r2, [r3, #0]
  return result;
 8002c4c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002c50:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c52:	fab3 f383 	clz	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4b8c      	ldr	r3, [pc, #560]	; (8002e8c <HAL_RCC_OscConfig+0x920>)
 8002c5c:	4413      	add	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	461a      	mov	r2, r3
 8002c62:	2300      	movs	r3, #0
 8002c64:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c66:	f7fe fcd9 	bl	800161c <HAL_GetTick>
 8002c6a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6e:	e009      	b.n	8002c84 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c70:	f7fe fcd4 	bl	800161c <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e381      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
 8002c84:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002c88:	2202      	movs	r2, #2
 8002c8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	fa93 f2a3 	rbit	r2, r3
 8002c96:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	fa93 f2a3 	rbit	r2, r3
 8002cae:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002cb8:	2202      	movs	r2, #2
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	fa93 f2a3 	rbit	r2, r3
 8002cc6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002cca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ccc:	4b6e      	ldr	r3, [pc, #440]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002cce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cd0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002cd4:	2102      	movs	r1, #2
 8002cd6:	6019      	str	r1, [r3, #0]
 8002cd8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	fa93 f1a3 	rbit	r1, r3
 8002ce2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002ce6:	6019      	str	r1, [r3, #0]
  return result;
 8002ce8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	fab3 f383 	clz	r3, r3
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	f003 031f 	and.w	r3, r3, #31
 8002cfe:	2101      	movs	r1, #1
 8002d00:	fa01 f303 	lsl.w	r3, r1, r3
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1b2      	bne.n	8002c70 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d0a:	1d3b      	adds	r3, r7, #4
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 8157 	beq.w	8002fc8 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d20:	4b59      	ldr	r3, [pc, #356]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d112      	bne.n	8002d52 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d2c:	4b56      	ldr	r3, [pc, #344]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002d2e:	69db      	ldr	r3, [r3, #28]
 8002d30:	4a55      	ldr	r2, [pc, #340]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d36:	61d3      	str	r3, [r2, #28]
 8002d38:	4b53      	ldr	r3, [pc, #332]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002d40:	f107 030c 	add.w	r3, r7, #12
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	f107 030c 	add.w	r3, r7, #12
 8002d4a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d52:	4b4f      	ldr	r3, [pc, #316]	; (8002e90 <HAL_RCC_OscConfig+0x924>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d11a      	bne.n	8002d94 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d5e:	4b4c      	ldr	r3, [pc, #304]	; (8002e90 <HAL_RCC_OscConfig+0x924>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a4b      	ldr	r2, [pc, #300]	; (8002e90 <HAL_RCC_OscConfig+0x924>)
 8002d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d68:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d6a:	f7fe fc57 	bl	800161c <HAL_GetTick>
 8002d6e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d72:	e009      	b.n	8002d88 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d74:	f7fe fc52 	bl	800161c <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b64      	cmp	r3, #100	; 0x64
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e2ff      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d88:	4b41      	ldr	r3, [pc, #260]	; (8002e90 <HAL_RCC_OscConfig+0x924>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0ef      	beq.n	8002d74 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d94:	1d3b      	adds	r3, r7, #4
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d106      	bne.n	8002dac <HAL_RCC_OscConfig+0x840>
 8002d9e:	4b3a      	ldr	r3, [pc, #232]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	4a39      	ldr	r2, [pc, #228]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6213      	str	r3, [r2, #32]
 8002daa:	e02f      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a0>
 8002dac:	1d3b      	adds	r3, r7, #4
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10c      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x864>
 8002db6:	4b34      	ldr	r3, [pc, #208]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	4a33      	ldr	r2, [pc, #204]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002dbc:	f023 0301 	bic.w	r3, r3, #1
 8002dc0:	6213      	str	r3, [r2, #32]
 8002dc2:	4b31      	ldr	r3, [pc, #196]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	4a30      	ldr	r2, [pc, #192]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002dc8:	f023 0304 	bic.w	r3, r3, #4
 8002dcc:	6213      	str	r3, [r2, #32]
 8002dce:	e01d      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a0>
 8002dd0:	1d3b      	adds	r3, r7, #4
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	2b05      	cmp	r3, #5
 8002dd8:	d10c      	bne.n	8002df4 <HAL_RCC_OscConfig+0x888>
 8002dda:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	4a2a      	ldr	r2, [pc, #168]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002de0:	f043 0304 	orr.w	r3, r3, #4
 8002de4:	6213      	str	r3, [r2, #32]
 8002de6:	4b28      	ldr	r3, [pc, #160]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	4a27      	ldr	r2, [pc, #156]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	6213      	str	r3, [r2, #32]
 8002df2:	e00b      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a0>
 8002df4:	4b24      	ldr	r3, [pc, #144]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002df6:	6a1b      	ldr	r3, [r3, #32]
 8002df8:	4a23      	ldr	r2, [pc, #140]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002dfa:	f023 0301 	bic.w	r3, r3, #1
 8002dfe:	6213      	str	r3, [r2, #32]
 8002e00:	4b21      	ldr	r3, [pc, #132]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	4a20      	ldr	r2, [pc, #128]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002e06:	f023 0304 	bic.w	r3, r3, #4
 8002e0a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e0c:	1d3b      	adds	r3, r7, #4
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d06a      	beq.n	8002eec <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e16:	f7fe fc01 	bl	800161c <HAL_GetTick>
 8002e1a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e1e:	e00b      	b.n	8002e38 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e20:	f7fe fbfc 	bl	800161c <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e2a7      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
 8002e38:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e40:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	fa93 f2a3 	rbit	r2, r3
 8002e4a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002e54:	2202      	movs	r2, #2
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	fa93 f2a3 	rbit	r2, r3
 8002e62:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002e66:	601a      	str	r2, [r3, #0]
  return result;
 8002e68:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002e6c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e6e:	fab3 f383 	clz	r3, r3
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	095b      	lsrs	r3, r3, #5
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	f043 0302 	orr.w	r3, r3, #2
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d108      	bne.n	8002e94 <HAL_RCC_OscConfig+0x928>
 8002e82:	4b01      	ldr	r3, [pc, #4]	; (8002e88 <HAL_RCC_OscConfig+0x91c>)
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	e013      	b.n	8002eb0 <HAL_RCC_OscConfig+0x944>
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	10908120 	.word	0x10908120
 8002e90:	40007000 	.word	0x40007000
 8002e94:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002e98:	2202      	movs	r2, #2
 8002e9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	fa93 f2a3 	rbit	r2, r3
 8002ea6:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	4bc0      	ldr	r3, [pc, #768]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8002eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002eb4:	2102      	movs	r1, #2
 8002eb6:	6011      	str	r1, [r2, #0]
 8002eb8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002ebc:	6812      	ldr	r2, [r2, #0]
 8002ebe:	fa92 f1a2 	rbit	r1, r2
 8002ec2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002ec6:	6011      	str	r1, [r2, #0]
  return result;
 8002ec8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002ecc:	6812      	ldr	r2, [r2, #0]
 8002ece:	fab2 f282 	clz	r2, r2
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	f002 021f 	and.w	r2, r2, #31
 8002ede:	2101      	movs	r1, #1
 8002ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d09a      	beq.n	8002e20 <HAL_RCC_OscConfig+0x8b4>
 8002eea:	e063      	b.n	8002fb4 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eec:	f7fe fb96 	bl	800161c <HAL_GetTick>
 8002ef0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ef4:	e00b      	b.n	8002f0e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ef6:	f7fe fb91 	bl	800161c <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e23c      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
 8002f0e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002f12:	2202      	movs	r2, #2
 8002f14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f16:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	fa93 f2a3 	rbit	r2, r3
 8002f20:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	fa93 f2a3 	rbit	r2, r3
 8002f38:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002f3c:	601a      	str	r2, [r3, #0]
  return result;
 8002f3e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002f42:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f44:	fab3 f383 	clz	r3, r3
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	095b      	lsrs	r3, r3, #5
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	f043 0302 	orr.w	r3, r3, #2
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d102      	bne.n	8002f5e <HAL_RCC_OscConfig+0x9f2>
 8002f58:	4b95      	ldr	r3, [pc, #596]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	e00d      	b.n	8002f7a <HAL_RCC_OscConfig+0xa0e>
 8002f5e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002f62:	2202      	movs	r2, #2
 8002f64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f66:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	fa93 f2a3 	rbit	r2, r3
 8002f70:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	4b8e      	ldr	r3, [pc, #568]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002f7e:	2102      	movs	r1, #2
 8002f80:	6011      	str	r1, [r2, #0]
 8002f82:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002f86:	6812      	ldr	r2, [r2, #0]
 8002f88:	fa92 f1a2 	rbit	r1, r2
 8002f8c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f90:	6011      	str	r1, [r2, #0]
  return result;
 8002f92:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	fab2 f282 	clz	r2, r2
 8002f9c:	b2d2      	uxtb	r2, r2
 8002f9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	f002 021f 	and.w	r2, r2, #31
 8002fa8:	2101      	movs	r1, #1
 8002faa:	fa01 f202 	lsl.w	r2, r1, r2
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1a0      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fb4:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d105      	bne.n	8002fc8 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fbc:	4b7c      	ldr	r3, [pc, #496]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	4a7b      	ldr	r2, [pc, #492]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8002fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fc8:	1d3b      	adds	r3, r7, #4
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f000 81d9 	beq.w	8003386 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fd4:	4b76      	ldr	r3, [pc, #472]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 030c 	and.w	r3, r3, #12
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	f000 81a6 	beq.w	800332e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fe2:	1d3b      	adds	r3, r7, #4
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	f040 811e 	bne.w	800322a <HAL_RCC_OscConfig+0xcbe>
 8002fee:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002ff2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ff6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	fa93 f2a3 	rbit	r2, r3
 8003002:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003006:	601a      	str	r2, [r3, #0]
  return result;
 8003008:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800300c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800300e:	fab3 f383 	clz	r3, r3
 8003012:	b2db      	uxtb	r3, r3
 8003014:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003018:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	461a      	mov	r2, r3
 8003020:	2300      	movs	r3, #0
 8003022:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003024:	f7fe fafa 	bl	800161c <HAL_GetTick>
 8003028:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800302c:	e009      	b.n	8003042 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800302e:	f7fe faf5 	bl	800161c <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e1a2      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
 8003042:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003046:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800304a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	fa93 f2a3 	rbit	r2, r3
 8003056:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800305a:	601a      	str	r2, [r3, #0]
  return result;
 800305c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003060:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003062:	fab3 f383 	clz	r3, r3
 8003066:	b2db      	uxtb	r3, r3
 8003068:	095b      	lsrs	r3, r3, #5
 800306a:	b2db      	uxtb	r3, r3
 800306c:	f043 0301 	orr.w	r3, r3, #1
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b01      	cmp	r3, #1
 8003074:	d102      	bne.n	800307c <HAL_RCC_OscConfig+0xb10>
 8003076:	4b4e      	ldr	r3, [pc, #312]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	e01b      	b.n	80030b4 <HAL_RCC_OscConfig+0xb48>
 800307c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003080:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003084:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003086:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	fa93 f2a3 	rbit	r2, r3
 8003090:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800309a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	fa93 f2a3 	rbit	r2, r3
 80030aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	4b3f      	ldr	r3, [pc, #252]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 80030b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80030b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80030bc:	6011      	str	r1, [r2, #0]
 80030be:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	fa92 f1a2 	rbit	r1, r2
 80030c8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80030cc:	6011      	str	r1, [r2, #0]
  return result;
 80030ce:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80030d2:	6812      	ldr	r2, [r2, #0]
 80030d4:	fab2 f282 	clz	r2, r2
 80030d8:	b2d2      	uxtb	r2, r2
 80030da:	f042 0220 	orr.w	r2, r2, #32
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	f002 021f 	and.w	r2, r2, #31
 80030e4:	2101      	movs	r1, #1
 80030e6:	fa01 f202 	lsl.w	r2, r1, r2
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d19e      	bne.n	800302e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030f0:	4b2f      	ldr	r3, [pc, #188]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	f023 020f 	bic.w	r2, r3, #15
 80030f8:	1d3b      	adds	r3, r7, #4
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fe:	492c      	ldr	r1, [pc, #176]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8003100:	4313      	orrs	r3, r2
 8003102:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003104:	4b2a      	ldr	r3, [pc, #168]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800310c:	1d3b      	adds	r3, r7, #4
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6a19      	ldr	r1, [r3, #32]
 8003112:	1d3b      	adds	r3, r7, #4
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	430b      	orrs	r3, r1
 800311a:	4925      	ldr	r1, [pc, #148]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 800311c:	4313      	orrs	r3, r2
 800311e:	604b      	str	r3, [r1, #4]
 8003120:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003124:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003128:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	fa93 f2a3 	rbit	r2, r3
 8003134:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003138:	601a      	str	r2, [r3, #0]
  return result;
 800313a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800313e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003140:	fab3 f383 	clz	r3, r3
 8003144:	b2db      	uxtb	r3, r3
 8003146:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800314a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	461a      	mov	r2, r3
 8003152:	2301      	movs	r3, #1
 8003154:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003156:	f7fe fa61 	bl	800161c <HAL_GetTick>
 800315a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800315e:	e009      	b.n	8003174 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003160:	f7fe fa5c 	bl	800161c <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d901      	bls.n	8003174 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e109      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
 8003174:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003178:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800317c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	fa93 f2a3 	rbit	r2, r3
 8003188:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800318c:	601a      	str	r2, [r3, #0]
  return result;
 800318e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003192:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003194:	fab3 f383 	clz	r3, r3
 8003198:	b2db      	uxtb	r3, r3
 800319a:	095b      	lsrs	r3, r3, #5
 800319c:	b2db      	uxtb	r3, r3
 800319e:	f043 0301 	orr.w	r3, r3, #1
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d105      	bne.n	80031b4 <HAL_RCC_OscConfig+0xc48>
 80031a8:	4b01      	ldr	r3, [pc, #4]	; (80031b0 <HAL_RCC_OscConfig+0xc44>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	e01e      	b.n	80031ec <HAL_RCC_OscConfig+0xc80>
 80031ae:	bf00      	nop
 80031b0:	40021000 	.word	0x40021000
 80031b4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80031b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031be:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	fa93 f2a3 	rbit	r2, r3
 80031c8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80031d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	fa93 f2a3 	rbit	r2, r3
 80031e2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	4b6a      	ldr	r3, [pc, #424]	; (8003394 <HAL_RCC_OscConfig+0xe28>)
 80031ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ec:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80031f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80031f4:	6011      	str	r1, [r2, #0]
 80031f6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80031fa:	6812      	ldr	r2, [r2, #0]
 80031fc:	fa92 f1a2 	rbit	r1, r2
 8003200:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003204:	6011      	str	r1, [r2, #0]
  return result;
 8003206:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800320a:	6812      	ldr	r2, [r2, #0]
 800320c:	fab2 f282 	clz	r2, r2
 8003210:	b2d2      	uxtb	r2, r2
 8003212:	f042 0220 	orr.w	r2, r2, #32
 8003216:	b2d2      	uxtb	r2, r2
 8003218:	f002 021f 	and.w	r2, r2, #31
 800321c:	2101      	movs	r1, #1
 800321e:	fa01 f202 	lsl.w	r2, r1, r2
 8003222:	4013      	ands	r3, r2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d09b      	beq.n	8003160 <HAL_RCC_OscConfig+0xbf4>
 8003228:	e0ad      	b.n	8003386 <HAL_RCC_OscConfig+0xe1a>
 800322a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800322e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003232:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003234:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	fa93 f2a3 	rbit	r2, r3
 800323e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003242:	601a      	str	r2, [r3, #0]
  return result;
 8003244:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003248:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324a:	fab3 f383 	clz	r3, r3
 800324e:	b2db      	uxtb	r3, r3
 8003250:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003254:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	461a      	mov	r2, r3
 800325c:	2300      	movs	r3, #0
 800325e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003260:	f7fe f9dc 	bl	800161c <HAL_GetTick>
 8003264:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003268:	e009      	b.n	800327e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800326a:	f7fe f9d7 	bl	800161c <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e084      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
 800327e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003282:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003286:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003288:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	fa93 f2a3 	rbit	r2, r3
 8003292:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003296:	601a      	str	r2, [r3, #0]
  return result;
 8003298:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800329c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800329e:	fab3 f383 	clz	r3, r3
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	095b      	lsrs	r3, r3, #5
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	f043 0301 	orr.w	r3, r3, #1
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d102      	bne.n	80032b8 <HAL_RCC_OscConfig+0xd4c>
 80032b2:	4b38      	ldr	r3, [pc, #224]	; (8003394 <HAL_RCC_OscConfig+0xe28>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	e01b      	b.n	80032f0 <HAL_RCC_OscConfig+0xd84>
 80032b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	fa93 f2a3 	rbit	r2, r3
 80032cc:	f107 0320 	add.w	r3, r7, #32
 80032d0:	601a      	str	r2, [r3, #0]
 80032d2:	f107 031c 	add.w	r3, r7, #28
 80032d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	f107 031c 	add.w	r3, r7, #28
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	fa93 f2a3 	rbit	r2, r3
 80032e6:	f107 0318 	add.w	r3, r7, #24
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	4b29      	ldr	r3, [pc, #164]	; (8003394 <HAL_RCC_OscConfig+0xe28>)
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	f107 0214 	add.w	r2, r7, #20
 80032f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80032f8:	6011      	str	r1, [r2, #0]
 80032fa:	f107 0214 	add.w	r2, r7, #20
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	fa92 f1a2 	rbit	r1, r2
 8003304:	f107 0210 	add.w	r2, r7, #16
 8003308:	6011      	str	r1, [r2, #0]
  return result;
 800330a:	f107 0210 	add.w	r2, r7, #16
 800330e:	6812      	ldr	r2, [r2, #0]
 8003310:	fab2 f282 	clz	r2, r2
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	f042 0220 	orr.w	r2, r2, #32
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	f002 021f 	and.w	r2, r2, #31
 8003320:	2101      	movs	r1, #1
 8003322:	fa01 f202 	lsl.w	r2, r1, r2
 8003326:	4013      	ands	r3, r2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d19e      	bne.n	800326a <HAL_RCC_OscConfig+0xcfe>
 800332c:	e02b      	b.n	8003386 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800332e:	1d3b      	adds	r3, r7, #4
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d101      	bne.n	800333c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e025      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800333c:	4b15      	ldr	r3, [pc, #84]	; (8003394 <HAL_RCC_OscConfig+0xe28>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003344:	4b13      	ldr	r3, [pc, #76]	; (8003394 <HAL_RCC_OscConfig+0xe28>)
 8003346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003348:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800334c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003350:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003354:	1d3b      	adds	r3, r7, #4
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	429a      	cmp	r2, r3
 800335c:	d111      	bne.n	8003382 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800335e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003362:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003366:	1d3b      	adds	r3, r7, #4
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800336c:	429a      	cmp	r2, r3
 800336e:	d108      	bne.n	8003382 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003370:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003374:	f003 020f 	and.w	r2, r3, #15
 8003378:	1d3b      	adds	r3, r7, #4
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800337e:	429a      	cmp	r2, r3
 8003380:	d001      	beq.n	8003386 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40021000 	.word	0x40021000

08003398 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b09e      	sub	sp, #120	; 0x78
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e162      	b.n	8003676 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033b0:	4b90      	ldr	r3, [pc, #576]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d910      	bls.n	80033e0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033be:	4b8d      	ldr	r3, [pc, #564]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f023 0207 	bic.w	r2, r3, #7
 80033c6:	498b      	ldr	r1, [pc, #556]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ce:	4b89      	ldr	r3, [pc, #548]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e14a      	b.n	8003676 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d008      	beq.n	80033fe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ec:	4b82      	ldr	r3, [pc, #520]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	497f      	ldr	r1, [pc, #508]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 80dc 	beq.w	80035c4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d13c      	bne.n	800348e <HAL_RCC_ClockConfig+0xf6>
 8003414:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003418:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800341c:	fa93 f3a3 	rbit	r3, r3
 8003420:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003422:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003424:	fab3 f383 	clz	r3, r3
 8003428:	b2db      	uxtb	r3, r3
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	b2db      	uxtb	r3, r3
 800342e:	f043 0301 	orr.w	r3, r3, #1
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b01      	cmp	r3, #1
 8003436:	d102      	bne.n	800343e <HAL_RCC_ClockConfig+0xa6>
 8003438:	4b6f      	ldr	r3, [pc, #444]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	e00f      	b.n	800345e <HAL_RCC_ClockConfig+0xc6>
 800343e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003442:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003444:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003446:	fa93 f3a3 	rbit	r3, r3
 800344a:	667b      	str	r3, [r7, #100]	; 0x64
 800344c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003450:	663b      	str	r3, [r7, #96]	; 0x60
 8003452:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003454:	fa93 f3a3 	rbit	r3, r3
 8003458:	65fb      	str	r3, [r7, #92]	; 0x5c
 800345a:	4b67      	ldr	r3, [pc, #412]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 800345c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003462:	65ba      	str	r2, [r7, #88]	; 0x58
 8003464:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003466:	fa92 f2a2 	rbit	r2, r2
 800346a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800346c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800346e:	fab2 f282 	clz	r2, r2
 8003472:	b2d2      	uxtb	r2, r2
 8003474:	f042 0220 	orr.w	r2, r2, #32
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	f002 021f 	and.w	r2, r2, #31
 800347e:	2101      	movs	r1, #1
 8003480:	fa01 f202 	lsl.w	r2, r1, r2
 8003484:	4013      	ands	r3, r2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d17b      	bne.n	8003582 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e0f3      	b.n	8003676 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d13c      	bne.n	8003510 <HAL_RCC_ClockConfig+0x178>
 8003496:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800349a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800349e:	fa93 f3a3 	rbit	r3, r3
 80034a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80034a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034a6:	fab3 f383 	clz	r3, r3
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	095b      	lsrs	r3, r3, #5
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	f043 0301 	orr.w	r3, r3, #1
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d102      	bne.n	80034c0 <HAL_RCC_ClockConfig+0x128>
 80034ba:	4b4f      	ldr	r3, [pc, #316]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	e00f      	b.n	80034e0 <HAL_RCC_ClockConfig+0x148>
 80034c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034c4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034c8:	fa93 f3a3 	rbit	r3, r3
 80034cc:	647b      	str	r3, [r7, #68]	; 0x44
 80034ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034d2:	643b      	str	r3, [r7, #64]	; 0x40
 80034d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034d6:	fa93 f3a3 	rbit	r3, r3
 80034da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034dc:	4b46      	ldr	r3, [pc, #280]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 80034de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034e4:	63ba      	str	r2, [r7, #56]	; 0x38
 80034e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034e8:	fa92 f2a2 	rbit	r2, r2
 80034ec:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80034ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034f0:	fab2 f282 	clz	r2, r2
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	f042 0220 	orr.w	r2, r2, #32
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	f002 021f 	and.w	r2, r2, #31
 8003500:	2101      	movs	r1, #1
 8003502:	fa01 f202 	lsl.w	r2, r1, r2
 8003506:	4013      	ands	r3, r2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d13a      	bne.n	8003582 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e0b2      	b.n	8003676 <HAL_RCC_ClockConfig+0x2de>
 8003510:	2302      	movs	r3, #2
 8003512:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003516:	fa93 f3a3 	rbit	r3, r3
 800351a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800351c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351e:	fab3 f383 	clz	r3, r3
 8003522:	b2db      	uxtb	r3, r3
 8003524:	095b      	lsrs	r3, r3, #5
 8003526:	b2db      	uxtb	r3, r3
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b01      	cmp	r3, #1
 8003530:	d102      	bne.n	8003538 <HAL_RCC_ClockConfig+0x1a0>
 8003532:	4b31      	ldr	r3, [pc, #196]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	e00d      	b.n	8003554 <HAL_RCC_ClockConfig+0x1bc>
 8003538:	2302      	movs	r3, #2
 800353a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800353e:	fa93 f3a3 	rbit	r3, r3
 8003542:	627b      	str	r3, [r7, #36]	; 0x24
 8003544:	2302      	movs	r3, #2
 8003546:	623b      	str	r3, [r7, #32]
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	fa93 f3a3 	rbit	r3, r3
 800354e:	61fb      	str	r3, [r7, #28]
 8003550:	4b29      	ldr	r3, [pc, #164]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	2202      	movs	r2, #2
 8003556:	61ba      	str	r2, [r7, #24]
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	fa92 f2a2 	rbit	r2, r2
 800355e:	617a      	str	r2, [r7, #20]
  return result;
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	fab2 f282 	clz	r2, r2
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	f042 0220 	orr.w	r2, r2, #32
 800356c:	b2d2      	uxtb	r2, r2
 800356e:	f002 021f 	and.w	r2, r2, #31
 8003572:	2101      	movs	r1, #1
 8003574:	fa01 f202 	lsl.w	r2, r1, r2
 8003578:	4013      	ands	r3, r2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e079      	b.n	8003676 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003582:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f023 0203 	bic.w	r2, r3, #3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	491a      	ldr	r1, [pc, #104]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 8003590:	4313      	orrs	r3, r2
 8003592:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003594:	f7fe f842 	bl	800161c <HAL_GetTick>
 8003598:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359a:	e00a      	b.n	80035b2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800359c:	f7fe f83e 	bl	800161c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e061      	b.n	8003676 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b2:	4b11      	ldr	r3, [pc, #68]	; (80035f8 <HAL_RCC_ClockConfig+0x260>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f003 020c 	and.w	r2, r3, #12
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d1eb      	bne.n	800359c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035c4:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d214      	bcs.n	80035fc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d2:	4b08      	ldr	r3, [pc, #32]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f023 0207 	bic.w	r2, r3, #7
 80035da:	4906      	ldr	r1, [pc, #24]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	4313      	orrs	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e2:	4b04      	ldr	r3, [pc, #16]	; (80035f4 <HAL_RCC_ClockConfig+0x25c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d005      	beq.n	80035fc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e040      	b.n	8003676 <HAL_RCC_ClockConfig+0x2de>
 80035f4:	40022000 	.word	0x40022000
 80035f8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003608:	4b1d      	ldr	r3, [pc, #116]	; (8003680 <HAL_RCC_ClockConfig+0x2e8>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	491a      	ldr	r1, [pc, #104]	; (8003680 <HAL_RCC_ClockConfig+0x2e8>)
 8003616:	4313      	orrs	r3, r2
 8003618:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003626:	4b16      	ldr	r3, [pc, #88]	; (8003680 <HAL_RCC_ClockConfig+0x2e8>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4912      	ldr	r1, [pc, #72]	; (8003680 <HAL_RCC_ClockConfig+0x2e8>)
 8003636:	4313      	orrs	r3, r2
 8003638:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800363a:	f000 f829 	bl	8003690 <HAL_RCC_GetSysClockFreq>
 800363e:	4601      	mov	r1, r0
 8003640:	4b0f      	ldr	r3, [pc, #60]	; (8003680 <HAL_RCC_ClockConfig+0x2e8>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003648:	22f0      	movs	r2, #240	; 0xf0
 800364a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	fa92 f2a2 	rbit	r2, r2
 8003652:	60fa      	str	r2, [r7, #12]
  return result;
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	fab2 f282 	clz	r2, r2
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	40d3      	lsrs	r3, r2
 800365e:	4a09      	ldr	r2, [pc, #36]	; (8003684 <HAL_RCC_ClockConfig+0x2ec>)
 8003660:	5cd3      	ldrb	r3, [r2, r3]
 8003662:	fa21 f303 	lsr.w	r3, r1, r3
 8003666:	4a08      	ldr	r2, [pc, #32]	; (8003688 <HAL_RCC_ClockConfig+0x2f0>)
 8003668:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800366a:	4b08      	ldr	r3, [pc, #32]	; (800368c <HAL_RCC_ClockConfig+0x2f4>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f7fd ff90 	bl	8001594 <HAL_InitTick>
  
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3778      	adds	r7, #120	; 0x78
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40021000 	.word	0x40021000
 8003684:	08006618 	.word	0x08006618
 8003688:	20000000 	.word	0x20000000
 800368c:	20000004 	.word	0x20000004

08003690 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003690:	b480      	push	{r7}
 8003692:	b08b      	sub	sp, #44	; 0x2c
 8003694:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
 800369a:	2300      	movs	r3, #0
 800369c:	61bb      	str	r3, [r7, #24]
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
 80036a2:	2300      	movs	r3, #0
 80036a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036a6:	2300      	movs	r3, #0
 80036a8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80036aa:	4b2a      	ldr	r3, [pc, #168]	; (8003754 <HAL_RCC_GetSysClockFreq+0xc4>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f003 030c 	and.w	r3, r3, #12
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	d002      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x30>
 80036ba:	2b08      	cmp	r3, #8
 80036bc:	d003      	beq.n	80036c6 <HAL_RCC_GetSysClockFreq+0x36>
 80036be:	e03f      	b.n	8003740 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036c0:	4b25      	ldr	r3, [pc, #148]	; (8003758 <HAL_RCC_GetSysClockFreq+0xc8>)
 80036c2:	623b      	str	r3, [r7, #32]
      break;
 80036c4:	e03f      	b.n	8003746 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80036cc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80036d0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d2:	68ba      	ldr	r2, [r7, #8]
 80036d4:	fa92 f2a2 	rbit	r2, r2
 80036d8:	607a      	str	r2, [r7, #4]
  return result;
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	fab2 f282 	clz	r2, r2
 80036e0:	b2d2      	uxtb	r2, r2
 80036e2:	40d3      	lsrs	r3, r2
 80036e4:	4a1d      	ldr	r2, [pc, #116]	; (800375c <HAL_RCC_GetSysClockFreq+0xcc>)
 80036e6:	5cd3      	ldrb	r3, [r2, r3]
 80036e8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80036ea:	4b1a      	ldr	r3, [pc, #104]	; (8003754 <HAL_RCC_GetSysClockFreq+0xc4>)
 80036ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ee:	f003 030f 	and.w	r3, r3, #15
 80036f2:	220f      	movs	r2, #15
 80036f4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	fa92 f2a2 	rbit	r2, r2
 80036fc:	60fa      	str	r2, [r7, #12]
  return result;
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	fab2 f282 	clz	r2, r2
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	40d3      	lsrs	r3, r2
 8003708:	4a15      	ldr	r2, [pc, #84]	; (8003760 <HAL_RCC_GetSysClockFreq+0xd0>)
 800370a:	5cd3      	ldrb	r3, [r2, r3]
 800370c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d008      	beq.n	800372a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003718:	4a0f      	ldr	r2, [pc, #60]	; (8003758 <HAL_RCC_GetSysClockFreq+0xc8>)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	fb02 f303 	mul.w	r3, r2, r3
 8003726:	627b      	str	r3, [r7, #36]	; 0x24
 8003728:	e007      	b.n	800373a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800372a:	4a0b      	ldr	r2, [pc, #44]	; (8003758 <HAL_RCC_GetSysClockFreq+0xc8>)
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	fb02 f303 	mul.w	r3, r2, r3
 8003738:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800373a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373c:	623b      	str	r3, [r7, #32]
      break;
 800373e:	e002      	b.n	8003746 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003740:	4b05      	ldr	r3, [pc, #20]	; (8003758 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003742:	623b      	str	r3, [r7, #32]
      break;
 8003744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003746:	6a3b      	ldr	r3, [r7, #32]
}
 8003748:	4618      	mov	r0, r3
 800374a:	372c      	adds	r7, #44	; 0x2c
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr
 8003754:	40021000 	.word	0x40021000
 8003758:	007a1200 	.word	0x007a1200
 800375c:	08006630 	.word	0x08006630
 8003760:	08006640 	.word	0x08006640

08003764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <HAL_RCC_GetHCLKFreq+0x14>)
 800376a:	681b      	ldr	r3, [r3, #0]
}
 800376c:	4618      	mov	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	20000000 	.word	0x20000000

0800377c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003782:	f7ff ffef 	bl	8003764 <HAL_RCC_GetHCLKFreq>
 8003786:	4601      	mov	r1, r0
 8003788:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003790:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003794:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	fa92 f2a2 	rbit	r2, r2
 800379c:	603a      	str	r2, [r7, #0]
  return result;
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	fab2 f282 	clz	r2, r2
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	40d3      	lsrs	r3, r2
 80037a8:	4a04      	ldr	r2, [pc, #16]	; (80037bc <HAL_RCC_GetPCLK1Freq+0x40>)
 80037aa:	5cd3      	ldrb	r3, [r2, r3]
 80037ac:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80037b0:	4618      	mov	r0, r3
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021000 	.word	0x40021000
 80037bc:	08006628 	.word	0x08006628

080037c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80037c6:	f7ff ffcd 	bl	8003764 <HAL_RCC_GetHCLKFreq>
 80037ca:	4601      	mov	r1, r0
 80037cc:	4b0b      	ldr	r3, [pc, #44]	; (80037fc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80037d4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80037d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	fa92 f2a2 	rbit	r2, r2
 80037e0:	603a      	str	r2, [r7, #0]
  return result;
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	fab2 f282 	clz	r2, r2
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	40d3      	lsrs	r3, r2
 80037ec:	4a04      	ldr	r2, [pc, #16]	; (8003800 <HAL_RCC_GetPCLK2Freq+0x40>)
 80037ee:	5cd3      	ldrb	r3, [r2, r3]
 80037f0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80037f4:	4618      	mov	r0, r3
 80037f6:	3708      	adds	r7, #8
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40021000 	.word	0x40021000
 8003800:	08006628 	.word	0x08006628

08003804 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b092      	sub	sp, #72	; 0x48
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003810:	2300      	movs	r3, #0
 8003812:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 80d7 	beq.w	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003822:	2300      	movs	r3, #0
 8003824:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003828:	4b4e      	ldr	r3, [pc, #312]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d10e      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003834:	4b4b      	ldr	r3, [pc, #300]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	4a4a      	ldr	r2, [pc, #296]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800383a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800383e:	61d3      	str	r3, [r2, #28]
 8003840:	4b48      	ldr	r3, [pc, #288]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800384c:	2301      	movs	r3, #1
 800384e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003852:	4b45      	ldr	r3, [pc, #276]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385a:	2b00      	cmp	r3, #0
 800385c:	d118      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800385e:	4b42      	ldr	r3, [pc, #264]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a41      	ldr	r2, [pc, #260]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003868:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800386a:	f7fd fed7 	bl	800161c <HAL_GetTick>
 800386e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003870:	e008      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003872:	f7fd fed3 	bl	800161c <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b64      	cmp	r3, #100	; 0x64
 800387e:	d901      	bls.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e1d6      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003884:	4b38      	ldr	r3, [pc, #224]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003890:	4b34      	ldr	r3, [pc, #208]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003898:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800389a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 8084 	beq.w	80039aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d07c      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038b0:	4b2c      	ldr	r3, [pc, #176]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b2:	6a1b      	ldr	r3, [r3, #32]
 80038b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038be:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c2:	fa93 f3a3 	rbit	r3, r3
 80038c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80038c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038ca:	fab3 f383 	clz	r3, r3
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	461a      	mov	r2, r3
 80038d2:	4b26      	ldr	r3, [pc, #152]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038d4:	4413      	add	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	461a      	mov	r2, r3
 80038da:	2301      	movs	r3, #1
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038e2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e6:	fa93 f3a3 	rbit	r3, r3
 80038ea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80038ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038ee:	fab3 f383 	clz	r3, r3
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	461a      	mov	r2, r3
 80038f6:	4b1d      	ldr	r3, [pc, #116]	; (800396c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038f8:	4413      	add	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	461a      	mov	r2, r3
 80038fe:	2300      	movs	r3, #0
 8003900:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003902:	4a18      	ldr	r2, [pc, #96]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003906:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d04b      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003912:	f7fd fe83 	bl	800161c <HAL_GetTick>
 8003916:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003918:	e00a      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800391a:	f7fd fe7f 	bl	800161c <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	f241 3288 	movw	r2, #5000	; 0x1388
 8003928:	4293      	cmp	r3, r2
 800392a:	d901      	bls.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e180      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003930:	2302      	movs	r3, #2
 8003932:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003936:	fa93 f3a3 	rbit	r3, r3
 800393a:	627b      	str	r3, [r7, #36]	; 0x24
 800393c:	2302      	movs	r3, #2
 800393e:	623b      	str	r3, [r7, #32]
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	fa93 f3a3 	rbit	r3, r3
 8003946:	61fb      	str	r3, [r7, #28]
  return result;
 8003948:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800394a:	fab3 f383 	clz	r3, r3
 800394e:	b2db      	uxtb	r3, r3
 8003950:	095b      	lsrs	r3, r3, #5
 8003952:	b2db      	uxtb	r3, r3
 8003954:	f043 0302 	orr.w	r3, r3, #2
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d108      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800395e:	4b01      	ldr	r3, [pc, #4]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	e00d      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003964:	40021000 	.word	0x40021000
 8003968:	40007000 	.word	0x40007000
 800396c:	10908100 	.word	0x10908100
 8003970:	2302      	movs	r3, #2
 8003972:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	fa93 f3a3 	rbit	r3, r3
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	4ba0      	ldr	r3, [pc, #640]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	2202      	movs	r2, #2
 8003982:	613a      	str	r2, [r7, #16]
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	fa92 f2a2 	rbit	r2, r2
 800398a:	60fa      	str	r2, [r7, #12]
  return result;
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	fab2 f282 	clz	r2, r2
 8003992:	b2d2      	uxtb	r2, r2
 8003994:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003998:	b2d2      	uxtb	r2, r2
 800399a:	f002 021f 	and.w	r2, r2, #31
 800399e:	2101      	movs	r1, #1
 80039a0:	fa01 f202 	lsl.w	r2, r1, r2
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0b7      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80039aa:	4b95      	ldr	r3, [pc, #596]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	4992      	ldr	r1, [pc, #584]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80039bc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d105      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039c4:	4b8e      	ldr	r3, [pc, #568]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039c6:	69db      	ldr	r3, [r3, #28]
 80039c8:	4a8d      	ldr	r2, [pc, #564]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d008      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039dc:	4b88      	ldr	r3, [pc, #544]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e0:	f023 0203 	bic.w	r2, r3, #3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	4985      	ldr	r1, [pc, #532]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039fa:	4b81      	ldr	r3, [pc, #516]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	497e      	ldr	r1, [pc, #504]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a18:	4b79      	ldr	r3, [pc, #484]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	4976      	ldr	r1, [pc, #472]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0320 	and.w	r3, r3, #32
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d008      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a36:	4b72      	ldr	r3, [pc, #456]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3a:	f023 0210 	bic.w	r2, r3, #16
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	69db      	ldr	r3, [r3, #28]
 8003a42:	496f      	ldr	r1, [pc, #444]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d008      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003a54:	4b6a      	ldr	r3, [pc, #424]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a60:	4967      	ldr	r1, [pc, #412]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d008      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a72:	4b63      	ldr	r3, [pc, #396]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a76:	f023 0220 	bic.w	r2, r3, #32
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	4960      	ldr	r1, [pc, #384]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d008      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a90:	4b5b      	ldr	r3, [pc, #364]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a94:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	4958      	ldr	r1, [pc, #352]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d008      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003aae:	4b54      	ldr	r3, [pc, #336]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	4951      	ldr	r1, [pc, #324]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0310 	and.w	r3, r3, #16
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d008      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003acc:	4b4c      	ldr	r3, [pc, #304]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	4949      	ldr	r1, [pc, #292]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d008      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003aea:	4b45      	ldr	r3, [pc, #276]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af6:	4942      	ldr	r1, [pc, #264]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d008      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b08:	4b3d      	ldr	r3, [pc, #244]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b14:	493a      	ldr	r1, [pc, #232]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d008      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003b26:	4b36      	ldr	r3, [pc, #216]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b32:	4933      	ldr	r1, [pc, #204]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d008      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b44:	4b2e      	ldr	r3, [pc, #184]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b50:	492b      	ldr	r1, [pc, #172]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d008      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003b62:	4b27      	ldr	r3, [pc, #156]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6e:	4924      	ldr	r1, [pc, #144]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d008      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003b80:	4b1f      	ldr	r3, [pc, #124]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b8c:	491c      	ldr	r1, [pc, #112]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d008      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003b9e:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003baa:	4915      	ldr	r1, [pc, #84]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d008      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003bbc:	4b10      	ldr	r3, [pc, #64]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc8:	490d      	ldr	r1, [pc, #52]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d008      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003bda:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bde:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003be6:	4906      	ldr	r1, [pc, #24]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00c      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003bf8:	4b01      	ldr	r3, [pc, #4]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfc:	e002      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003bfe:	bf00      	nop
 8003c00:	40021000 	.word	0x40021000
 8003c04:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c0c:	490b      	ldr	r1, [pc, #44]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d008      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003c1e:	4b07      	ldr	r3, [pc, #28]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c2a:	4904      	ldr	r1, [pc, #16]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3748      	adds	r7, #72	; 0x48
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40021000 	.word	0x40021000

08003c40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e040      	b.n	8003cd4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d106      	bne.n	8003c68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7fd fba4 	bl	80013b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2224      	movs	r2, #36	; 0x24
 8003c6c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0201 	bic.w	r2, r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 f8c0 	bl	8003e04 <UART_SetConfig>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e022      	b.n	8003cd4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d002      	beq.n	8003c9c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 face 	bl	8004238 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003caa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689a      	ldr	r2, [r3, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0201 	orr.w	r2, r2, #1
 8003cca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 fb55 	bl	800437c <UART_CheckIdleState>
 8003cd2:	4603      	mov	r3, r0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b08a      	sub	sp, #40	; 0x28
 8003ce0:	af02      	add	r7, sp, #8
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	603b      	str	r3, [r7, #0]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	f040 8081 	bne.w	8003df8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <HAL_UART_Transmit+0x26>
 8003cfc:	88fb      	ldrh	r3, [r7, #6]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e079      	b.n	8003dfa <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_UART_Transmit+0x38>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e072      	b.n	8003dfa <HAL_UART_Transmit+0x11e>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2221      	movs	r2, #33	; 0x21
 8003d26:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003d28:	f7fd fc78 	bl	800161c <HAL_GetTick>
 8003d2c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	88fa      	ldrh	r2, [r7, #6]
 8003d32:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	88fa      	ldrh	r2, [r7, #6]
 8003d3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d46:	d108      	bne.n	8003d5a <HAL_UART_Transmit+0x7e>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d104      	bne.n	8003d5a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003d50:	2300      	movs	r3, #0
 8003d52:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	61bb      	str	r3, [r7, #24]
 8003d58:	e003      	b.n	8003d62 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d62:	e02d      	b.n	8003dc0 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	2180      	movs	r1, #128	; 0x80
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 fb49 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e03d      	b.n	8003dfa <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10b      	bne.n	8003d9c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	881a      	ldrh	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d90:	b292      	uxth	r2, r2
 8003d92:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	3302      	adds	r3, #2
 8003d98:	61bb      	str	r3, [r7, #24]
 8003d9a:	e008      	b.n	8003dae <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	781a      	ldrb	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	b292      	uxth	r2, r2
 8003da6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	3301      	adds	r3, #1
 8003dac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	3b01      	subs	r3, #1
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1cb      	bne.n	8003d64 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	2140      	movs	r1, #64	; 0x40
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 fb15 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e009      	b.n	8003dfa <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2220      	movs	r2, #32
 8003dea:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003df4:	2300      	movs	r3, #0
 8003df6:	e000      	b.n	8003dfa <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003df8:	2302      	movs	r3, #2
  }
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3720      	adds	r7, #32
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b088      	sub	sp, #32
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	431a      	orrs	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	69db      	ldr	r3, [r3, #28]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	4bac      	ldr	r3, [pc, #688]	; (80040e4 <UART_SetConfig+0x2e0>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6812      	ldr	r2, [r2, #0]
 8003e3a:	6939      	ldr	r1, [r7, #16]
 8003e3c:	430b      	orrs	r3, r1
 8003e3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68da      	ldr	r2, [r3, #12]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	430a      	orrs	r2, r1
 8003e54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a9a      	ldr	r2, [pc, #616]	; (80040e8 <UART_SetConfig+0x2e4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d121      	bne.n	8003ec8 <UART_SetConfig+0xc4>
 8003e84:	4b99      	ldr	r3, [pc, #612]	; (80040ec <UART_SetConfig+0x2e8>)
 8003e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e88:	f003 0303 	and.w	r3, r3, #3
 8003e8c:	2b03      	cmp	r3, #3
 8003e8e:	d817      	bhi.n	8003ec0 <UART_SetConfig+0xbc>
 8003e90:	a201      	add	r2, pc, #4	; (adr r2, 8003e98 <UART_SetConfig+0x94>)
 8003e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e96:	bf00      	nop
 8003e98:	08003ea9 	.word	0x08003ea9
 8003e9c:	08003eb5 	.word	0x08003eb5
 8003ea0:	08003ebb 	.word	0x08003ebb
 8003ea4:	08003eaf 	.word	0x08003eaf
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	77fb      	strb	r3, [r7, #31]
 8003eac:	e0b2      	b.n	8004014 <UART_SetConfig+0x210>
 8003eae:	2302      	movs	r3, #2
 8003eb0:	77fb      	strb	r3, [r7, #31]
 8003eb2:	e0af      	b.n	8004014 <UART_SetConfig+0x210>
 8003eb4:	2304      	movs	r3, #4
 8003eb6:	77fb      	strb	r3, [r7, #31]
 8003eb8:	e0ac      	b.n	8004014 <UART_SetConfig+0x210>
 8003eba:	2308      	movs	r3, #8
 8003ebc:	77fb      	strb	r3, [r7, #31]
 8003ebe:	e0a9      	b.n	8004014 <UART_SetConfig+0x210>
 8003ec0:	2310      	movs	r3, #16
 8003ec2:	77fb      	strb	r3, [r7, #31]
 8003ec4:	bf00      	nop
 8003ec6:	e0a5      	b.n	8004014 <UART_SetConfig+0x210>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a88      	ldr	r2, [pc, #544]	; (80040f0 <UART_SetConfig+0x2ec>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d123      	bne.n	8003f1a <UART_SetConfig+0x116>
 8003ed2:	4b86      	ldr	r3, [pc, #536]	; (80040ec <UART_SetConfig+0x2e8>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003eda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ede:	d012      	beq.n	8003f06 <UART_SetConfig+0x102>
 8003ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee4:	d802      	bhi.n	8003eec <UART_SetConfig+0xe8>
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d007      	beq.n	8003efa <UART_SetConfig+0xf6>
 8003eea:	e012      	b.n	8003f12 <UART_SetConfig+0x10e>
 8003eec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ef0:	d00c      	beq.n	8003f0c <UART_SetConfig+0x108>
 8003ef2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ef6:	d003      	beq.n	8003f00 <UART_SetConfig+0xfc>
 8003ef8:	e00b      	b.n	8003f12 <UART_SetConfig+0x10e>
 8003efa:	2300      	movs	r3, #0
 8003efc:	77fb      	strb	r3, [r7, #31]
 8003efe:	e089      	b.n	8004014 <UART_SetConfig+0x210>
 8003f00:	2302      	movs	r3, #2
 8003f02:	77fb      	strb	r3, [r7, #31]
 8003f04:	e086      	b.n	8004014 <UART_SetConfig+0x210>
 8003f06:	2304      	movs	r3, #4
 8003f08:	77fb      	strb	r3, [r7, #31]
 8003f0a:	e083      	b.n	8004014 <UART_SetConfig+0x210>
 8003f0c:	2308      	movs	r3, #8
 8003f0e:	77fb      	strb	r3, [r7, #31]
 8003f10:	e080      	b.n	8004014 <UART_SetConfig+0x210>
 8003f12:	2310      	movs	r3, #16
 8003f14:	77fb      	strb	r3, [r7, #31]
 8003f16:	bf00      	nop
 8003f18:	e07c      	b.n	8004014 <UART_SetConfig+0x210>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a75      	ldr	r2, [pc, #468]	; (80040f4 <UART_SetConfig+0x2f0>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d123      	bne.n	8003f6c <UART_SetConfig+0x168>
 8003f24:	4b71      	ldr	r3, [pc, #452]	; (80040ec <UART_SetConfig+0x2e8>)
 8003f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f28:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003f2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f30:	d012      	beq.n	8003f58 <UART_SetConfig+0x154>
 8003f32:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003f36:	d802      	bhi.n	8003f3e <UART_SetConfig+0x13a>
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d007      	beq.n	8003f4c <UART_SetConfig+0x148>
 8003f3c:	e012      	b.n	8003f64 <UART_SetConfig+0x160>
 8003f3e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003f42:	d00c      	beq.n	8003f5e <UART_SetConfig+0x15a>
 8003f44:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003f48:	d003      	beq.n	8003f52 <UART_SetConfig+0x14e>
 8003f4a:	e00b      	b.n	8003f64 <UART_SetConfig+0x160>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	77fb      	strb	r3, [r7, #31]
 8003f50:	e060      	b.n	8004014 <UART_SetConfig+0x210>
 8003f52:	2302      	movs	r3, #2
 8003f54:	77fb      	strb	r3, [r7, #31]
 8003f56:	e05d      	b.n	8004014 <UART_SetConfig+0x210>
 8003f58:	2304      	movs	r3, #4
 8003f5a:	77fb      	strb	r3, [r7, #31]
 8003f5c:	e05a      	b.n	8004014 <UART_SetConfig+0x210>
 8003f5e:	2308      	movs	r3, #8
 8003f60:	77fb      	strb	r3, [r7, #31]
 8003f62:	e057      	b.n	8004014 <UART_SetConfig+0x210>
 8003f64:	2310      	movs	r3, #16
 8003f66:	77fb      	strb	r3, [r7, #31]
 8003f68:	bf00      	nop
 8003f6a:	e053      	b.n	8004014 <UART_SetConfig+0x210>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a61      	ldr	r2, [pc, #388]	; (80040f8 <UART_SetConfig+0x2f4>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d123      	bne.n	8003fbe <UART_SetConfig+0x1ba>
 8003f76:	4b5d      	ldr	r3, [pc, #372]	; (80040ec <UART_SetConfig+0x2e8>)
 8003f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003f7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f82:	d012      	beq.n	8003faa <UART_SetConfig+0x1a6>
 8003f84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f88:	d802      	bhi.n	8003f90 <UART_SetConfig+0x18c>
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <UART_SetConfig+0x19a>
 8003f8e:	e012      	b.n	8003fb6 <UART_SetConfig+0x1b2>
 8003f90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f94:	d00c      	beq.n	8003fb0 <UART_SetConfig+0x1ac>
 8003f96:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003f9a:	d003      	beq.n	8003fa4 <UART_SetConfig+0x1a0>
 8003f9c:	e00b      	b.n	8003fb6 <UART_SetConfig+0x1b2>
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	77fb      	strb	r3, [r7, #31]
 8003fa2:	e037      	b.n	8004014 <UART_SetConfig+0x210>
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	77fb      	strb	r3, [r7, #31]
 8003fa8:	e034      	b.n	8004014 <UART_SetConfig+0x210>
 8003faa:	2304      	movs	r3, #4
 8003fac:	77fb      	strb	r3, [r7, #31]
 8003fae:	e031      	b.n	8004014 <UART_SetConfig+0x210>
 8003fb0:	2308      	movs	r3, #8
 8003fb2:	77fb      	strb	r3, [r7, #31]
 8003fb4:	e02e      	b.n	8004014 <UART_SetConfig+0x210>
 8003fb6:	2310      	movs	r3, #16
 8003fb8:	77fb      	strb	r3, [r7, #31]
 8003fba:	bf00      	nop
 8003fbc:	e02a      	b.n	8004014 <UART_SetConfig+0x210>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a4e      	ldr	r2, [pc, #312]	; (80040fc <UART_SetConfig+0x2f8>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d123      	bne.n	8004010 <UART_SetConfig+0x20c>
 8003fc8:	4b48      	ldr	r3, [pc, #288]	; (80040ec <UART_SetConfig+0x2e8>)
 8003fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fcc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003fd0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fd4:	d012      	beq.n	8003ffc <UART_SetConfig+0x1f8>
 8003fd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fda:	d802      	bhi.n	8003fe2 <UART_SetConfig+0x1de>
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d007      	beq.n	8003ff0 <UART_SetConfig+0x1ec>
 8003fe0:	e012      	b.n	8004008 <UART_SetConfig+0x204>
 8003fe2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003fe6:	d00c      	beq.n	8004002 <UART_SetConfig+0x1fe>
 8003fe8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003fec:	d003      	beq.n	8003ff6 <UART_SetConfig+0x1f2>
 8003fee:	e00b      	b.n	8004008 <UART_SetConfig+0x204>
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	77fb      	strb	r3, [r7, #31]
 8003ff4:	e00e      	b.n	8004014 <UART_SetConfig+0x210>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	77fb      	strb	r3, [r7, #31]
 8003ffa:	e00b      	b.n	8004014 <UART_SetConfig+0x210>
 8003ffc:	2304      	movs	r3, #4
 8003ffe:	77fb      	strb	r3, [r7, #31]
 8004000:	e008      	b.n	8004014 <UART_SetConfig+0x210>
 8004002:	2308      	movs	r3, #8
 8004004:	77fb      	strb	r3, [r7, #31]
 8004006:	e005      	b.n	8004014 <UART_SetConfig+0x210>
 8004008:	2310      	movs	r3, #16
 800400a:	77fb      	strb	r3, [r7, #31]
 800400c:	bf00      	nop
 800400e:	e001      	b.n	8004014 <UART_SetConfig+0x210>
 8004010:	2310      	movs	r3, #16
 8004012:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800401c:	f040 8090 	bne.w	8004140 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8004020:	7ffb      	ldrb	r3, [r7, #31]
 8004022:	2b08      	cmp	r3, #8
 8004024:	d86c      	bhi.n	8004100 <UART_SetConfig+0x2fc>
 8004026:	a201      	add	r2, pc, #4	; (adr r2, 800402c <UART_SetConfig+0x228>)
 8004028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402c:	08004051 	.word	0x08004051
 8004030:	08004071 	.word	0x08004071
 8004034:	08004091 	.word	0x08004091
 8004038:	08004101 	.word	0x08004101
 800403c:	080040ad 	.word	0x080040ad
 8004040:	08004101 	.word	0x08004101
 8004044:	08004101 	.word	0x08004101
 8004048:	08004101 	.word	0x08004101
 800404c:	080040cd 	.word	0x080040cd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004050:	f7ff fb94 	bl	800377c <HAL_RCC_GetPCLK1Freq>
 8004054:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	005a      	lsls	r2, r3, #1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	085b      	lsrs	r3, r3, #1
 8004060:	441a      	add	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	fbb2 f3f3 	udiv	r3, r2, r3
 800406a:	b29b      	uxth	r3, r3
 800406c:	61bb      	str	r3, [r7, #24]
        break;
 800406e:	e04a      	b.n	8004106 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004070:	f7ff fba6 	bl	80037c0 <HAL_RCC_GetPCLK2Freq>
 8004074:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	005a      	lsls	r2, r3, #1
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	085b      	lsrs	r3, r3, #1
 8004080:	441a      	add	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	b29b      	uxth	r3, r3
 800408c:	61bb      	str	r3, [r7, #24]
        break;
 800408e:	e03a      	b.n	8004106 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	085b      	lsrs	r3, r3, #1
 8004096:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800409a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	6852      	ldr	r2, [r2, #4]
 80040a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	61bb      	str	r3, [r7, #24]
        break;
 80040aa:	e02c      	b.n	8004106 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ac:	f7ff faf0 	bl	8003690 <HAL_RCC_GetSysClockFreq>
 80040b0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	005a      	lsls	r2, r3, #1
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	085b      	lsrs	r3, r3, #1
 80040bc:	441a      	add	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	61bb      	str	r3, [r7, #24]
        break;
 80040ca:	e01c      	b.n	8004106 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	085b      	lsrs	r3, r3, #1
 80040d2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	fbb2 f3f3 	udiv	r3, r2, r3
 80040de:	b29b      	uxth	r3, r3
 80040e0:	61bb      	str	r3, [r7, #24]
        break;
 80040e2:	e010      	b.n	8004106 <UART_SetConfig+0x302>
 80040e4:	efff69f3 	.word	0xefff69f3
 80040e8:	40013800 	.word	0x40013800
 80040ec:	40021000 	.word	0x40021000
 80040f0:	40004400 	.word	0x40004400
 80040f4:	40004800 	.word	0x40004800
 80040f8:	40004c00 	.word	0x40004c00
 80040fc:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	75fb      	strb	r3, [r7, #23]
        break;
 8004104:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	2b0f      	cmp	r3, #15
 800410a:	d916      	bls.n	800413a <UART_SetConfig+0x336>
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004112:	d212      	bcs.n	800413a <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	b29b      	uxth	r3, r3
 8004118:	f023 030f 	bic.w	r3, r3, #15
 800411c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	085b      	lsrs	r3, r3, #1
 8004122:	b29b      	uxth	r3, r3
 8004124:	f003 0307 	and.w	r3, r3, #7
 8004128:	b29a      	uxth	r2, r3
 800412a:	897b      	ldrh	r3, [r7, #10]
 800412c:	4313      	orrs	r3, r2
 800412e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	897a      	ldrh	r2, [r7, #10]
 8004136:	60da      	str	r2, [r3, #12]
 8004138:	e072      	b.n	8004220 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	75fb      	strb	r3, [r7, #23]
 800413e:	e06f      	b.n	8004220 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8004140:	7ffb      	ldrb	r3, [r7, #31]
 8004142:	2b08      	cmp	r3, #8
 8004144:	d85b      	bhi.n	80041fe <UART_SetConfig+0x3fa>
 8004146:	a201      	add	r2, pc, #4	; (adr r2, 800414c <UART_SetConfig+0x348>)
 8004148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414c:	08004171 	.word	0x08004171
 8004150:	0800418f 	.word	0x0800418f
 8004154:	080041ad 	.word	0x080041ad
 8004158:	080041ff 	.word	0x080041ff
 800415c:	080041c9 	.word	0x080041c9
 8004160:	080041ff 	.word	0x080041ff
 8004164:	080041ff 	.word	0x080041ff
 8004168:	080041ff 	.word	0x080041ff
 800416c:	080041e7 	.word	0x080041e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004170:	f7ff fb04 	bl	800377c <HAL_RCC_GetPCLK1Freq>
 8004174:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	085a      	lsrs	r2, r3, #1
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	441a      	add	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	fbb2 f3f3 	udiv	r3, r2, r3
 8004188:	b29b      	uxth	r3, r3
 800418a:	61bb      	str	r3, [r7, #24]
        break;
 800418c:	e03a      	b.n	8004204 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800418e:	f7ff fb17 	bl	80037c0 <HAL_RCC_GetPCLK2Freq>
 8004192:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	085a      	lsrs	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	441a      	add	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	61bb      	str	r3, [r7, #24]
        break;
 80041aa:	e02b      	b.n	8004204 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	085b      	lsrs	r3, r3, #1
 80041b2:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80041b6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6852      	ldr	r2, [r2, #4]
 80041be:	fbb3 f3f2 	udiv	r3, r3, r2
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	61bb      	str	r3, [r7, #24]
        break;
 80041c6:	e01d      	b.n	8004204 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041c8:	f7ff fa62 	bl	8003690 <HAL_RCC_GetSysClockFreq>
 80041cc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	085a      	lsrs	r2, r3, #1
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	441a      	add	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	61bb      	str	r3, [r7, #24]
        break;
 80041e4:	e00e      	b.n	8004204 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	085b      	lsrs	r3, r3, #1
 80041ec:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	61bb      	str	r3, [r7, #24]
        break;
 80041fc:	e002      	b.n	8004204 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	75fb      	strb	r3, [r7, #23]
        break;
 8004202:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	2b0f      	cmp	r3, #15
 8004208:	d908      	bls.n	800421c <UART_SetConfig+0x418>
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004210:	d204      	bcs.n	800421c <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	60da      	str	r2, [r3, #12]
 800421a:	e001      	b.n	8004220 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800422c:	7dfb      	ldrb	r3, [r7, #23]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop

08004238 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d00a      	beq.n	8004262 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00a      	beq.n	8004284 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	f003 0304 	and.w	r3, r3, #4
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00a      	beq.n	80042a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00a      	beq.n	80042c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	f003 0310 	and.w	r3, r3, #16
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00a      	beq.n	80042ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00a      	beq.n	800430c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004314:	2b00      	cmp	r3, #0
 8004316:	d01a      	beq.n	800434e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	430a      	orrs	r2, r1
 800432c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004336:	d10a      	bne.n	800434e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	430a      	orrs	r2, r1
 800434c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00a      	beq.n	8004370 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	605a      	str	r2, [r3, #4]
  }
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af02      	add	r7, sp, #8
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800438a:	f7fd f947 	bl	800161c <HAL_GetTick>
 800438e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	2b08      	cmp	r3, #8
 800439c:	d10e      	bne.n	80043bc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800439e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043a2:	9300      	str	r3, [sp, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f82a 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e020      	b.n	80043fe <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0304 	and.w	r3, r3, #4
 80043c6:	2b04      	cmp	r3, #4
 80043c8:	d10e      	bne.n	80043e8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043ce:	9300      	str	r3, [sp, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f814 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e00a      	b.n	80043fe <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2220      	movs	r2, #32
 80043f2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b084      	sub	sp, #16
 800440a:	af00      	add	r7, sp, #0
 800440c:	60f8      	str	r0, [r7, #12]
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	603b      	str	r3, [r7, #0]
 8004412:	4613      	mov	r3, r2
 8004414:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004416:	e05d      	b.n	80044d4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441e:	d059      	beq.n	80044d4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004420:	f7fd f8fc 	bl	800161c <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	429a      	cmp	r2, r3
 800442e:	d302      	bcc.n	8004436 <UART_WaitOnFlagUntilTimeout+0x30>
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d11b      	bne.n	800446e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004444:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	689a      	ldr	r2, [r3, #8]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0201 	bic.w	r2, r2, #1
 8004454:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2220      	movs	r2, #32
 800445a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2220      	movs	r2, #32
 8004460:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e042      	b.n	80044f4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	d02b      	beq.n	80044d4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004486:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800448a:	d123      	bne.n	80044d4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004494:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044a4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0201 	bic.w	r2, r2, #1
 80044b4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2220      	movs	r2, #32
 80044c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2220      	movs	r2, #32
 80044c6:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e00f      	b.n	80044f4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	69da      	ldr	r2, [r3, #28]
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	4013      	ands	r3, r2
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	bf0c      	ite	eq
 80044e4:	2301      	moveq	r3, #1
 80044e6:	2300      	movne	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	461a      	mov	r2, r3
 80044ec:	79fb      	ldrb	r3, [r7, #7]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d092      	beq.n	8004418 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <__errno>:
 80044fc:	4b01      	ldr	r3, [pc, #4]	; (8004504 <__errno+0x8>)
 80044fe:	6818      	ldr	r0, [r3, #0]
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	2000000c 	.word	0x2000000c

08004508 <__libc_init_array>:
 8004508:	b570      	push	{r4, r5, r6, lr}
 800450a:	4e0d      	ldr	r6, [pc, #52]	; (8004540 <__libc_init_array+0x38>)
 800450c:	4c0d      	ldr	r4, [pc, #52]	; (8004544 <__libc_init_array+0x3c>)
 800450e:	1ba4      	subs	r4, r4, r6
 8004510:	10a4      	asrs	r4, r4, #2
 8004512:	2500      	movs	r5, #0
 8004514:	42a5      	cmp	r5, r4
 8004516:	d109      	bne.n	800452c <__libc_init_array+0x24>
 8004518:	4e0b      	ldr	r6, [pc, #44]	; (8004548 <__libc_init_array+0x40>)
 800451a:	4c0c      	ldr	r4, [pc, #48]	; (800454c <__libc_init_array+0x44>)
 800451c:	f002 f85c 	bl	80065d8 <_init>
 8004520:	1ba4      	subs	r4, r4, r6
 8004522:	10a4      	asrs	r4, r4, #2
 8004524:	2500      	movs	r5, #0
 8004526:	42a5      	cmp	r5, r4
 8004528:	d105      	bne.n	8004536 <__libc_init_array+0x2e>
 800452a:	bd70      	pop	{r4, r5, r6, pc}
 800452c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004530:	4798      	blx	r3
 8004532:	3501      	adds	r5, #1
 8004534:	e7ee      	b.n	8004514 <__libc_init_array+0xc>
 8004536:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800453a:	4798      	blx	r3
 800453c:	3501      	adds	r5, #1
 800453e:	e7f2      	b.n	8004526 <__libc_init_array+0x1e>
 8004540:	080068b0 	.word	0x080068b0
 8004544:	080068b0 	.word	0x080068b0
 8004548:	080068b0 	.word	0x080068b0
 800454c:	080068b4 	.word	0x080068b4

08004550 <malloc>:
 8004550:	4b02      	ldr	r3, [pc, #8]	; (800455c <malloc+0xc>)
 8004552:	4601      	mov	r1, r0
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	f000 b859 	b.w	800460c <_malloc_r>
 800455a:	bf00      	nop
 800455c:	2000000c 	.word	0x2000000c

08004560 <memset>:
 8004560:	4402      	add	r2, r0
 8004562:	4603      	mov	r3, r0
 8004564:	4293      	cmp	r3, r2
 8004566:	d100      	bne.n	800456a <memset+0xa>
 8004568:	4770      	bx	lr
 800456a:	f803 1b01 	strb.w	r1, [r3], #1
 800456e:	e7f9      	b.n	8004564 <memset+0x4>

08004570 <_free_r>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	4605      	mov	r5, r0
 8004574:	2900      	cmp	r1, #0
 8004576:	d045      	beq.n	8004604 <_free_r+0x94>
 8004578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800457c:	1f0c      	subs	r4, r1, #4
 800457e:	2b00      	cmp	r3, #0
 8004580:	bfb8      	it	lt
 8004582:	18e4      	addlt	r4, r4, r3
 8004584:	f001 fb85 	bl	8005c92 <__malloc_lock>
 8004588:	4a1f      	ldr	r2, [pc, #124]	; (8004608 <_free_r+0x98>)
 800458a:	6813      	ldr	r3, [r2, #0]
 800458c:	4610      	mov	r0, r2
 800458e:	b933      	cbnz	r3, 800459e <_free_r+0x2e>
 8004590:	6063      	str	r3, [r4, #4]
 8004592:	6014      	str	r4, [r2, #0]
 8004594:	4628      	mov	r0, r5
 8004596:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800459a:	f001 bb7b 	b.w	8005c94 <__malloc_unlock>
 800459e:	42a3      	cmp	r3, r4
 80045a0:	d90c      	bls.n	80045bc <_free_r+0x4c>
 80045a2:	6821      	ldr	r1, [r4, #0]
 80045a4:	1862      	adds	r2, r4, r1
 80045a6:	4293      	cmp	r3, r2
 80045a8:	bf04      	itt	eq
 80045aa:	681a      	ldreq	r2, [r3, #0]
 80045ac:	685b      	ldreq	r3, [r3, #4]
 80045ae:	6063      	str	r3, [r4, #4]
 80045b0:	bf04      	itt	eq
 80045b2:	1852      	addeq	r2, r2, r1
 80045b4:	6022      	streq	r2, [r4, #0]
 80045b6:	6004      	str	r4, [r0, #0]
 80045b8:	e7ec      	b.n	8004594 <_free_r+0x24>
 80045ba:	4613      	mov	r3, r2
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	b10a      	cbz	r2, 80045c4 <_free_r+0x54>
 80045c0:	42a2      	cmp	r2, r4
 80045c2:	d9fa      	bls.n	80045ba <_free_r+0x4a>
 80045c4:	6819      	ldr	r1, [r3, #0]
 80045c6:	1858      	adds	r0, r3, r1
 80045c8:	42a0      	cmp	r0, r4
 80045ca:	d10b      	bne.n	80045e4 <_free_r+0x74>
 80045cc:	6820      	ldr	r0, [r4, #0]
 80045ce:	4401      	add	r1, r0
 80045d0:	1858      	adds	r0, r3, r1
 80045d2:	4282      	cmp	r2, r0
 80045d4:	6019      	str	r1, [r3, #0]
 80045d6:	d1dd      	bne.n	8004594 <_free_r+0x24>
 80045d8:	6810      	ldr	r0, [r2, #0]
 80045da:	6852      	ldr	r2, [r2, #4]
 80045dc:	605a      	str	r2, [r3, #4]
 80045de:	4401      	add	r1, r0
 80045e0:	6019      	str	r1, [r3, #0]
 80045e2:	e7d7      	b.n	8004594 <_free_r+0x24>
 80045e4:	d902      	bls.n	80045ec <_free_r+0x7c>
 80045e6:	230c      	movs	r3, #12
 80045e8:	602b      	str	r3, [r5, #0]
 80045ea:	e7d3      	b.n	8004594 <_free_r+0x24>
 80045ec:	6820      	ldr	r0, [r4, #0]
 80045ee:	1821      	adds	r1, r4, r0
 80045f0:	428a      	cmp	r2, r1
 80045f2:	bf04      	itt	eq
 80045f4:	6811      	ldreq	r1, [r2, #0]
 80045f6:	6852      	ldreq	r2, [r2, #4]
 80045f8:	6062      	str	r2, [r4, #4]
 80045fa:	bf04      	itt	eq
 80045fc:	1809      	addeq	r1, r1, r0
 80045fe:	6021      	streq	r1, [r4, #0]
 8004600:	605c      	str	r4, [r3, #4]
 8004602:	e7c7      	b.n	8004594 <_free_r+0x24>
 8004604:	bd38      	pop	{r3, r4, r5, pc}
 8004606:	bf00      	nop
 8004608:	20000200 	.word	0x20000200

0800460c <_malloc_r>:
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	1ccd      	adds	r5, r1, #3
 8004610:	f025 0503 	bic.w	r5, r5, #3
 8004614:	3508      	adds	r5, #8
 8004616:	2d0c      	cmp	r5, #12
 8004618:	bf38      	it	cc
 800461a:	250c      	movcc	r5, #12
 800461c:	2d00      	cmp	r5, #0
 800461e:	4606      	mov	r6, r0
 8004620:	db01      	blt.n	8004626 <_malloc_r+0x1a>
 8004622:	42a9      	cmp	r1, r5
 8004624:	d903      	bls.n	800462e <_malloc_r+0x22>
 8004626:	230c      	movs	r3, #12
 8004628:	6033      	str	r3, [r6, #0]
 800462a:	2000      	movs	r0, #0
 800462c:	bd70      	pop	{r4, r5, r6, pc}
 800462e:	f001 fb30 	bl	8005c92 <__malloc_lock>
 8004632:	4a21      	ldr	r2, [pc, #132]	; (80046b8 <_malloc_r+0xac>)
 8004634:	6814      	ldr	r4, [r2, #0]
 8004636:	4621      	mov	r1, r4
 8004638:	b991      	cbnz	r1, 8004660 <_malloc_r+0x54>
 800463a:	4c20      	ldr	r4, [pc, #128]	; (80046bc <_malloc_r+0xb0>)
 800463c:	6823      	ldr	r3, [r4, #0]
 800463e:	b91b      	cbnz	r3, 8004648 <_malloc_r+0x3c>
 8004640:	4630      	mov	r0, r6
 8004642:	f000 fc99 	bl	8004f78 <_sbrk_r>
 8004646:	6020      	str	r0, [r4, #0]
 8004648:	4629      	mov	r1, r5
 800464a:	4630      	mov	r0, r6
 800464c:	f000 fc94 	bl	8004f78 <_sbrk_r>
 8004650:	1c43      	adds	r3, r0, #1
 8004652:	d124      	bne.n	800469e <_malloc_r+0x92>
 8004654:	230c      	movs	r3, #12
 8004656:	6033      	str	r3, [r6, #0]
 8004658:	4630      	mov	r0, r6
 800465a:	f001 fb1b 	bl	8005c94 <__malloc_unlock>
 800465e:	e7e4      	b.n	800462a <_malloc_r+0x1e>
 8004660:	680b      	ldr	r3, [r1, #0]
 8004662:	1b5b      	subs	r3, r3, r5
 8004664:	d418      	bmi.n	8004698 <_malloc_r+0x8c>
 8004666:	2b0b      	cmp	r3, #11
 8004668:	d90f      	bls.n	800468a <_malloc_r+0x7e>
 800466a:	600b      	str	r3, [r1, #0]
 800466c:	50cd      	str	r5, [r1, r3]
 800466e:	18cc      	adds	r4, r1, r3
 8004670:	4630      	mov	r0, r6
 8004672:	f001 fb0f 	bl	8005c94 <__malloc_unlock>
 8004676:	f104 000b 	add.w	r0, r4, #11
 800467a:	1d23      	adds	r3, r4, #4
 800467c:	f020 0007 	bic.w	r0, r0, #7
 8004680:	1ac3      	subs	r3, r0, r3
 8004682:	d0d3      	beq.n	800462c <_malloc_r+0x20>
 8004684:	425a      	negs	r2, r3
 8004686:	50e2      	str	r2, [r4, r3]
 8004688:	e7d0      	b.n	800462c <_malloc_r+0x20>
 800468a:	428c      	cmp	r4, r1
 800468c:	684b      	ldr	r3, [r1, #4]
 800468e:	bf16      	itet	ne
 8004690:	6063      	strne	r3, [r4, #4]
 8004692:	6013      	streq	r3, [r2, #0]
 8004694:	460c      	movne	r4, r1
 8004696:	e7eb      	b.n	8004670 <_malloc_r+0x64>
 8004698:	460c      	mov	r4, r1
 800469a:	6849      	ldr	r1, [r1, #4]
 800469c:	e7cc      	b.n	8004638 <_malloc_r+0x2c>
 800469e:	1cc4      	adds	r4, r0, #3
 80046a0:	f024 0403 	bic.w	r4, r4, #3
 80046a4:	42a0      	cmp	r0, r4
 80046a6:	d005      	beq.n	80046b4 <_malloc_r+0xa8>
 80046a8:	1a21      	subs	r1, r4, r0
 80046aa:	4630      	mov	r0, r6
 80046ac:	f000 fc64 	bl	8004f78 <_sbrk_r>
 80046b0:	3001      	adds	r0, #1
 80046b2:	d0cf      	beq.n	8004654 <_malloc_r+0x48>
 80046b4:	6025      	str	r5, [r4, #0]
 80046b6:	e7db      	b.n	8004670 <_malloc_r+0x64>
 80046b8:	20000200 	.word	0x20000200
 80046bc:	20000204 	.word	0x20000204

080046c0 <__cvt>:
 80046c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046c4:	ec55 4b10 	vmov	r4, r5, d0
 80046c8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80046ca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80046ce:	2d00      	cmp	r5, #0
 80046d0:	460e      	mov	r6, r1
 80046d2:	4691      	mov	r9, r2
 80046d4:	4619      	mov	r1, r3
 80046d6:	bfb8      	it	lt
 80046d8:	4622      	movlt	r2, r4
 80046da:	462b      	mov	r3, r5
 80046dc:	f027 0720 	bic.w	r7, r7, #32
 80046e0:	bfbb      	ittet	lt
 80046e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80046e6:	461d      	movlt	r5, r3
 80046e8:	2300      	movge	r3, #0
 80046ea:	232d      	movlt	r3, #45	; 0x2d
 80046ec:	bfb8      	it	lt
 80046ee:	4614      	movlt	r4, r2
 80046f0:	2f46      	cmp	r7, #70	; 0x46
 80046f2:	700b      	strb	r3, [r1, #0]
 80046f4:	d004      	beq.n	8004700 <__cvt+0x40>
 80046f6:	2f45      	cmp	r7, #69	; 0x45
 80046f8:	d100      	bne.n	80046fc <__cvt+0x3c>
 80046fa:	3601      	adds	r6, #1
 80046fc:	2102      	movs	r1, #2
 80046fe:	e000      	b.n	8004702 <__cvt+0x42>
 8004700:	2103      	movs	r1, #3
 8004702:	ab03      	add	r3, sp, #12
 8004704:	9301      	str	r3, [sp, #4]
 8004706:	ab02      	add	r3, sp, #8
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	4632      	mov	r2, r6
 800470c:	4653      	mov	r3, sl
 800470e:	ec45 4b10 	vmov	d0, r4, r5
 8004712:	f000 fced 	bl	80050f0 <_dtoa_r>
 8004716:	2f47      	cmp	r7, #71	; 0x47
 8004718:	4680      	mov	r8, r0
 800471a:	d102      	bne.n	8004722 <__cvt+0x62>
 800471c:	f019 0f01 	tst.w	r9, #1
 8004720:	d026      	beq.n	8004770 <__cvt+0xb0>
 8004722:	2f46      	cmp	r7, #70	; 0x46
 8004724:	eb08 0906 	add.w	r9, r8, r6
 8004728:	d111      	bne.n	800474e <__cvt+0x8e>
 800472a:	f898 3000 	ldrb.w	r3, [r8]
 800472e:	2b30      	cmp	r3, #48	; 0x30
 8004730:	d10a      	bne.n	8004748 <__cvt+0x88>
 8004732:	2200      	movs	r2, #0
 8004734:	2300      	movs	r3, #0
 8004736:	4620      	mov	r0, r4
 8004738:	4629      	mov	r1, r5
 800473a:	f7fc f9cd 	bl	8000ad8 <__aeabi_dcmpeq>
 800473e:	b918      	cbnz	r0, 8004748 <__cvt+0x88>
 8004740:	f1c6 0601 	rsb	r6, r6, #1
 8004744:	f8ca 6000 	str.w	r6, [sl]
 8004748:	f8da 3000 	ldr.w	r3, [sl]
 800474c:	4499      	add	r9, r3
 800474e:	2200      	movs	r2, #0
 8004750:	2300      	movs	r3, #0
 8004752:	4620      	mov	r0, r4
 8004754:	4629      	mov	r1, r5
 8004756:	f7fc f9bf 	bl	8000ad8 <__aeabi_dcmpeq>
 800475a:	b938      	cbnz	r0, 800476c <__cvt+0xac>
 800475c:	2230      	movs	r2, #48	; 0x30
 800475e:	9b03      	ldr	r3, [sp, #12]
 8004760:	454b      	cmp	r3, r9
 8004762:	d205      	bcs.n	8004770 <__cvt+0xb0>
 8004764:	1c59      	adds	r1, r3, #1
 8004766:	9103      	str	r1, [sp, #12]
 8004768:	701a      	strb	r2, [r3, #0]
 800476a:	e7f8      	b.n	800475e <__cvt+0x9e>
 800476c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004770:	9b03      	ldr	r3, [sp, #12]
 8004772:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004774:	eba3 0308 	sub.w	r3, r3, r8
 8004778:	4640      	mov	r0, r8
 800477a:	6013      	str	r3, [r2, #0]
 800477c:	b004      	add	sp, #16
 800477e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004782 <__exponent>:
 8004782:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004784:	2900      	cmp	r1, #0
 8004786:	4604      	mov	r4, r0
 8004788:	bfba      	itte	lt
 800478a:	4249      	neglt	r1, r1
 800478c:	232d      	movlt	r3, #45	; 0x2d
 800478e:	232b      	movge	r3, #43	; 0x2b
 8004790:	2909      	cmp	r1, #9
 8004792:	f804 2b02 	strb.w	r2, [r4], #2
 8004796:	7043      	strb	r3, [r0, #1]
 8004798:	dd20      	ble.n	80047dc <__exponent+0x5a>
 800479a:	f10d 0307 	add.w	r3, sp, #7
 800479e:	461f      	mov	r7, r3
 80047a0:	260a      	movs	r6, #10
 80047a2:	fb91 f5f6 	sdiv	r5, r1, r6
 80047a6:	fb06 1115 	mls	r1, r6, r5, r1
 80047aa:	3130      	adds	r1, #48	; 0x30
 80047ac:	2d09      	cmp	r5, #9
 80047ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80047b2:	f103 32ff 	add.w	r2, r3, #4294967295
 80047b6:	4629      	mov	r1, r5
 80047b8:	dc09      	bgt.n	80047ce <__exponent+0x4c>
 80047ba:	3130      	adds	r1, #48	; 0x30
 80047bc:	3b02      	subs	r3, #2
 80047be:	f802 1c01 	strb.w	r1, [r2, #-1]
 80047c2:	42bb      	cmp	r3, r7
 80047c4:	4622      	mov	r2, r4
 80047c6:	d304      	bcc.n	80047d2 <__exponent+0x50>
 80047c8:	1a10      	subs	r0, r2, r0
 80047ca:	b003      	add	sp, #12
 80047cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047ce:	4613      	mov	r3, r2
 80047d0:	e7e7      	b.n	80047a2 <__exponent+0x20>
 80047d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047d6:	f804 2b01 	strb.w	r2, [r4], #1
 80047da:	e7f2      	b.n	80047c2 <__exponent+0x40>
 80047dc:	2330      	movs	r3, #48	; 0x30
 80047de:	4419      	add	r1, r3
 80047e0:	7083      	strb	r3, [r0, #2]
 80047e2:	1d02      	adds	r2, r0, #4
 80047e4:	70c1      	strb	r1, [r0, #3]
 80047e6:	e7ef      	b.n	80047c8 <__exponent+0x46>

080047e8 <_printf_float>:
 80047e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ec:	b08d      	sub	sp, #52	; 0x34
 80047ee:	460c      	mov	r4, r1
 80047f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80047f4:	4616      	mov	r6, r2
 80047f6:	461f      	mov	r7, r3
 80047f8:	4605      	mov	r5, r0
 80047fa:	f001 fa31 	bl	8005c60 <_localeconv_r>
 80047fe:	6803      	ldr	r3, [r0, #0]
 8004800:	9304      	str	r3, [sp, #16]
 8004802:	4618      	mov	r0, r3
 8004804:	f7fb fcec 	bl	80001e0 <strlen>
 8004808:	2300      	movs	r3, #0
 800480a:	930a      	str	r3, [sp, #40]	; 0x28
 800480c:	f8d8 3000 	ldr.w	r3, [r8]
 8004810:	9005      	str	r0, [sp, #20]
 8004812:	3307      	adds	r3, #7
 8004814:	f023 0307 	bic.w	r3, r3, #7
 8004818:	f103 0208 	add.w	r2, r3, #8
 800481c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004820:	f8d4 b000 	ldr.w	fp, [r4]
 8004824:	f8c8 2000 	str.w	r2, [r8]
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004830:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004834:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004838:	9307      	str	r3, [sp, #28]
 800483a:	f8cd 8018 	str.w	r8, [sp, #24]
 800483e:	f04f 32ff 	mov.w	r2, #4294967295
 8004842:	4ba7      	ldr	r3, [pc, #668]	; (8004ae0 <_printf_float+0x2f8>)
 8004844:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004848:	f7fc f978 	bl	8000b3c <__aeabi_dcmpun>
 800484c:	bb70      	cbnz	r0, 80048ac <_printf_float+0xc4>
 800484e:	f04f 32ff 	mov.w	r2, #4294967295
 8004852:	4ba3      	ldr	r3, [pc, #652]	; (8004ae0 <_printf_float+0x2f8>)
 8004854:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004858:	f7fc f952 	bl	8000b00 <__aeabi_dcmple>
 800485c:	bb30      	cbnz	r0, 80048ac <_printf_float+0xc4>
 800485e:	2200      	movs	r2, #0
 8004860:	2300      	movs	r3, #0
 8004862:	4640      	mov	r0, r8
 8004864:	4649      	mov	r1, r9
 8004866:	f7fc f941 	bl	8000aec <__aeabi_dcmplt>
 800486a:	b110      	cbz	r0, 8004872 <_printf_float+0x8a>
 800486c:	232d      	movs	r3, #45	; 0x2d
 800486e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004872:	4a9c      	ldr	r2, [pc, #624]	; (8004ae4 <_printf_float+0x2fc>)
 8004874:	4b9c      	ldr	r3, [pc, #624]	; (8004ae8 <_printf_float+0x300>)
 8004876:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800487a:	bf8c      	ite	hi
 800487c:	4690      	movhi	r8, r2
 800487e:	4698      	movls	r8, r3
 8004880:	2303      	movs	r3, #3
 8004882:	f02b 0204 	bic.w	r2, fp, #4
 8004886:	6123      	str	r3, [r4, #16]
 8004888:	6022      	str	r2, [r4, #0]
 800488a:	f04f 0900 	mov.w	r9, #0
 800488e:	9700      	str	r7, [sp, #0]
 8004890:	4633      	mov	r3, r6
 8004892:	aa0b      	add	r2, sp, #44	; 0x2c
 8004894:	4621      	mov	r1, r4
 8004896:	4628      	mov	r0, r5
 8004898:	f000 f9e6 	bl	8004c68 <_printf_common>
 800489c:	3001      	adds	r0, #1
 800489e:	f040 808d 	bne.w	80049bc <_printf_float+0x1d4>
 80048a2:	f04f 30ff 	mov.w	r0, #4294967295
 80048a6:	b00d      	add	sp, #52	; 0x34
 80048a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ac:	4642      	mov	r2, r8
 80048ae:	464b      	mov	r3, r9
 80048b0:	4640      	mov	r0, r8
 80048b2:	4649      	mov	r1, r9
 80048b4:	f7fc f942 	bl	8000b3c <__aeabi_dcmpun>
 80048b8:	b110      	cbz	r0, 80048c0 <_printf_float+0xd8>
 80048ba:	4a8c      	ldr	r2, [pc, #560]	; (8004aec <_printf_float+0x304>)
 80048bc:	4b8c      	ldr	r3, [pc, #560]	; (8004af0 <_printf_float+0x308>)
 80048be:	e7da      	b.n	8004876 <_printf_float+0x8e>
 80048c0:	6861      	ldr	r1, [r4, #4]
 80048c2:	1c4b      	adds	r3, r1, #1
 80048c4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80048c8:	a80a      	add	r0, sp, #40	; 0x28
 80048ca:	d13e      	bne.n	800494a <_printf_float+0x162>
 80048cc:	2306      	movs	r3, #6
 80048ce:	6063      	str	r3, [r4, #4]
 80048d0:	2300      	movs	r3, #0
 80048d2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80048d6:	ab09      	add	r3, sp, #36	; 0x24
 80048d8:	9300      	str	r3, [sp, #0]
 80048da:	ec49 8b10 	vmov	d0, r8, r9
 80048de:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80048e2:	6022      	str	r2, [r4, #0]
 80048e4:	f8cd a004 	str.w	sl, [sp, #4]
 80048e8:	6861      	ldr	r1, [r4, #4]
 80048ea:	4628      	mov	r0, r5
 80048ec:	f7ff fee8 	bl	80046c0 <__cvt>
 80048f0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80048f4:	2b47      	cmp	r3, #71	; 0x47
 80048f6:	4680      	mov	r8, r0
 80048f8:	d109      	bne.n	800490e <_printf_float+0x126>
 80048fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048fc:	1cd8      	adds	r0, r3, #3
 80048fe:	db02      	blt.n	8004906 <_printf_float+0x11e>
 8004900:	6862      	ldr	r2, [r4, #4]
 8004902:	4293      	cmp	r3, r2
 8004904:	dd47      	ble.n	8004996 <_printf_float+0x1ae>
 8004906:	f1aa 0a02 	sub.w	sl, sl, #2
 800490a:	fa5f fa8a 	uxtb.w	sl, sl
 800490e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004912:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004914:	d824      	bhi.n	8004960 <_printf_float+0x178>
 8004916:	3901      	subs	r1, #1
 8004918:	4652      	mov	r2, sl
 800491a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800491e:	9109      	str	r1, [sp, #36]	; 0x24
 8004920:	f7ff ff2f 	bl	8004782 <__exponent>
 8004924:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004926:	1813      	adds	r3, r2, r0
 8004928:	2a01      	cmp	r2, #1
 800492a:	4681      	mov	r9, r0
 800492c:	6123      	str	r3, [r4, #16]
 800492e:	dc02      	bgt.n	8004936 <_printf_float+0x14e>
 8004930:	6822      	ldr	r2, [r4, #0]
 8004932:	07d1      	lsls	r1, r2, #31
 8004934:	d501      	bpl.n	800493a <_printf_float+0x152>
 8004936:	3301      	adds	r3, #1
 8004938:	6123      	str	r3, [r4, #16]
 800493a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800493e:	2b00      	cmp	r3, #0
 8004940:	d0a5      	beq.n	800488e <_printf_float+0xa6>
 8004942:	232d      	movs	r3, #45	; 0x2d
 8004944:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004948:	e7a1      	b.n	800488e <_printf_float+0xa6>
 800494a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800494e:	f000 8177 	beq.w	8004c40 <_printf_float+0x458>
 8004952:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004956:	d1bb      	bne.n	80048d0 <_printf_float+0xe8>
 8004958:	2900      	cmp	r1, #0
 800495a:	d1b9      	bne.n	80048d0 <_printf_float+0xe8>
 800495c:	2301      	movs	r3, #1
 800495e:	e7b6      	b.n	80048ce <_printf_float+0xe6>
 8004960:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004964:	d119      	bne.n	800499a <_printf_float+0x1b2>
 8004966:	2900      	cmp	r1, #0
 8004968:	6863      	ldr	r3, [r4, #4]
 800496a:	dd0c      	ble.n	8004986 <_printf_float+0x19e>
 800496c:	6121      	str	r1, [r4, #16]
 800496e:	b913      	cbnz	r3, 8004976 <_printf_float+0x18e>
 8004970:	6822      	ldr	r2, [r4, #0]
 8004972:	07d2      	lsls	r2, r2, #31
 8004974:	d502      	bpl.n	800497c <_printf_float+0x194>
 8004976:	3301      	adds	r3, #1
 8004978:	440b      	add	r3, r1
 800497a:	6123      	str	r3, [r4, #16]
 800497c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800497e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004980:	f04f 0900 	mov.w	r9, #0
 8004984:	e7d9      	b.n	800493a <_printf_float+0x152>
 8004986:	b913      	cbnz	r3, 800498e <_printf_float+0x1a6>
 8004988:	6822      	ldr	r2, [r4, #0]
 800498a:	07d0      	lsls	r0, r2, #31
 800498c:	d501      	bpl.n	8004992 <_printf_float+0x1aa>
 800498e:	3302      	adds	r3, #2
 8004990:	e7f3      	b.n	800497a <_printf_float+0x192>
 8004992:	2301      	movs	r3, #1
 8004994:	e7f1      	b.n	800497a <_printf_float+0x192>
 8004996:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800499a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800499e:	4293      	cmp	r3, r2
 80049a0:	db05      	blt.n	80049ae <_printf_float+0x1c6>
 80049a2:	6822      	ldr	r2, [r4, #0]
 80049a4:	6123      	str	r3, [r4, #16]
 80049a6:	07d1      	lsls	r1, r2, #31
 80049a8:	d5e8      	bpl.n	800497c <_printf_float+0x194>
 80049aa:	3301      	adds	r3, #1
 80049ac:	e7e5      	b.n	800497a <_printf_float+0x192>
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	bfd4      	ite	le
 80049b2:	f1c3 0302 	rsble	r3, r3, #2
 80049b6:	2301      	movgt	r3, #1
 80049b8:	4413      	add	r3, r2
 80049ba:	e7de      	b.n	800497a <_printf_float+0x192>
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	055a      	lsls	r2, r3, #21
 80049c0:	d407      	bmi.n	80049d2 <_printf_float+0x1ea>
 80049c2:	6923      	ldr	r3, [r4, #16]
 80049c4:	4642      	mov	r2, r8
 80049c6:	4631      	mov	r1, r6
 80049c8:	4628      	mov	r0, r5
 80049ca:	47b8      	blx	r7
 80049cc:	3001      	adds	r0, #1
 80049ce:	d12b      	bne.n	8004a28 <_printf_float+0x240>
 80049d0:	e767      	b.n	80048a2 <_printf_float+0xba>
 80049d2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80049d6:	f240 80dc 	bls.w	8004b92 <_printf_float+0x3aa>
 80049da:	2200      	movs	r2, #0
 80049dc:	2300      	movs	r3, #0
 80049de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80049e2:	f7fc f879 	bl	8000ad8 <__aeabi_dcmpeq>
 80049e6:	2800      	cmp	r0, #0
 80049e8:	d033      	beq.n	8004a52 <_printf_float+0x26a>
 80049ea:	2301      	movs	r3, #1
 80049ec:	4a41      	ldr	r2, [pc, #260]	; (8004af4 <_printf_float+0x30c>)
 80049ee:	4631      	mov	r1, r6
 80049f0:	4628      	mov	r0, r5
 80049f2:	47b8      	blx	r7
 80049f4:	3001      	adds	r0, #1
 80049f6:	f43f af54 	beq.w	80048a2 <_printf_float+0xba>
 80049fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049fe:	429a      	cmp	r2, r3
 8004a00:	db02      	blt.n	8004a08 <_printf_float+0x220>
 8004a02:	6823      	ldr	r3, [r4, #0]
 8004a04:	07d8      	lsls	r0, r3, #31
 8004a06:	d50f      	bpl.n	8004a28 <_printf_float+0x240>
 8004a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a0c:	4631      	mov	r1, r6
 8004a0e:	4628      	mov	r0, r5
 8004a10:	47b8      	blx	r7
 8004a12:	3001      	adds	r0, #1
 8004a14:	f43f af45 	beq.w	80048a2 <_printf_float+0xba>
 8004a18:	f04f 0800 	mov.w	r8, #0
 8004a1c:	f104 091a 	add.w	r9, r4, #26
 8004a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a22:	3b01      	subs	r3, #1
 8004a24:	4543      	cmp	r3, r8
 8004a26:	dc09      	bgt.n	8004a3c <_printf_float+0x254>
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	079b      	lsls	r3, r3, #30
 8004a2c:	f100 8103 	bmi.w	8004c36 <_printf_float+0x44e>
 8004a30:	68e0      	ldr	r0, [r4, #12]
 8004a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a34:	4298      	cmp	r0, r3
 8004a36:	bfb8      	it	lt
 8004a38:	4618      	movlt	r0, r3
 8004a3a:	e734      	b.n	80048a6 <_printf_float+0xbe>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	464a      	mov	r2, r9
 8004a40:	4631      	mov	r1, r6
 8004a42:	4628      	mov	r0, r5
 8004a44:	47b8      	blx	r7
 8004a46:	3001      	adds	r0, #1
 8004a48:	f43f af2b 	beq.w	80048a2 <_printf_float+0xba>
 8004a4c:	f108 0801 	add.w	r8, r8, #1
 8004a50:	e7e6      	b.n	8004a20 <_printf_float+0x238>
 8004a52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	dc2b      	bgt.n	8004ab0 <_printf_float+0x2c8>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	4a26      	ldr	r2, [pc, #152]	; (8004af4 <_printf_float+0x30c>)
 8004a5c:	4631      	mov	r1, r6
 8004a5e:	4628      	mov	r0, r5
 8004a60:	47b8      	blx	r7
 8004a62:	3001      	adds	r0, #1
 8004a64:	f43f af1d 	beq.w	80048a2 <_printf_float+0xba>
 8004a68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a6a:	b923      	cbnz	r3, 8004a76 <_printf_float+0x28e>
 8004a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a6e:	b913      	cbnz	r3, 8004a76 <_printf_float+0x28e>
 8004a70:	6823      	ldr	r3, [r4, #0]
 8004a72:	07d9      	lsls	r1, r3, #31
 8004a74:	d5d8      	bpl.n	8004a28 <_printf_float+0x240>
 8004a76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a7a:	4631      	mov	r1, r6
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	47b8      	blx	r7
 8004a80:	3001      	adds	r0, #1
 8004a82:	f43f af0e 	beq.w	80048a2 <_printf_float+0xba>
 8004a86:	f04f 0900 	mov.w	r9, #0
 8004a8a:	f104 0a1a 	add.w	sl, r4, #26
 8004a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a90:	425b      	negs	r3, r3
 8004a92:	454b      	cmp	r3, r9
 8004a94:	dc01      	bgt.n	8004a9a <_printf_float+0x2b2>
 8004a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a98:	e794      	b.n	80049c4 <_printf_float+0x1dc>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	4652      	mov	r2, sl
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	47b8      	blx	r7
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	f43f aefc 	beq.w	80048a2 <_printf_float+0xba>
 8004aaa:	f109 0901 	add.w	r9, r9, #1
 8004aae:	e7ee      	b.n	8004a8e <_printf_float+0x2a6>
 8004ab0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ab2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	bfa8      	it	ge
 8004ab8:	461a      	movge	r2, r3
 8004aba:	2a00      	cmp	r2, #0
 8004abc:	4691      	mov	r9, r2
 8004abe:	dd07      	ble.n	8004ad0 <_printf_float+0x2e8>
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	4631      	mov	r1, r6
 8004ac4:	4642      	mov	r2, r8
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	47b8      	blx	r7
 8004aca:	3001      	adds	r0, #1
 8004acc:	f43f aee9 	beq.w	80048a2 <_printf_float+0xba>
 8004ad0:	f104 031a 	add.w	r3, r4, #26
 8004ad4:	f04f 0b00 	mov.w	fp, #0
 8004ad8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004adc:	9306      	str	r3, [sp, #24]
 8004ade:	e015      	b.n	8004b0c <_printf_float+0x324>
 8004ae0:	7fefffff 	.word	0x7fefffff
 8004ae4:	08006654 	.word	0x08006654
 8004ae8:	08006650 	.word	0x08006650
 8004aec:	0800665c 	.word	0x0800665c
 8004af0:	08006658 	.word	0x08006658
 8004af4:	08006660 	.word	0x08006660
 8004af8:	2301      	movs	r3, #1
 8004afa:	9a06      	ldr	r2, [sp, #24]
 8004afc:	4631      	mov	r1, r6
 8004afe:	4628      	mov	r0, r5
 8004b00:	47b8      	blx	r7
 8004b02:	3001      	adds	r0, #1
 8004b04:	f43f aecd 	beq.w	80048a2 <_printf_float+0xba>
 8004b08:	f10b 0b01 	add.w	fp, fp, #1
 8004b0c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004b10:	ebaa 0309 	sub.w	r3, sl, r9
 8004b14:	455b      	cmp	r3, fp
 8004b16:	dcef      	bgt.n	8004af8 <_printf_float+0x310>
 8004b18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	44d0      	add	r8, sl
 8004b20:	db15      	blt.n	8004b4e <_printf_float+0x366>
 8004b22:	6823      	ldr	r3, [r4, #0]
 8004b24:	07da      	lsls	r2, r3, #31
 8004b26:	d412      	bmi.n	8004b4e <_printf_float+0x366>
 8004b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b2a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b2c:	eba3 020a 	sub.w	r2, r3, sl
 8004b30:	eba3 0a01 	sub.w	sl, r3, r1
 8004b34:	4592      	cmp	sl, r2
 8004b36:	bfa8      	it	ge
 8004b38:	4692      	movge	sl, r2
 8004b3a:	f1ba 0f00 	cmp.w	sl, #0
 8004b3e:	dc0e      	bgt.n	8004b5e <_printf_float+0x376>
 8004b40:	f04f 0800 	mov.w	r8, #0
 8004b44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004b48:	f104 091a 	add.w	r9, r4, #26
 8004b4c:	e019      	b.n	8004b82 <_printf_float+0x39a>
 8004b4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b52:	4631      	mov	r1, r6
 8004b54:	4628      	mov	r0, r5
 8004b56:	47b8      	blx	r7
 8004b58:	3001      	adds	r0, #1
 8004b5a:	d1e5      	bne.n	8004b28 <_printf_float+0x340>
 8004b5c:	e6a1      	b.n	80048a2 <_printf_float+0xba>
 8004b5e:	4653      	mov	r3, sl
 8004b60:	4642      	mov	r2, r8
 8004b62:	4631      	mov	r1, r6
 8004b64:	4628      	mov	r0, r5
 8004b66:	47b8      	blx	r7
 8004b68:	3001      	adds	r0, #1
 8004b6a:	d1e9      	bne.n	8004b40 <_printf_float+0x358>
 8004b6c:	e699      	b.n	80048a2 <_printf_float+0xba>
 8004b6e:	2301      	movs	r3, #1
 8004b70:	464a      	mov	r2, r9
 8004b72:	4631      	mov	r1, r6
 8004b74:	4628      	mov	r0, r5
 8004b76:	47b8      	blx	r7
 8004b78:	3001      	adds	r0, #1
 8004b7a:	f43f ae92 	beq.w	80048a2 <_printf_float+0xba>
 8004b7e:	f108 0801 	add.w	r8, r8, #1
 8004b82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b86:	1a9b      	subs	r3, r3, r2
 8004b88:	eba3 030a 	sub.w	r3, r3, sl
 8004b8c:	4543      	cmp	r3, r8
 8004b8e:	dcee      	bgt.n	8004b6e <_printf_float+0x386>
 8004b90:	e74a      	b.n	8004a28 <_printf_float+0x240>
 8004b92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b94:	2a01      	cmp	r2, #1
 8004b96:	dc01      	bgt.n	8004b9c <_printf_float+0x3b4>
 8004b98:	07db      	lsls	r3, r3, #31
 8004b9a:	d53a      	bpl.n	8004c12 <_printf_float+0x42a>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	4642      	mov	r2, r8
 8004ba0:	4631      	mov	r1, r6
 8004ba2:	4628      	mov	r0, r5
 8004ba4:	47b8      	blx	r7
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	f43f ae7b 	beq.w	80048a2 <_printf_float+0xba>
 8004bac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bb0:	4631      	mov	r1, r6
 8004bb2:	4628      	mov	r0, r5
 8004bb4:	47b8      	blx	r7
 8004bb6:	3001      	adds	r0, #1
 8004bb8:	f108 0801 	add.w	r8, r8, #1
 8004bbc:	f43f ae71 	beq.w	80048a2 <_printf_float+0xba>
 8004bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f103 3aff 	add.w	sl, r3, #4294967295
 8004bc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004bcc:	2300      	movs	r3, #0
 8004bce:	f7fb ff83 	bl	8000ad8 <__aeabi_dcmpeq>
 8004bd2:	b9c8      	cbnz	r0, 8004c08 <_printf_float+0x420>
 8004bd4:	4653      	mov	r3, sl
 8004bd6:	4642      	mov	r2, r8
 8004bd8:	4631      	mov	r1, r6
 8004bda:	4628      	mov	r0, r5
 8004bdc:	47b8      	blx	r7
 8004bde:	3001      	adds	r0, #1
 8004be0:	d10e      	bne.n	8004c00 <_printf_float+0x418>
 8004be2:	e65e      	b.n	80048a2 <_printf_float+0xba>
 8004be4:	2301      	movs	r3, #1
 8004be6:	4652      	mov	r2, sl
 8004be8:	4631      	mov	r1, r6
 8004bea:	4628      	mov	r0, r5
 8004bec:	47b8      	blx	r7
 8004bee:	3001      	adds	r0, #1
 8004bf0:	f43f ae57 	beq.w	80048a2 <_printf_float+0xba>
 8004bf4:	f108 0801 	add.w	r8, r8, #1
 8004bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	4543      	cmp	r3, r8
 8004bfe:	dcf1      	bgt.n	8004be4 <_printf_float+0x3fc>
 8004c00:	464b      	mov	r3, r9
 8004c02:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c06:	e6de      	b.n	80049c6 <_printf_float+0x1de>
 8004c08:	f04f 0800 	mov.w	r8, #0
 8004c0c:	f104 0a1a 	add.w	sl, r4, #26
 8004c10:	e7f2      	b.n	8004bf8 <_printf_float+0x410>
 8004c12:	2301      	movs	r3, #1
 8004c14:	e7df      	b.n	8004bd6 <_printf_float+0x3ee>
 8004c16:	2301      	movs	r3, #1
 8004c18:	464a      	mov	r2, r9
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	f43f ae3e 	beq.w	80048a2 <_printf_float+0xba>
 8004c26:	f108 0801 	add.w	r8, r8, #1
 8004c2a:	68e3      	ldr	r3, [r4, #12]
 8004c2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	4543      	cmp	r3, r8
 8004c32:	dcf0      	bgt.n	8004c16 <_printf_float+0x42e>
 8004c34:	e6fc      	b.n	8004a30 <_printf_float+0x248>
 8004c36:	f04f 0800 	mov.w	r8, #0
 8004c3a:	f104 0919 	add.w	r9, r4, #25
 8004c3e:	e7f4      	b.n	8004c2a <_printf_float+0x442>
 8004c40:	2900      	cmp	r1, #0
 8004c42:	f43f ae8b 	beq.w	800495c <_printf_float+0x174>
 8004c46:	2300      	movs	r3, #0
 8004c48:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004c4c:	ab09      	add	r3, sp, #36	; 0x24
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	ec49 8b10 	vmov	d0, r8, r9
 8004c54:	6022      	str	r2, [r4, #0]
 8004c56:	f8cd a004 	str.w	sl, [sp, #4]
 8004c5a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004c5e:	4628      	mov	r0, r5
 8004c60:	f7ff fd2e 	bl	80046c0 <__cvt>
 8004c64:	4680      	mov	r8, r0
 8004c66:	e648      	b.n	80048fa <_printf_float+0x112>

08004c68 <_printf_common>:
 8004c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c6c:	4691      	mov	r9, r2
 8004c6e:	461f      	mov	r7, r3
 8004c70:	688a      	ldr	r2, [r1, #8]
 8004c72:	690b      	ldr	r3, [r1, #16]
 8004c74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	bfb8      	it	lt
 8004c7c:	4613      	movlt	r3, r2
 8004c7e:	f8c9 3000 	str.w	r3, [r9]
 8004c82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c86:	4606      	mov	r6, r0
 8004c88:	460c      	mov	r4, r1
 8004c8a:	b112      	cbz	r2, 8004c92 <_printf_common+0x2a>
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	f8c9 3000 	str.w	r3, [r9]
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	0699      	lsls	r1, r3, #26
 8004c96:	bf42      	ittt	mi
 8004c98:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004c9c:	3302      	addmi	r3, #2
 8004c9e:	f8c9 3000 	strmi.w	r3, [r9]
 8004ca2:	6825      	ldr	r5, [r4, #0]
 8004ca4:	f015 0506 	ands.w	r5, r5, #6
 8004ca8:	d107      	bne.n	8004cba <_printf_common+0x52>
 8004caa:	f104 0a19 	add.w	sl, r4, #25
 8004cae:	68e3      	ldr	r3, [r4, #12]
 8004cb0:	f8d9 2000 	ldr.w	r2, [r9]
 8004cb4:	1a9b      	subs	r3, r3, r2
 8004cb6:	42ab      	cmp	r3, r5
 8004cb8:	dc28      	bgt.n	8004d0c <_printf_common+0xa4>
 8004cba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004cbe:	6822      	ldr	r2, [r4, #0]
 8004cc0:	3300      	adds	r3, #0
 8004cc2:	bf18      	it	ne
 8004cc4:	2301      	movne	r3, #1
 8004cc6:	0692      	lsls	r2, r2, #26
 8004cc8:	d42d      	bmi.n	8004d26 <_printf_common+0xbe>
 8004cca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cce:	4639      	mov	r1, r7
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	47c0      	blx	r8
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	d020      	beq.n	8004d1a <_printf_common+0xb2>
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	68e5      	ldr	r5, [r4, #12]
 8004cdc:	f8d9 2000 	ldr.w	r2, [r9]
 8004ce0:	f003 0306 	and.w	r3, r3, #6
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	bf08      	it	eq
 8004ce8:	1aad      	subeq	r5, r5, r2
 8004cea:	68a3      	ldr	r3, [r4, #8]
 8004cec:	6922      	ldr	r2, [r4, #16]
 8004cee:	bf0c      	ite	eq
 8004cf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cf4:	2500      	movne	r5, #0
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	bfc4      	itt	gt
 8004cfa:	1a9b      	subgt	r3, r3, r2
 8004cfc:	18ed      	addgt	r5, r5, r3
 8004cfe:	f04f 0900 	mov.w	r9, #0
 8004d02:	341a      	adds	r4, #26
 8004d04:	454d      	cmp	r5, r9
 8004d06:	d11a      	bne.n	8004d3e <_printf_common+0xd6>
 8004d08:	2000      	movs	r0, #0
 8004d0a:	e008      	b.n	8004d1e <_printf_common+0xb6>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	4652      	mov	r2, sl
 8004d10:	4639      	mov	r1, r7
 8004d12:	4630      	mov	r0, r6
 8004d14:	47c0      	blx	r8
 8004d16:	3001      	adds	r0, #1
 8004d18:	d103      	bne.n	8004d22 <_printf_common+0xba>
 8004d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d22:	3501      	adds	r5, #1
 8004d24:	e7c3      	b.n	8004cae <_printf_common+0x46>
 8004d26:	18e1      	adds	r1, r4, r3
 8004d28:	1c5a      	adds	r2, r3, #1
 8004d2a:	2030      	movs	r0, #48	; 0x30
 8004d2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d30:	4422      	add	r2, r4
 8004d32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d3a:	3302      	adds	r3, #2
 8004d3c:	e7c5      	b.n	8004cca <_printf_common+0x62>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	4622      	mov	r2, r4
 8004d42:	4639      	mov	r1, r7
 8004d44:	4630      	mov	r0, r6
 8004d46:	47c0      	blx	r8
 8004d48:	3001      	adds	r0, #1
 8004d4a:	d0e6      	beq.n	8004d1a <_printf_common+0xb2>
 8004d4c:	f109 0901 	add.w	r9, r9, #1
 8004d50:	e7d8      	b.n	8004d04 <_printf_common+0x9c>
	...

08004d54 <_printf_i>:
 8004d54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d58:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	7e09      	ldrb	r1, [r1, #24]
 8004d60:	b085      	sub	sp, #20
 8004d62:	296e      	cmp	r1, #110	; 0x6e
 8004d64:	4617      	mov	r7, r2
 8004d66:	4606      	mov	r6, r0
 8004d68:	4698      	mov	r8, r3
 8004d6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d6c:	f000 80b3 	beq.w	8004ed6 <_printf_i+0x182>
 8004d70:	d822      	bhi.n	8004db8 <_printf_i+0x64>
 8004d72:	2963      	cmp	r1, #99	; 0x63
 8004d74:	d036      	beq.n	8004de4 <_printf_i+0x90>
 8004d76:	d80a      	bhi.n	8004d8e <_printf_i+0x3a>
 8004d78:	2900      	cmp	r1, #0
 8004d7a:	f000 80b9 	beq.w	8004ef0 <_printf_i+0x19c>
 8004d7e:	2958      	cmp	r1, #88	; 0x58
 8004d80:	f000 8083 	beq.w	8004e8a <_printf_i+0x136>
 8004d84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d88:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004d8c:	e032      	b.n	8004df4 <_printf_i+0xa0>
 8004d8e:	2964      	cmp	r1, #100	; 0x64
 8004d90:	d001      	beq.n	8004d96 <_printf_i+0x42>
 8004d92:	2969      	cmp	r1, #105	; 0x69
 8004d94:	d1f6      	bne.n	8004d84 <_printf_i+0x30>
 8004d96:	6820      	ldr	r0, [r4, #0]
 8004d98:	6813      	ldr	r3, [r2, #0]
 8004d9a:	0605      	lsls	r5, r0, #24
 8004d9c:	f103 0104 	add.w	r1, r3, #4
 8004da0:	d52a      	bpl.n	8004df8 <_printf_i+0xa4>
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6011      	str	r1, [r2, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	da03      	bge.n	8004db2 <_printf_i+0x5e>
 8004daa:	222d      	movs	r2, #45	; 0x2d
 8004dac:	425b      	negs	r3, r3
 8004dae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004db2:	486f      	ldr	r0, [pc, #444]	; (8004f70 <_printf_i+0x21c>)
 8004db4:	220a      	movs	r2, #10
 8004db6:	e039      	b.n	8004e2c <_printf_i+0xd8>
 8004db8:	2973      	cmp	r1, #115	; 0x73
 8004dba:	f000 809d 	beq.w	8004ef8 <_printf_i+0x1a4>
 8004dbe:	d808      	bhi.n	8004dd2 <_printf_i+0x7e>
 8004dc0:	296f      	cmp	r1, #111	; 0x6f
 8004dc2:	d020      	beq.n	8004e06 <_printf_i+0xb2>
 8004dc4:	2970      	cmp	r1, #112	; 0x70
 8004dc6:	d1dd      	bne.n	8004d84 <_printf_i+0x30>
 8004dc8:	6823      	ldr	r3, [r4, #0]
 8004dca:	f043 0320 	orr.w	r3, r3, #32
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	e003      	b.n	8004dda <_printf_i+0x86>
 8004dd2:	2975      	cmp	r1, #117	; 0x75
 8004dd4:	d017      	beq.n	8004e06 <_printf_i+0xb2>
 8004dd6:	2978      	cmp	r1, #120	; 0x78
 8004dd8:	d1d4      	bne.n	8004d84 <_printf_i+0x30>
 8004dda:	2378      	movs	r3, #120	; 0x78
 8004ddc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004de0:	4864      	ldr	r0, [pc, #400]	; (8004f74 <_printf_i+0x220>)
 8004de2:	e055      	b.n	8004e90 <_printf_i+0x13c>
 8004de4:	6813      	ldr	r3, [r2, #0]
 8004de6:	1d19      	adds	r1, r3, #4
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6011      	str	r1, [r2, #0]
 8004dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004df4:	2301      	movs	r3, #1
 8004df6:	e08c      	b.n	8004f12 <_printf_i+0x1be>
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6011      	str	r1, [r2, #0]
 8004dfc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e00:	bf18      	it	ne
 8004e02:	b21b      	sxthne	r3, r3
 8004e04:	e7cf      	b.n	8004da6 <_printf_i+0x52>
 8004e06:	6813      	ldr	r3, [r2, #0]
 8004e08:	6825      	ldr	r5, [r4, #0]
 8004e0a:	1d18      	adds	r0, r3, #4
 8004e0c:	6010      	str	r0, [r2, #0]
 8004e0e:	0628      	lsls	r0, r5, #24
 8004e10:	d501      	bpl.n	8004e16 <_printf_i+0xc2>
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	e002      	b.n	8004e1c <_printf_i+0xc8>
 8004e16:	0668      	lsls	r0, r5, #25
 8004e18:	d5fb      	bpl.n	8004e12 <_printf_i+0xbe>
 8004e1a:	881b      	ldrh	r3, [r3, #0]
 8004e1c:	4854      	ldr	r0, [pc, #336]	; (8004f70 <_printf_i+0x21c>)
 8004e1e:	296f      	cmp	r1, #111	; 0x6f
 8004e20:	bf14      	ite	ne
 8004e22:	220a      	movne	r2, #10
 8004e24:	2208      	moveq	r2, #8
 8004e26:	2100      	movs	r1, #0
 8004e28:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e2c:	6865      	ldr	r5, [r4, #4]
 8004e2e:	60a5      	str	r5, [r4, #8]
 8004e30:	2d00      	cmp	r5, #0
 8004e32:	f2c0 8095 	blt.w	8004f60 <_printf_i+0x20c>
 8004e36:	6821      	ldr	r1, [r4, #0]
 8004e38:	f021 0104 	bic.w	r1, r1, #4
 8004e3c:	6021      	str	r1, [r4, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d13d      	bne.n	8004ebe <_printf_i+0x16a>
 8004e42:	2d00      	cmp	r5, #0
 8004e44:	f040 808e 	bne.w	8004f64 <_printf_i+0x210>
 8004e48:	4665      	mov	r5, ip
 8004e4a:	2a08      	cmp	r2, #8
 8004e4c:	d10b      	bne.n	8004e66 <_printf_i+0x112>
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	07db      	lsls	r3, r3, #31
 8004e52:	d508      	bpl.n	8004e66 <_printf_i+0x112>
 8004e54:	6923      	ldr	r3, [r4, #16]
 8004e56:	6862      	ldr	r2, [r4, #4]
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	bfde      	ittt	le
 8004e5c:	2330      	movle	r3, #48	; 0x30
 8004e5e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e62:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e66:	ebac 0305 	sub.w	r3, ip, r5
 8004e6a:	6123      	str	r3, [r4, #16]
 8004e6c:	f8cd 8000 	str.w	r8, [sp]
 8004e70:	463b      	mov	r3, r7
 8004e72:	aa03      	add	r2, sp, #12
 8004e74:	4621      	mov	r1, r4
 8004e76:	4630      	mov	r0, r6
 8004e78:	f7ff fef6 	bl	8004c68 <_printf_common>
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d14d      	bne.n	8004f1c <_printf_i+0x1c8>
 8004e80:	f04f 30ff 	mov.w	r0, #4294967295
 8004e84:	b005      	add	sp, #20
 8004e86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e8a:	4839      	ldr	r0, [pc, #228]	; (8004f70 <_printf_i+0x21c>)
 8004e8c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004e90:	6813      	ldr	r3, [r2, #0]
 8004e92:	6821      	ldr	r1, [r4, #0]
 8004e94:	1d1d      	adds	r5, r3, #4
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6015      	str	r5, [r2, #0]
 8004e9a:	060a      	lsls	r2, r1, #24
 8004e9c:	d50b      	bpl.n	8004eb6 <_printf_i+0x162>
 8004e9e:	07ca      	lsls	r2, r1, #31
 8004ea0:	bf44      	itt	mi
 8004ea2:	f041 0120 	orrmi.w	r1, r1, #32
 8004ea6:	6021      	strmi	r1, [r4, #0]
 8004ea8:	b91b      	cbnz	r3, 8004eb2 <_printf_i+0x15e>
 8004eaa:	6822      	ldr	r2, [r4, #0]
 8004eac:	f022 0220 	bic.w	r2, r2, #32
 8004eb0:	6022      	str	r2, [r4, #0]
 8004eb2:	2210      	movs	r2, #16
 8004eb4:	e7b7      	b.n	8004e26 <_printf_i+0xd2>
 8004eb6:	064d      	lsls	r5, r1, #25
 8004eb8:	bf48      	it	mi
 8004eba:	b29b      	uxthmi	r3, r3
 8004ebc:	e7ef      	b.n	8004e9e <_printf_i+0x14a>
 8004ebe:	4665      	mov	r5, ip
 8004ec0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004ec4:	fb02 3311 	mls	r3, r2, r1, r3
 8004ec8:	5cc3      	ldrb	r3, [r0, r3]
 8004eca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004ece:	460b      	mov	r3, r1
 8004ed0:	2900      	cmp	r1, #0
 8004ed2:	d1f5      	bne.n	8004ec0 <_printf_i+0x16c>
 8004ed4:	e7b9      	b.n	8004e4a <_printf_i+0xf6>
 8004ed6:	6813      	ldr	r3, [r2, #0]
 8004ed8:	6825      	ldr	r5, [r4, #0]
 8004eda:	6961      	ldr	r1, [r4, #20]
 8004edc:	1d18      	adds	r0, r3, #4
 8004ede:	6010      	str	r0, [r2, #0]
 8004ee0:	0628      	lsls	r0, r5, #24
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	d501      	bpl.n	8004eea <_printf_i+0x196>
 8004ee6:	6019      	str	r1, [r3, #0]
 8004ee8:	e002      	b.n	8004ef0 <_printf_i+0x19c>
 8004eea:	066a      	lsls	r2, r5, #25
 8004eec:	d5fb      	bpl.n	8004ee6 <_printf_i+0x192>
 8004eee:	8019      	strh	r1, [r3, #0]
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	6123      	str	r3, [r4, #16]
 8004ef4:	4665      	mov	r5, ip
 8004ef6:	e7b9      	b.n	8004e6c <_printf_i+0x118>
 8004ef8:	6813      	ldr	r3, [r2, #0]
 8004efa:	1d19      	adds	r1, r3, #4
 8004efc:	6011      	str	r1, [r2, #0]
 8004efe:	681d      	ldr	r5, [r3, #0]
 8004f00:	6862      	ldr	r2, [r4, #4]
 8004f02:	2100      	movs	r1, #0
 8004f04:	4628      	mov	r0, r5
 8004f06:	f7fb f973 	bl	80001f0 <memchr>
 8004f0a:	b108      	cbz	r0, 8004f10 <_printf_i+0x1bc>
 8004f0c:	1b40      	subs	r0, r0, r5
 8004f0e:	6060      	str	r0, [r4, #4]
 8004f10:	6863      	ldr	r3, [r4, #4]
 8004f12:	6123      	str	r3, [r4, #16]
 8004f14:	2300      	movs	r3, #0
 8004f16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f1a:	e7a7      	b.n	8004e6c <_printf_i+0x118>
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	462a      	mov	r2, r5
 8004f20:	4639      	mov	r1, r7
 8004f22:	4630      	mov	r0, r6
 8004f24:	47c0      	blx	r8
 8004f26:	3001      	adds	r0, #1
 8004f28:	d0aa      	beq.n	8004e80 <_printf_i+0x12c>
 8004f2a:	6823      	ldr	r3, [r4, #0]
 8004f2c:	079b      	lsls	r3, r3, #30
 8004f2e:	d413      	bmi.n	8004f58 <_printf_i+0x204>
 8004f30:	68e0      	ldr	r0, [r4, #12]
 8004f32:	9b03      	ldr	r3, [sp, #12]
 8004f34:	4298      	cmp	r0, r3
 8004f36:	bfb8      	it	lt
 8004f38:	4618      	movlt	r0, r3
 8004f3a:	e7a3      	b.n	8004e84 <_printf_i+0x130>
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	464a      	mov	r2, r9
 8004f40:	4639      	mov	r1, r7
 8004f42:	4630      	mov	r0, r6
 8004f44:	47c0      	blx	r8
 8004f46:	3001      	adds	r0, #1
 8004f48:	d09a      	beq.n	8004e80 <_printf_i+0x12c>
 8004f4a:	3501      	adds	r5, #1
 8004f4c:	68e3      	ldr	r3, [r4, #12]
 8004f4e:	9a03      	ldr	r2, [sp, #12]
 8004f50:	1a9b      	subs	r3, r3, r2
 8004f52:	42ab      	cmp	r3, r5
 8004f54:	dcf2      	bgt.n	8004f3c <_printf_i+0x1e8>
 8004f56:	e7eb      	b.n	8004f30 <_printf_i+0x1dc>
 8004f58:	2500      	movs	r5, #0
 8004f5a:	f104 0919 	add.w	r9, r4, #25
 8004f5e:	e7f5      	b.n	8004f4c <_printf_i+0x1f8>
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1ac      	bne.n	8004ebe <_printf_i+0x16a>
 8004f64:	7803      	ldrb	r3, [r0, #0]
 8004f66:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f6e:	e76c      	b.n	8004e4a <_printf_i+0xf6>
 8004f70:	08006662 	.word	0x08006662
 8004f74:	08006673 	.word	0x08006673

08004f78 <_sbrk_r>:
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	4c06      	ldr	r4, [pc, #24]	; (8004f94 <_sbrk_r+0x1c>)
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	4605      	mov	r5, r0
 8004f80:	4608      	mov	r0, r1
 8004f82:	6023      	str	r3, [r4, #0]
 8004f84:	f7fc fa84 	bl	8001490 <_sbrk>
 8004f88:	1c43      	adds	r3, r0, #1
 8004f8a:	d102      	bne.n	8004f92 <_sbrk_r+0x1a>
 8004f8c:	6823      	ldr	r3, [r4, #0]
 8004f8e:	b103      	cbz	r3, 8004f92 <_sbrk_r+0x1a>
 8004f90:	602b      	str	r3, [r5, #0]
 8004f92:	bd38      	pop	{r3, r4, r5, pc}
 8004f94:	200002f8 	.word	0x200002f8

08004f98 <siprintf>:
 8004f98:	b40e      	push	{r1, r2, r3}
 8004f9a:	b500      	push	{lr}
 8004f9c:	b09c      	sub	sp, #112	; 0x70
 8004f9e:	ab1d      	add	r3, sp, #116	; 0x74
 8004fa0:	9002      	str	r0, [sp, #8]
 8004fa2:	9006      	str	r0, [sp, #24]
 8004fa4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fa8:	4809      	ldr	r0, [pc, #36]	; (8004fd0 <siprintf+0x38>)
 8004faa:	9107      	str	r1, [sp, #28]
 8004fac:	9104      	str	r1, [sp, #16]
 8004fae:	4909      	ldr	r1, [pc, #36]	; (8004fd4 <siprintf+0x3c>)
 8004fb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fb4:	9105      	str	r1, [sp, #20]
 8004fb6:	6800      	ldr	r0, [r0, #0]
 8004fb8:	9301      	str	r3, [sp, #4]
 8004fba:	a902      	add	r1, sp, #8
 8004fbc:	f001 f9ae 	bl	800631c <_svfiprintf_r>
 8004fc0:	9b02      	ldr	r3, [sp, #8]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	701a      	strb	r2, [r3, #0]
 8004fc6:	b01c      	add	sp, #112	; 0x70
 8004fc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fcc:	b003      	add	sp, #12
 8004fce:	4770      	bx	lr
 8004fd0:	2000000c 	.word	0x2000000c
 8004fd4:	ffff0208 	.word	0xffff0208

08004fd8 <quorem>:
 8004fd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fdc:	6903      	ldr	r3, [r0, #16]
 8004fde:	690c      	ldr	r4, [r1, #16]
 8004fe0:	42a3      	cmp	r3, r4
 8004fe2:	4680      	mov	r8, r0
 8004fe4:	f2c0 8082 	blt.w	80050ec <quorem+0x114>
 8004fe8:	3c01      	subs	r4, #1
 8004fea:	f101 0714 	add.w	r7, r1, #20
 8004fee:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004ff2:	f100 0614 	add.w	r6, r0, #20
 8004ff6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004ffa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004ffe:	eb06 030c 	add.w	r3, r6, ip
 8005002:	3501      	adds	r5, #1
 8005004:	eb07 090c 	add.w	r9, r7, ip
 8005008:	9301      	str	r3, [sp, #4]
 800500a:	fbb0 f5f5 	udiv	r5, r0, r5
 800500e:	b395      	cbz	r5, 8005076 <quorem+0x9e>
 8005010:	f04f 0a00 	mov.w	sl, #0
 8005014:	4638      	mov	r0, r7
 8005016:	46b6      	mov	lr, r6
 8005018:	46d3      	mov	fp, sl
 800501a:	f850 2b04 	ldr.w	r2, [r0], #4
 800501e:	b293      	uxth	r3, r2
 8005020:	fb05 a303 	mla	r3, r5, r3, sl
 8005024:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005028:	b29b      	uxth	r3, r3
 800502a:	ebab 0303 	sub.w	r3, fp, r3
 800502e:	0c12      	lsrs	r2, r2, #16
 8005030:	f8de b000 	ldr.w	fp, [lr]
 8005034:	fb05 a202 	mla	r2, r5, r2, sl
 8005038:	fa13 f38b 	uxtah	r3, r3, fp
 800503c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005040:	fa1f fb82 	uxth.w	fp, r2
 8005044:	f8de 2000 	ldr.w	r2, [lr]
 8005048:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800504c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005050:	b29b      	uxth	r3, r3
 8005052:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005056:	4581      	cmp	r9, r0
 8005058:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800505c:	f84e 3b04 	str.w	r3, [lr], #4
 8005060:	d2db      	bcs.n	800501a <quorem+0x42>
 8005062:	f856 300c 	ldr.w	r3, [r6, ip]
 8005066:	b933      	cbnz	r3, 8005076 <quorem+0x9e>
 8005068:	9b01      	ldr	r3, [sp, #4]
 800506a:	3b04      	subs	r3, #4
 800506c:	429e      	cmp	r6, r3
 800506e:	461a      	mov	r2, r3
 8005070:	d330      	bcc.n	80050d4 <quorem+0xfc>
 8005072:	f8c8 4010 	str.w	r4, [r8, #16]
 8005076:	4640      	mov	r0, r8
 8005078:	f001 f822 	bl	80060c0 <__mcmp>
 800507c:	2800      	cmp	r0, #0
 800507e:	db25      	blt.n	80050cc <quorem+0xf4>
 8005080:	3501      	adds	r5, #1
 8005082:	4630      	mov	r0, r6
 8005084:	f04f 0c00 	mov.w	ip, #0
 8005088:	f857 2b04 	ldr.w	r2, [r7], #4
 800508c:	f8d0 e000 	ldr.w	lr, [r0]
 8005090:	b293      	uxth	r3, r2
 8005092:	ebac 0303 	sub.w	r3, ip, r3
 8005096:	0c12      	lsrs	r2, r2, #16
 8005098:	fa13 f38e 	uxtah	r3, r3, lr
 800509c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80050a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050aa:	45b9      	cmp	r9, r7
 80050ac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80050b0:	f840 3b04 	str.w	r3, [r0], #4
 80050b4:	d2e8      	bcs.n	8005088 <quorem+0xb0>
 80050b6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80050ba:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80050be:	b92a      	cbnz	r2, 80050cc <quorem+0xf4>
 80050c0:	3b04      	subs	r3, #4
 80050c2:	429e      	cmp	r6, r3
 80050c4:	461a      	mov	r2, r3
 80050c6:	d30b      	bcc.n	80050e0 <quorem+0x108>
 80050c8:	f8c8 4010 	str.w	r4, [r8, #16]
 80050cc:	4628      	mov	r0, r5
 80050ce:	b003      	add	sp, #12
 80050d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d4:	6812      	ldr	r2, [r2, #0]
 80050d6:	3b04      	subs	r3, #4
 80050d8:	2a00      	cmp	r2, #0
 80050da:	d1ca      	bne.n	8005072 <quorem+0x9a>
 80050dc:	3c01      	subs	r4, #1
 80050de:	e7c5      	b.n	800506c <quorem+0x94>
 80050e0:	6812      	ldr	r2, [r2, #0]
 80050e2:	3b04      	subs	r3, #4
 80050e4:	2a00      	cmp	r2, #0
 80050e6:	d1ef      	bne.n	80050c8 <quorem+0xf0>
 80050e8:	3c01      	subs	r4, #1
 80050ea:	e7ea      	b.n	80050c2 <quorem+0xea>
 80050ec:	2000      	movs	r0, #0
 80050ee:	e7ee      	b.n	80050ce <quorem+0xf6>

080050f0 <_dtoa_r>:
 80050f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f4:	ec57 6b10 	vmov	r6, r7, d0
 80050f8:	b097      	sub	sp, #92	; 0x5c
 80050fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80050fc:	9106      	str	r1, [sp, #24]
 80050fe:	4604      	mov	r4, r0
 8005100:	920b      	str	r2, [sp, #44]	; 0x2c
 8005102:	9312      	str	r3, [sp, #72]	; 0x48
 8005104:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005108:	e9cd 6700 	strd	r6, r7, [sp]
 800510c:	b93d      	cbnz	r5, 800511e <_dtoa_r+0x2e>
 800510e:	2010      	movs	r0, #16
 8005110:	f7ff fa1e 	bl	8004550 <malloc>
 8005114:	6260      	str	r0, [r4, #36]	; 0x24
 8005116:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800511a:	6005      	str	r5, [r0, #0]
 800511c:	60c5      	str	r5, [r0, #12]
 800511e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005120:	6819      	ldr	r1, [r3, #0]
 8005122:	b151      	cbz	r1, 800513a <_dtoa_r+0x4a>
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	604a      	str	r2, [r1, #4]
 8005128:	2301      	movs	r3, #1
 800512a:	4093      	lsls	r3, r2
 800512c:	608b      	str	r3, [r1, #8]
 800512e:	4620      	mov	r0, r4
 8005130:	f000 fde5 	bl	8005cfe <_Bfree>
 8005134:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005136:	2200      	movs	r2, #0
 8005138:	601a      	str	r2, [r3, #0]
 800513a:	1e3b      	subs	r3, r7, #0
 800513c:	bfbb      	ittet	lt
 800513e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005142:	9301      	strlt	r3, [sp, #4]
 8005144:	2300      	movge	r3, #0
 8005146:	2201      	movlt	r2, #1
 8005148:	bfac      	ite	ge
 800514a:	f8c8 3000 	strge.w	r3, [r8]
 800514e:	f8c8 2000 	strlt.w	r2, [r8]
 8005152:	4baf      	ldr	r3, [pc, #700]	; (8005410 <_dtoa_r+0x320>)
 8005154:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005158:	ea33 0308 	bics.w	r3, r3, r8
 800515c:	d114      	bne.n	8005188 <_dtoa_r+0x98>
 800515e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005160:	f242 730f 	movw	r3, #9999	; 0x270f
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	9b00      	ldr	r3, [sp, #0]
 8005168:	b923      	cbnz	r3, 8005174 <_dtoa_r+0x84>
 800516a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800516e:	2800      	cmp	r0, #0
 8005170:	f000 8542 	beq.w	8005bf8 <_dtoa_r+0xb08>
 8005174:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005176:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005424 <_dtoa_r+0x334>
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 8544 	beq.w	8005c08 <_dtoa_r+0xb18>
 8005180:	f10b 0303 	add.w	r3, fp, #3
 8005184:	f000 bd3e 	b.w	8005c04 <_dtoa_r+0xb14>
 8005188:	e9dd 6700 	ldrd	r6, r7, [sp]
 800518c:	2200      	movs	r2, #0
 800518e:	2300      	movs	r3, #0
 8005190:	4630      	mov	r0, r6
 8005192:	4639      	mov	r1, r7
 8005194:	f7fb fca0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005198:	4681      	mov	r9, r0
 800519a:	b168      	cbz	r0, 80051b8 <_dtoa_r+0xc8>
 800519c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800519e:	2301      	movs	r3, #1
 80051a0:	6013      	str	r3, [r2, #0]
 80051a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8524 	beq.w	8005bf2 <_dtoa_r+0xb02>
 80051aa:	4b9a      	ldr	r3, [pc, #616]	; (8005414 <_dtoa_r+0x324>)
 80051ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80051ae:	f103 3bff 	add.w	fp, r3, #4294967295
 80051b2:	6013      	str	r3, [r2, #0]
 80051b4:	f000 bd28 	b.w	8005c08 <_dtoa_r+0xb18>
 80051b8:	aa14      	add	r2, sp, #80	; 0x50
 80051ba:	a915      	add	r1, sp, #84	; 0x54
 80051bc:	ec47 6b10 	vmov	d0, r6, r7
 80051c0:	4620      	mov	r0, r4
 80051c2:	f000 fff4 	bl	80061ae <__d2b>
 80051c6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80051ca:	9004      	str	r0, [sp, #16]
 80051cc:	2d00      	cmp	r5, #0
 80051ce:	d07c      	beq.n	80052ca <_dtoa_r+0x1da>
 80051d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80051d4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80051d8:	46b2      	mov	sl, r6
 80051da:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80051de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80051e2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80051e6:	2200      	movs	r2, #0
 80051e8:	4b8b      	ldr	r3, [pc, #556]	; (8005418 <_dtoa_r+0x328>)
 80051ea:	4650      	mov	r0, sl
 80051ec:	4659      	mov	r1, fp
 80051ee:	f7fb f853 	bl	8000298 <__aeabi_dsub>
 80051f2:	a381      	add	r3, pc, #516	; (adr r3, 80053f8 <_dtoa_r+0x308>)
 80051f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f8:	f7fb fa06 	bl	8000608 <__aeabi_dmul>
 80051fc:	a380      	add	r3, pc, #512	; (adr r3, 8005400 <_dtoa_r+0x310>)
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	f7fb f84b 	bl	800029c <__adddf3>
 8005206:	4606      	mov	r6, r0
 8005208:	4628      	mov	r0, r5
 800520a:	460f      	mov	r7, r1
 800520c:	f7fb f992 	bl	8000534 <__aeabi_i2d>
 8005210:	a37d      	add	r3, pc, #500	; (adr r3, 8005408 <_dtoa_r+0x318>)
 8005212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005216:	f7fb f9f7 	bl	8000608 <__aeabi_dmul>
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	4630      	mov	r0, r6
 8005220:	4639      	mov	r1, r7
 8005222:	f7fb f83b 	bl	800029c <__adddf3>
 8005226:	4606      	mov	r6, r0
 8005228:	460f      	mov	r7, r1
 800522a:	f7fb fc9d 	bl	8000b68 <__aeabi_d2iz>
 800522e:	2200      	movs	r2, #0
 8005230:	4682      	mov	sl, r0
 8005232:	2300      	movs	r3, #0
 8005234:	4630      	mov	r0, r6
 8005236:	4639      	mov	r1, r7
 8005238:	f7fb fc58 	bl	8000aec <__aeabi_dcmplt>
 800523c:	b148      	cbz	r0, 8005252 <_dtoa_r+0x162>
 800523e:	4650      	mov	r0, sl
 8005240:	f7fb f978 	bl	8000534 <__aeabi_i2d>
 8005244:	4632      	mov	r2, r6
 8005246:	463b      	mov	r3, r7
 8005248:	f7fb fc46 	bl	8000ad8 <__aeabi_dcmpeq>
 800524c:	b908      	cbnz	r0, 8005252 <_dtoa_r+0x162>
 800524e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005252:	f1ba 0f16 	cmp.w	sl, #22
 8005256:	d859      	bhi.n	800530c <_dtoa_r+0x21c>
 8005258:	4970      	ldr	r1, [pc, #448]	; (800541c <_dtoa_r+0x32c>)
 800525a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800525e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005262:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005266:	f7fb fc5f 	bl	8000b28 <__aeabi_dcmpgt>
 800526a:	2800      	cmp	r0, #0
 800526c:	d050      	beq.n	8005310 <_dtoa_r+0x220>
 800526e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005272:	2300      	movs	r3, #0
 8005274:	930f      	str	r3, [sp, #60]	; 0x3c
 8005276:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005278:	1b5d      	subs	r5, r3, r5
 800527a:	f1b5 0801 	subs.w	r8, r5, #1
 800527e:	bf49      	itett	mi
 8005280:	f1c5 0301 	rsbmi	r3, r5, #1
 8005284:	2300      	movpl	r3, #0
 8005286:	9305      	strmi	r3, [sp, #20]
 8005288:	f04f 0800 	movmi.w	r8, #0
 800528c:	bf58      	it	pl
 800528e:	9305      	strpl	r3, [sp, #20]
 8005290:	f1ba 0f00 	cmp.w	sl, #0
 8005294:	db3e      	blt.n	8005314 <_dtoa_r+0x224>
 8005296:	2300      	movs	r3, #0
 8005298:	44d0      	add	r8, sl
 800529a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800529e:	9307      	str	r3, [sp, #28]
 80052a0:	9b06      	ldr	r3, [sp, #24]
 80052a2:	2b09      	cmp	r3, #9
 80052a4:	f200 8090 	bhi.w	80053c8 <_dtoa_r+0x2d8>
 80052a8:	2b05      	cmp	r3, #5
 80052aa:	bfc4      	itt	gt
 80052ac:	3b04      	subgt	r3, #4
 80052ae:	9306      	strgt	r3, [sp, #24]
 80052b0:	9b06      	ldr	r3, [sp, #24]
 80052b2:	f1a3 0302 	sub.w	r3, r3, #2
 80052b6:	bfcc      	ite	gt
 80052b8:	2500      	movgt	r5, #0
 80052ba:	2501      	movle	r5, #1
 80052bc:	2b03      	cmp	r3, #3
 80052be:	f200 808f 	bhi.w	80053e0 <_dtoa_r+0x2f0>
 80052c2:	e8df f003 	tbb	[pc, r3]
 80052c6:	7f7d      	.short	0x7f7d
 80052c8:	7131      	.short	0x7131
 80052ca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80052ce:	441d      	add	r5, r3
 80052d0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80052d4:	2820      	cmp	r0, #32
 80052d6:	dd13      	ble.n	8005300 <_dtoa_r+0x210>
 80052d8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80052dc:	9b00      	ldr	r3, [sp, #0]
 80052de:	fa08 f800 	lsl.w	r8, r8, r0
 80052e2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80052e6:	fa23 f000 	lsr.w	r0, r3, r0
 80052ea:	ea48 0000 	orr.w	r0, r8, r0
 80052ee:	f7fb f911 	bl	8000514 <__aeabi_ui2d>
 80052f2:	2301      	movs	r3, #1
 80052f4:	4682      	mov	sl, r0
 80052f6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80052fa:	3d01      	subs	r5, #1
 80052fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80052fe:	e772      	b.n	80051e6 <_dtoa_r+0xf6>
 8005300:	9b00      	ldr	r3, [sp, #0]
 8005302:	f1c0 0020 	rsb	r0, r0, #32
 8005306:	fa03 f000 	lsl.w	r0, r3, r0
 800530a:	e7f0      	b.n	80052ee <_dtoa_r+0x1fe>
 800530c:	2301      	movs	r3, #1
 800530e:	e7b1      	b.n	8005274 <_dtoa_r+0x184>
 8005310:	900f      	str	r0, [sp, #60]	; 0x3c
 8005312:	e7b0      	b.n	8005276 <_dtoa_r+0x186>
 8005314:	9b05      	ldr	r3, [sp, #20]
 8005316:	eba3 030a 	sub.w	r3, r3, sl
 800531a:	9305      	str	r3, [sp, #20]
 800531c:	f1ca 0300 	rsb	r3, sl, #0
 8005320:	9307      	str	r3, [sp, #28]
 8005322:	2300      	movs	r3, #0
 8005324:	930e      	str	r3, [sp, #56]	; 0x38
 8005326:	e7bb      	b.n	80052a0 <_dtoa_r+0x1b0>
 8005328:	2301      	movs	r3, #1
 800532a:	930a      	str	r3, [sp, #40]	; 0x28
 800532c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800532e:	2b00      	cmp	r3, #0
 8005330:	dd59      	ble.n	80053e6 <_dtoa_r+0x2f6>
 8005332:	9302      	str	r3, [sp, #8]
 8005334:	4699      	mov	r9, r3
 8005336:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005338:	2200      	movs	r2, #0
 800533a:	6072      	str	r2, [r6, #4]
 800533c:	2204      	movs	r2, #4
 800533e:	f102 0014 	add.w	r0, r2, #20
 8005342:	4298      	cmp	r0, r3
 8005344:	6871      	ldr	r1, [r6, #4]
 8005346:	d953      	bls.n	80053f0 <_dtoa_r+0x300>
 8005348:	4620      	mov	r0, r4
 800534a:	f000 fca4 	bl	8005c96 <_Balloc>
 800534e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005350:	6030      	str	r0, [r6, #0]
 8005352:	f1b9 0f0e 	cmp.w	r9, #14
 8005356:	f8d3 b000 	ldr.w	fp, [r3]
 800535a:	f200 80e6 	bhi.w	800552a <_dtoa_r+0x43a>
 800535e:	2d00      	cmp	r5, #0
 8005360:	f000 80e3 	beq.w	800552a <_dtoa_r+0x43a>
 8005364:	ed9d 7b00 	vldr	d7, [sp]
 8005368:	f1ba 0f00 	cmp.w	sl, #0
 800536c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005370:	dd74      	ble.n	800545c <_dtoa_r+0x36c>
 8005372:	4a2a      	ldr	r2, [pc, #168]	; (800541c <_dtoa_r+0x32c>)
 8005374:	f00a 030f 	and.w	r3, sl, #15
 8005378:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800537c:	ed93 7b00 	vldr	d7, [r3]
 8005380:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005384:	06f0      	lsls	r0, r6, #27
 8005386:	ed8d 7b08 	vstr	d7, [sp, #32]
 800538a:	d565      	bpl.n	8005458 <_dtoa_r+0x368>
 800538c:	4b24      	ldr	r3, [pc, #144]	; (8005420 <_dtoa_r+0x330>)
 800538e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005392:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005396:	f7fb fa61 	bl	800085c <__aeabi_ddiv>
 800539a:	e9cd 0100 	strd	r0, r1, [sp]
 800539e:	f006 060f 	and.w	r6, r6, #15
 80053a2:	2503      	movs	r5, #3
 80053a4:	4f1e      	ldr	r7, [pc, #120]	; (8005420 <_dtoa_r+0x330>)
 80053a6:	e04c      	b.n	8005442 <_dtoa_r+0x352>
 80053a8:	2301      	movs	r3, #1
 80053aa:	930a      	str	r3, [sp, #40]	; 0x28
 80053ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053ae:	4453      	add	r3, sl
 80053b0:	f103 0901 	add.w	r9, r3, #1
 80053b4:	9302      	str	r3, [sp, #8]
 80053b6:	464b      	mov	r3, r9
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	bfb8      	it	lt
 80053bc:	2301      	movlt	r3, #1
 80053be:	e7ba      	b.n	8005336 <_dtoa_r+0x246>
 80053c0:	2300      	movs	r3, #0
 80053c2:	e7b2      	b.n	800532a <_dtoa_r+0x23a>
 80053c4:	2300      	movs	r3, #0
 80053c6:	e7f0      	b.n	80053aa <_dtoa_r+0x2ba>
 80053c8:	2501      	movs	r5, #1
 80053ca:	2300      	movs	r3, #0
 80053cc:	9306      	str	r3, [sp, #24]
 80053ce:	950a      	str	r5, [sp, #40]	; 0x28
 80053d0:	f04f 33ff 	mov.w	r3, #4294967295
 80053d4:	9302      	str	r3, [sp, #8]
 80053d6:	4699      	mov	r9, r3
 80053d8:	2200      	movs	r2, #0
 80053da:	2312      	movs	r3, #18
 80053dc:	920b      	str	r2, [sp, #44]	; 0x2c
 80053de:	e7aa      	b.n	8005336 <_dtoa_r+0x246>
 80053e0:	2301      	movs	r3, #1
 80053e2:	930a      	str	r3, [sp, #40]	; 0x28
 80053e4:	e7f4      	b.n	80053d0 <_dtoa_r+0x2e0>
 80053e6:	2301      	movs	r3, #1
 80053e8:	9302      	str	r3, [sp, #8]
 80053ea:	4699      	mov	r9, r3
 80053ec:	461a      	mov	r2, r3
 80053ee:	e7f5      	b.n	80053dc <_dtoa_r+0x2ec>
 80053f0:	3101      	adds	r1, #1
 80053f2:	6071      	str	r1, [r6, #4]
 80053f4:	0052      	lsls	r2, r2, #1
 80053f6:	e7a2      	b.n	800533e <_dtoa_r+0x24e>
 80053f8:	636f4361 	.word	0x636f4361
 80053fc:	3fd287a7 	.word	0x3fd287a7
 8005400:	8b60c8b3 	.word	0x8b60c8b3
 8005404:	3fc68a28 	.word	0x3fc68a28
 8005408:	509f79fb 	.word	0x509f79fb
 800540c:	3fd34413 	.word	0x3fd34413
 8005410:	7ff00000 	.word	0x7ff00000
 8005414:	08006661 	.word	0x08006661
 8005418:	3ff80000 	.word	0x3ff80000
 800541c:	080066c0 	.word	0x080066c0
 8005420:	08006698 	.word	0x08006698
 8005424:	0800668d 	.word	0x0800668d
 8005428:	07f1      	lsls	r1, r6, #31
 800542a:	d508      	bpl.n	800543e <_dtoa_r+0x34e>
 800542c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005434:	f7fb f8e8 	bl	8000608 <__aeabi_dmul>
 8005438:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800543c:	3501      	adds	r5, #1
 800543e:	1076      	asrs	r6, r6, #1
 8005440:	3708      	adds	r7, #8
 8005442:	2e00      	cmp	r6, #0
 8005444:	d1f0      	bne.n	8005428 <_dtoa_r+0x338>
 8005446:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800544a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800544e:	f7fb fa05 	bl	800085c <__aeabi_ddiv>
 8005452:	e9cd 0100 	strd	r0, r1, [sp]
 8005456:	e01a      	b.n	800548e <_dtoa_r+0x39e>
 8005458:	2502      	movs	r5, #2
 800545a:	e7a3      	b.n	80053a4 <_dtoa_r+0x2b4>
 800545c:	f000 80a0 	beq.w	80055a0 <_dtoa_r+0x4b0>
 8005460:	f1ca 0600 	rsb	r6, sl, #0
 8005464:	4b9f      	ldr	r3, [pc, #636]	; (80056e4 <_dtoa_r+0x5f4>)
 8005466:	4fa0      	ldr	r7, [pc, #640]	; (80056e8 <_dtoa_r+0x5f8>)
 8005468:	f006 020f 	and.w	r2, r6, #15
 800546c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005474:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005478:	f7fb f8c6 	bl	8000608 <__aeabi_dmul>
 800547c:	e9cd 0100 	strd	r0, r1, [sp]
 8005480:	1136      	asrs	r6, r6, #4
 8005482:	2300      	movs	r3, #0
 8005484:	2502      	movs	r5, #2
 8005486:	2e00      	cmp	r6, #0
 8005488:	d17f      	bne.n	800558a <_dtoa_r+0x49a>
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1e1      	bne.n	8005452 <_dtoa_r+0x362>
 800548e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 8087 	beq.w	80055a4 <_dtoa_r+0x4b4>
 8005496:	e9dd 6700 	ldrd	r6, r7, [sp]
 800549a:	2200      	movs	r2, #0
 800549c:	4b93      	ldr	r3, [pc, #588]	; (80056ec <_dtoa_r+0x5fc>)
 800549e:	4630      	mov	r0, r6
 80054a0:	4639      	mov	r1, r7
 80054a2:	f7fb fb23 	bl	8000aec <__aeabi_dcmplt>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d07c      	beq.n	80055a4 <_dtoa_r+0x4b4>
 80054aa:	f1b9 0f00 	cmp.w	r9, #0
 80054ae:	d079      	beq.n	80055a4 <_dtoa_r+0x4b4>
 80054b0:	9b02      	ldr	r3, [sp, #8]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	dd35      	ble.n	8005522 <_dtoa_r+0x432>
 80054b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80054ba:	9308      	str	r3, [sp, #32]
 80054bc:	4639      	mov	r1, r7
 80054be:	2200      	movs	r2, #0
 80054c0:	4b8b      	ldr	r3, [pc, #556]	; (80056f0 <_dtoa_r+0x600>)
 80054c2:	4630      	mov	r0, r6
 80054c4:	f7fb f8a0 	bl	8000608 <__aeabi_dmul>
 80054c8:	e9cd 0100 	strd	r0, r1, [sp]
 80054cc:	9f02      	ldr	r7, [sp, #8]
 80054ce:	3501      	adds	r5, #1
 80054d0:	4628      	mov	r0, r5
 80054d2:	f7fb f82f 	bl	8000534 <__aeabi_i2d>
 80054d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80054da:	f7fb f895 	bl	8000608 <__aeabi_dmul>
 80054de:	2200      	movs	r2, #0
 80054e0:	4b84      	ldr	r3, [pc, #528]	; (80056f4 <_dtoa_r+0x604>)
 80054e2:	f7fa fedb 	bl	800029c <__adddf3>
 80054e6:	4605      	mov	r5, r0
 80054e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80054ec:	2f00      	cmp	r7, #0
 80054ee:	d15d      	bne.n	80055ac <_dtoa_r+0x4bc>
 80054f0:	2200      	movs	r2, #0
 80054f2:	4b81      	ldr	r3, [pc, #516]	; (80056f8 <_dtoa_r+0x608>)
 80054f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054f8:	f7fa fece 	bl	8000298 <__aeabi_dsub>
 80054fc:	462a      	mov	r2, r5
 80054fe:	4633      	mov	r3, r6
 8005500:	e9cd 0100 	strd	r0, r1, [sp]
 8005504:	f7fb fb10 	bl	8000b28 <__aeabi_dcmpgt>
 8005508:	2800      	cmp	r0, #0
 800550a:	f040 8288 	bne.w	8005a1e <_dtoa_r+0x92e>
 800550e:	462a      	mov	r2, r5
 8005510:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005514:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005518:	f7fb fae8 	bl	8000aec <__aeabi_dcmplt>
 800551c:	2800      	cmp	r0, #0
 800551e:	f040 827c 	bne.w	8005a1a <_dtoa_r+0x92a>
 8005522:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005526:	e9cd 2300 	strd	r2, r3, [sp]
 800552a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800552c:	2b00      	cmp	r3, #0
 800552e:	f2c0 8150 	blt.w	80057d2 <_dtoa_r+0x6e2>
 8005532:	f1ba 0f0e 	cmp.w	sl, #14
 8005536:	f300 814c 	bgt.w	80057d2 <_dtoa_r+0x6e2>
 800553a:	4b6a      	ldr	r3, [pc, #424]	; (80056e4 <_dtoa_r+0x5f4>)
 800553c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005540:	ed93 7b00 	vldr	d7, [r3]
 8005544:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005546:	2b00      	cmp	r3, #0
 8005548:	ed8d 7b02 	vstr	d7, [sp, #8]
 800554c:	f280 80d8 	bge.w	8005700 <_dtoa_r+0x610>
 8005550:	f1b9 0f00 	cmp.w	r9, #0
 8005554:	f300 80d4 	bgt.w	8005700 <_dtoa_r+0x610>
 8005558:	f040 825e 	bne.w	8005a18 <_dtoa_r+0x928>
 800555c:	2200      	movs	r2, #0
 800555e:	4b66      	ldr	r3, [pc, #408]	; (80056f8 <_dtoa_r+0x608>)
 8005560:	ec51 0b17 	vmov	r0, r1, d7
 8005564:	f7fb f850 	bl	8000608 <__aeabi_dmul>
 8005568:	e9dd 2300 	ldrd	r2, r3, [sp]
 800556c:	f7fb fad2 	bl	8000b14 <__aeabi_dcmpge>
 8005570:	464f      	mov	r7, r9
 8005572:	464e      	mov	r6, r9
 8005574:	2800      	cmp	r0, #0
 8005576:	f040 8234 	bne.w	80059e2 <_dtoa_r+0x8f2>
 800557a:	2331      	movs	r3, #49	; 0x31
 800557c:	f10b 0501 	add.w	r5, fp, #1
 8005580:	f88b 3000 	strb.w	r3, [fp]
 8005584:	f10a 0a01 	add.w	sl, sl, #1
 8005588:	e22f      	b.n	80059ea <_dtoa_r+0x8fa>
 800558a:	07f2      	lsls	r2, r6, #31
 800558c:	d505      	bpl.n	800559a <_dtoa_r+0x4aa>
 800558e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005592:	f7fb f839 	bl	8000608 <__aeabi_dmul>
 8005596:	3501      	adds	r5, #1
 8005598:	2301      	movs	r3, #1
 800559a:	1076      	asrs	r6, r6, #1
 800559c:	3708      	adds	r7, #8
 800559e:	e772      	b.n	8005486 <_dtoa_r+0x396>
 80055a0:	2502      	movs	r5, #2
 80055a2:	e774      	b.n	800548e <_dtoa_r+0x39e>
 80055a4:	f8cd a020 	str.w	sl, [sp, #32]
 80055a8:	464f      	mov	r7, r9
 80055aa:	e791      	b.n	80054d0 <_dtoa_r+0x3e0>
 80055ac:	4b4d      	ldr	r3, [pc, #308]	; (80056e4 <_dtoa_r+0x5f4>)
 80055ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80055b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80055b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d047      	beq.n	800564c <_dtoa_r+0x55c>
 80055bc:	4602      	mov	r2, r0
 80055be:	460b      	mov	r3, r1
 80055c0:	2000      	movs	r0, #0
 80055c2:	494e      	ldr	r1, [pc, #312]	; (80056fc <_dtoa_r+0x60c>)
 80055c4:	f7fb f94a 	bl	800085c <__aeabi_ddiv>
 80055c8:	462a      	mov	r2, r5
 80055ca:	4633      	mov	r3, r6
 80055cc:	f7fa fe64 	bl	8000298 <__aeabi_dsub>
 80055d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80055d4:	465d      	mov	r5, fp
 80055d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055da:	f7fb fac5 	bl	8000b68 <__aeabi_d2iz>
 80055de:	4606      	mov	r6, r0
 80055e0:	f7fa ffa8 	bl	8000534 <__aeabi_i2d>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055ec:	f7fa fe54 	bl	8000298 <__aeabi_dsub>
 80055f0:	3630      	adds	r6, #48	; 0x30
 80055f2:	f805 6b01 	strb.w	r6, [r5], #1
 80055f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80055fa:	e9cd 0100 	strd	r0, r1, [sp]
 80055fe:	f7fb fa75 	bl	8000aec <__aeabi_dcmplt>
 8005602:	2800      	cmp	r0, #0
 8005604:	d163      	bne.n	80056ce <_dtoa_r+0x5de>
 8005606:	e9dd 2300 	ldrd	r2, r3, [sp]
 800560a:	2000      	movs	r0, #0
 800560c:	4937      	ldr	r1, [pc, #220]	; (80056ec <_dtoa_r+0x5fc>)
 800560e:	f7fa fe43 	bl	8000298 <__aeabi_dsub>
 8005612:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005616:	f7fb fa69 	bl	8000aec <__aeabi_dcmplt>
 800561a:	2800      	cmp	r0, #0
 800561c:	f040 80b7 	bne.w	800578e <_dtoa_r+0x69e>
 8005620:	eba5 030b 	sub.w	r3, r5, fp
 8005624:	429f      	cmp	r7, r3
 8005626:	f77f af7c 	ble.w	8005522 <_dtoa_r+0x432>
 800562a:	2200      	movs	r2, #0
 800562c:	4b30      	ldr	r3, [pc, #192]	; (80056f0 <_dtoa_r+0x600>)
 800562e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005632:	f7fa ffe9 	bl	8000608 <__aeabi_dmul>
 8005636:	2200      	movs	r2, #0
 8005638:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800563c:	4b2c      	ldr	r3, [pc, #176]	; (80056f0 <_dtoa_r+0x600>)
 800563e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005642:	f7fa ffe1 	bl	8000608 <__aeabi_dmul>
 8005646:	e9cd 0100 	strd	r0, r1, [sp]
 800564a:	e7c4      	b.n	80055d6 <_dtoa_r+0x4e6>
 800564c:	462a      	mov	r2, r5
 800564e:	4633      	mov	r3, r6
 8005650:	f7fa ffda 	bl	8000608 <__aeabi_dmul>
 8005654:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005658:	eb0b 0507 	add.w	r5, fp, r7
 800565c:	465e      	mov	r6, fp
 800565e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005662:	f7fb fa81 	bl	8000b68 <__aeabi_d2iz>
 8005666:	4607      	mov	r7, r0
 8005668:	f7fa ff64 	bl	8000534 <__aeabi_i2d>
 800566c:	3730      	adds	r7, #48	; 0x30
 800566e:	4602      	mov	r2, r0
 8005670:	460b      	mov	r3, r1
 8005672:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005676:	f7fa fe0f 	bl	8000298 <__aeabi_dsub>
 800567a:	f806 7b01 	strb.w	r7, [r6], #1
 800567e:	42ae      	cmp	r6, r5
 8005680:	e9cd 0100 	strd	r0, r1, [sp]
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	d126      	bne.n	80056d8 <_dtoa_r+0x5e8>
 800568a:	4b1c      	ldr	r3, [pc, #112]	; (80056fc <_dtoa_r+0x60c>)
 800568c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005690:	f7fa fe04 	bl	800029c <__adddf3>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	e9dd 0100 	ldrd	r0, r1, [sp]
 800569c:	f7fb fa44 	bl	8000b28 <__aeabi_dcmpgt>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	d174      	bne.n	800578e <_dtoa_r+0x69e>
 80056a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80056a8:	2000      	movs	r0, #0
 80056aa:	4914      	ldr	r1, [pc, #80]	; (80056fc <_dtoa_r+0x60c>)
 80056ac:	f7fa fdf4 	bl	8000298 <__aeabi_dsub>
 80056b0:	4602      	mov	r2, r0
 80056b2:	460b      	mov	r3, r1
 80056b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80056b8:	f7fb fa18 	bl	8000aec <__aeabi_dcmplt>
 80056bc:	2800      	cmp	r0, #0
 80056be:	f43f af30 	beq.w	8005522 <_dtoa_r+0x432>
 80056c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80056c6:	2b30      	cmp	r3, #48	; 0x30
 80056c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80056cc:	d002      	beq.n	80056d4 <_dtoa_r+0x5e4>
 80056ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 80056d2:	e04a      	b.n	800576a <_dtoa_r+0x67a>
 80056d4:	4615      	mov	r5, r2
 80056d6:	e7f4      	b.n	80056c2 <_dtoa_r+0x5d2>
 80056d8:	4b05      	ldr	r3, [pc, #20]	; (80056f0 <_dtoa_r+0x600>)
 80056da:	f7fa ff95 	bl	8000608 <__aeabi_dmul>
 80056de:	e9cd 0100 	strd	r0, r1, [sp]
 80056e2:	e7bc      	b.n	800565e <_dtoa_r+0x56e>
 80056e4:	080066c0 	.word	0x080066c0
 80056e8:	08006698 	.word	0x08006698
 80056ec:	3ff00000 	.word	0x3ff00000
 80056f0:	40240000 	.word	0x40240000
 80056f4:	401c0000 	.word	0x401c0000
 80056f8:	40140000 	.word	0x40140000
 80056fc:	3fe00000 	.word	0x3fe00000
 8005700:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005704:	465d      	mov	r5, fp
 8005706:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800570a:	4630      	mov	r0, r6
 800570c:	4639      	mov	r1, r7
 800570e:	f7fb f8a5 	bl	800085c <__aeabi_ddiv>
 8005712:	f7fb fa29 	bl	8000b68 <__aeabi_d2iz>
 8005716:	4680      	mov	r8, r0
 8005718:	f7fa ff0c 	bl	8000534 <__aeabi_i2d>
 800571c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005720:	f7fa ff72 	bl	8000608 <__aeabi_dmul>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	4630      	mov	r0, r6
 800572a:	4639      	mov	r1, r7
 800572c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005730:	f7fa fdb2 	bl	8000298 <__aeabi_dsub>
 8005734:	f805 6b01 	strb.w	r6, [r5], #1
 8005738:	eba5 060b 	sub.w	r6, r5, fp
 800573c:	45b1      	cmp	r9, r6
 800573e:	4602      	mov	r2, r0
 8005740:	460b      	mov	r3, r1
 8005742:	d139      	bne.n	80057b8 <_dtoa_r+0x6c8>
 8005744:	f7fa fdaa 	bl	800029c <__adddf3>
 8005748:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800574c:	4606      	mov	r6, r0
 800574e:	460f      	mov	r7, r1
 8005750:	f7fb f9ea 	bl	8000b28 <__aeabi_dcmpgt>
 8005754:	b9c8      	cbnz	r0, 800578a <_dtoa_r+0x69a>
 8005756:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800575a:	4630      	mov	r0, r6
 800575c:	4639      	mov	r1, r7
 800575e:	f7fb f9bb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005762:	b110      	cbz	r0, 800576a <_dtoa_r+0x67a>
 8005764:	f018 0f01 	tst.w	r8, #1
 8005768:	d10f      	bne.n	800578a <_dtoa_r+0x69a>
 800576a:	9904      	ldr	r1, [sp, #16]
 800576c:	4620      	mov	r0, r4
 800576e:	f000 fac6 	bl	8005cfe <_Bfree>
 8005772:	2300      	movs	r3, #0
 8005774:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005776:	702b      	strb	r3, [r5, #0]
 8005778:	f10a 0301 	add.w	r3, sl, #1
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 8241 	beq.w	8005c08 <_dtoa_r+0xb18>
 8005786:	601d      	str	r5, [r3, #0]
 8005788:	e23e      	b.n	8005c08 <_dtoa_r+0xb18>
 800578a:	f8cd a020 	str.w	sl, [sp, #32]
 800578e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005792:	2a39      	cmp	r2, #57	; 0x39
 8005794:	f105 33ff 	add.w	r3, r5, #4294967295
 8005798:	d108      	bne.n	80057ac <_dtoa_r+0x6bc>
 800579a:	459b      	cmp	fp, r3
 800579c:	d10a      	bne.n	80057b4 <_dtoa_r+0x6c4>
 800579e:	9b08      	ldr	r3, [sp, #32]
 80057a0:	3301      	adds	r3, #1
 80057a2:	9308      	str	r3, [sp, #32]
 80057a4:	2330      	movs	r3, #48	; 0x30
 80057a6:	f88b 3000 	strb.w	r3, [fp]
 80057aa:	465b      	mov	r3, fp
 80057ac:	781a      	ldrb	r2, [r3, #0]
 80057ae:	3201      	adds	r2, #1
 80057b0:	701a      	strb	r2, [r3, #0]
 80057b2:	e78c      	b.n	80056ce <_dtoa_r+0x5de>
 80057b4:	461d      	mov	r5, r3
 80057b6:	e7ea      	b.n	800578e <_dtoa_r+0x69e>
 80057b8:	2200      	movs	r2, #0
 80057ba:	4b9b      	ldr	r3, [pc, #620]	; (8005a28 <_dtoa_r+0x938>)
 80057bc:	f7fa ff24 	bl	8000608 <__aeabi_dmul>
 80057c0:	2200      	movs	r2, #0
 80057c2:	2300      	movs	r3, #0
 80057c4:	4606      	mov	r6, r0
 80057c6:	460f      	mov	r7, r1
 80057c8:	f7fb f986 	bl	8000ad8 <__aeabi_dcmpeq>
 80057cc:	2800      	cmp	r0, #0
 80057ce:	d09a      	beq.n	8005706 <_dtoa_r+0x616>
 80057d0:	e7cb      	b.n	800576a <_dtoa_r+0x67a>
 80057d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057d4:	2a00      	cmp	r2, #0
 80057d6:	f000 808b 	beq.w	80058f0 <_dtoa_r+0x800>
 80057da:	9a06      	ldr	r2, [sp, #24]
 80057dc:	2a01      	cmp	r2, #1
 80057de:	dc6e      	bgt.n	80058be <_dtoa_r+0x7ce>
 80057e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80057e2:	2a00      	cmp	r2, #0
 80057e4:	d067      	beq.n	80058b6 <_dtoa_r+0x7c6>
 80057e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80057ea:	9f07      	ldr	r7, [sp, #28]
 80057ec:	9d05      	ldr	r5, [sp, #20]
 80057ee:	9a05      	ldr	r2, [sp, #20]
 80057f0:	2101      	movs	r1, #1
 80057f2:	441a      	add	r2, r3
 80057f4:	4620      	mov	r0, r4
 80057f6:	9205      	str	r2, [sp, #20]
 80057f8:	4498      	add	r8, r3
 80057fa:	f000 fb20 	bl	8005e3e <__i2b>
 80057fe:	4606      	mov	r6, r0
 8005800:	2d00      	cmp	r5, #0
 8005802:	dd0c      	ble.n	800581e <_dtoa_r+0x72e>
 8005804:	f1b8 0f00 	cmp.w	r8, #0
 8005808:	dd09      	ble.n	800581e <_dtoa_r+0x72e>
 800580a:	4545      	cmp	r5, r8
 800580c:	9a05      	ldr	r2, [sp, #20]
 800580e:	462b      	mov	r3, r5
 8005810:	bfa8      	it	ge
 8005812:	4643      	movge	r3, r8
 8005814:	1ad2      	subs	r2, r2, r3
 8005816:	9205      	str	r2, [sp, #20]
 8005818:	1aed      	subs	r5, r5, r3
 800581a:	eba8 0803 	sub.w	r8, r8, r3
 800581e:	9b07      	ldr	r3, [sp, #28]
 8005820:	b1eb      	cbz	r3, 800585e <_dtoa_r+0x76e>
 8005822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005824:	2b00      	cmp	r3, #0
 8005826:	d067      	beq.n	80058f8 <_dtoa_r+0x808>
 8005828:	b18f      	cbz	r7, 800584e <_dtoa_r+0x75e>
 800582a:	4631      	mov	r1, r6
 800582c:	463a      	mov	r2, r7
 800582e:	4620      	mov	r0, r4
 8005830:	f000 fba4 	bl	8005f7c <__pow5mult>
 8005834:	9a04      	ldr	r2, [sp, #16]
 8005836:	4601      	mov	r1, r0
 8005838:	4606      	mov	r6, r0
 800583a:	4620      	mov	r0, r4
 800583c:	f000 fb08 	bl	8005e50 <__multiply>
 8005840:	9904      	ldr	r1, [sp, #16]
 8005842:	9008      	str	r0, [sp, #32]
 8005844:	4620      	mov	r0, r4
 8005846:	f000 fa5a 	bl	8005cfe <_Bfree>
 800584a:	9b08      	ldr	r3, [sp, #32]
 800584c:	9304      	str	r3, [sp, #16]
 800584e:	9b07      	ldr	r3, [sp, #28]
 8005850:	1bda      	subs	r2, r3, r7
 8005852:	d004      	beq.n	800585e <_dtoa_r+0x76e>
 8005854:	9904      	ldr	r1, [sp, #16]
 8005856:	4620      	mov	r0, r4
 8005858:	f000 fb90 	bl	8005f7c <__pow5mult>
 800585c:	9004      	str	r0, [sp, #16]
 800585e:	2101      	movs	r1, #1
 8005860:	4620      	mov	r0, r4
 8005862:	f000 faec 	bl	8005e3e <__i2b>
 8005866:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005868:	4607      	mov	r7, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	f000 81d0 	beq.w	8005c10 <_dtoa_r+0xb20>
 8005870:	461a      	mov	r2, r3
 8005872:	4601      	mov	r1, r0
 8005874:	4620      	mov	r0, r4
 8005876:	f000 fb81 	bl	8005f7c <__pow5mult>
 800587a:	9b06      	ldr	r3, [sp, #24]
 800587c:	2b01      	cmp	r3, #1
 800587e:	4607      	mov	r7, r0
 8005880:	dc40      	bgt.n	8005904 <_dtoa_r+0x814>
 8005882:	9b00      	ldr	r3, [sp, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d139      	bne.n	80058fc <_dtoa_r+0x80c>
 8005888:	9b01      	ldr	r3, [sp, #4]
 800588a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800588e:	2b00      	cmp	r3, #0
 8005890:	d136      	bne.n	8005900 <_dtoa_r+0x810>
 8005892:	9b01      	ldr	r3, [sp, #4]
 8005894:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005898:	0d1b      	lsrs	r3, r3, #20
 800589a:	051b      	lsls	r3, r3, #20
 800589c:	b12b      	cbz	r3, 80058aa <_dtoa_r+0x7ba>
 800589e:	9b05      	ldr	r3, [sp, #20]
 80058a0:	3301      	adds	r3, #1
 80058a2:	9305      	str	r3, [sp, #20]
 80058a4:	f108 0801 	add.w	r8, r8, #1
 80058a8:	2301      	movs	r3, #1
 80058aa:	9307      	str	r3, [sp, #28]
 80058ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d12a      	bne.n	8005908 <_dtoa_r+0x818>
 80058b2:	2001      	movs	r0, #1
 80058b4:	e030      	b.n	8005918 <_dtoa_r+0x828>
 80058b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80058b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80058bc:	e795      	b.n	80057ea <_dtoa_r+0x6fa>
 80058be:	9b07      	ldr	r3, [sp, #28]
 80058c0:	f109 37ff 	add.w	r7, r9, #4294967295
 80058c4:	42bb      	cmp	r3, r7
 80058c6:	bfbf      	itttt	lt
 80058c8:	9b07      	ldrlt	r3, [sp, #28]
 80058ca:	9707      	strlt	r7, [sp, #28]
 80058cc:	1afa      	sublt	r2, r7, r3
 80058ce:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80058d0:	bfbb      	ittet	lt
 80058d2:	189b      	addlt	r3, r3, r2
 80058d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80058d6:	1bdf      	subge	r7, r3, r7
 80058d8:	2700      	movlt	r7, #0
 80058da:	f1b9 0f00 	cmp.w	r9, #0
 80058de:	bfb5      	itete	lt
 80058e0:	9b05      	ldrlt	r3, [sp, #20]
 80058e2:	9d05      	ldrge	r5, [sp, #20]
 80058e4:	eba3 0509 	sublt.w	r5, r3, r9
 80058e8:	464b      	movge	r3, r9
 80058ea:	bfb8      	it	lt
 80058ec:	2300      	movlt	r3, #0
 80058ee:	e77e      	b.n	80057ee <_dtoa_r+0x6fe>
 80058f0:	9f07      	ldr	r7, [sp, #28]
 80058f2:	9d05      	ldr	r5, [sp, #20]
 80058f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80058f6:	e783      	b.n	8005800 <_dtoa_r+0x710>
 80058f8:	9a07      	ldr	r2, [sp, #28]
 80058fa:	e7ab      	b.n	8005854 <_dtoa_r+0x764>
 80058fc:	2300      	movs	r3, #0
 80058fe:	e7d4      	b.n	80058aa <_dtoa_r+0x7ba>
 8005900:	9b00      	ldr	r3, [sp, #0]
 8005902:	e7d2      	b.n	80058aa <_dtoa_r+0x7ba>
 8005904:	2300      	movs	r3, #0
 8005906:	9307      	str	r3, [sp, #28]
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800590e:	6918      	ldr	r0, [r3, #16]
 8005910:	f000 fa47 	bl	8005da2 <__hi0bits>
 8005914:	f1c0 0020 	rsb	r0, r0, #32
 8005918:	4440      	add	r0, r8
 800591a:	f010 001f 	ands.w	r0, r0, #31
 800591e:	d047      	beq.n	80059b0 <_dtoa_r+0x8c0>
 8005920:	f1c0 0320 	rsb	r3, r0, #32
 8005924:	2b04      	cmp	r3, #4
 8005926:	dd3b      	ble.n	80059a0 <_dtoa_r+0x8b0>
 8005928:	9b05      	ldr	r3, [sp, #20]
 800592a:	f1c0 001c 	rsb	r0, r0, #28
 800592e:	4403      	add	r3, r0
 8005930:	9305      	str	r3, [sp, #20]
 8005932:	4405      	add	r5, r0
 8005934:	4480      	add	r8, r0
 8005936:	9b05      	ldr	r3, [sp, #20]
 8005938:	2b00      	cmp	r3, #0
 800593a:	dd05      	ble.n	8005948 <_dtoa_r+0x858>
 800593c:	461a      	mov	r2, r3
 800593e:	9904      	ldr	r1, [sp, #16]
 8005940:	4620      	mov	r0, r4
 8005942:	f000 fb69 	bl	8006018 <__lshift>
 8005946:	9004      	str	r0, [sp, #16]
 8005948:	f1b8 0f00 	cmp.w	r8, #0
 800594c:	dd05      	ble.n	800595a <_dtoa_r+0x86a>
 800594e:	4639      	mov	r1, r7
 8005950:	4642      	mov	r2, r8
 8005952:	4620      	mov	r0, r4
 8005954:	f000 fb60 	bl	8006018 <__lshift>
 8005958:	4607      	mov	r7, r0
 800595a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800595c:	b353      	cbz	r3, 80059b4 <_dtoa_r+0x8c4>
 800595e:	4639      	mov	r1, r7
 8005960:	9804      	ldr	r0, [sp, #16]
 8005962:	f000 fbad 	bl	80060c0 <__mcmp>
 8005966:	2800      	cmp	r0, #0
 8005968:	da24      	bge.n	80059b4 <_dtoa_r+0x8c4>
 800596a:	2300      	movs	r3, #0
 800596c:	220a      	movs	r2, #10
 800596e:	9904      	ldr	r1, [sp, #16]
 8005970:	4620      	mov	r0, r4
 8005972:	f000 f9db 	bl	8005d2c <__multadd>
 8005976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005978:	9004      	str	r0, [sp, #16]
 800597a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 814d 	beq.w	8005c1e <_dtoa_r+0xb2e>
 8005984:	2300      	movs	r3, #0
 8005986:	4631      	mov	r1, r6
 8005988:	220a      	movs	r2, #10
 800598a:	4620      	mov	r0, r4
 800598c:	f000 f9ce 	bl	8005d2c <__multadd>
 8005990:	9b02      	ldr	r3, [sp, #8]
 8005992:	2b00      	cmp	r3, #0
 8005994:	4606      	mov	r6, r0
 8005996:	dc4f      	bgt.n	8005a38 <_dtoa_r+0x948>
 8005998:	9b06      	ldr	r3, [sp, #24]
 800599a:	2b02      	cmp	r3, #2
 800599c:	dd4c      	ble.n	8005a38 <_dtoa_r+0x948>
 800599e:	e011      	b.n	80059c4 <_dtoa_r+0x8d4>
 80059a0:	d0c9      	beq.n	8005936 <_dtoa_r+0x846>
 80059a2:	9a05      	ldr	r2, [sp, #20]
 80059a4:	331c      	adds	r3, #28
 80059a6:	441a      	add	r2, r3
 80059a8:	9205      	str	r2, [sp, #20]
 80059aa:	441d      	add	r5, r3
 80059ac:	4498      	add	r8, r3
 80059ae:	e7c2      	b.n	8005936 <_dtoa_r+0x846>
 80059b0:	4603      	mov	r3, r0
 80059b2:	e7f6      	b.n	80059a2 <_dtoa_r+0x8b2>
 80059b4:	f1b9 0f00 	cmp.w	r9, #0
 80059b8:	dc38      	bgt.n	8005a2c <_dtoa_r+0x93c>
 80059ba:	9b06      	ldr	r3, [sp, #24]
 80059bc:	2b02      	cmp	r3, #2
 80059be:	dd35      	ble.n	8005a2c <_dtoa_r+0x93c>
 80059c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80059c4:	9b02      	ldr	r3, [sp, #8]
 80059c6:	b963      	cbnz	r3, 80059e2 <_dtoa_r+0x8f2>
 80059c8:	4639      	mov	r1, r7
 80059ca:	2205      	movs	r2, #5
 80059cc:	4620      	mov	r0, r4
 80059ce:	f000 f9ad 	bl	8005d2c <__multadd>
 80059d2:	4601      	mov	r1, r0
 80059d4:	4607      	mov	r7, r0
 80059d6:	9804      	ldr	r0, [sp, #16]
 80059d8:	f000 fb72 	bl	80060c0 <__mcmp>
 80059dc:	2800      	cmp	r0, #0
 80059de:	f73f adcc 	bgt.w	800557a <_dtoa_r+0x48a>
 80059e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059e4:	465d      	mov	r5, fp
 80059e6:	ea6f 0a03 	mvn.w	sl, r3
 80059ea:	f04f 0900 	mov.w	r9, #0
 80059ee:	4639      	mov	r1, r7
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 f984 	bl	8005cfe <_Bfree>
 80059f6:	2e00      	cmp	r6, #0
 80059f8:	f43f aeb7 	beq.w	800576a <_dtoa_r+0x67a>
 80059fc:	f1b9 0f00 	cmp.w	r9, #0
 8005a00:	d005      	beq.n	8005a0e <_dtoa_r+0x91e>
 8005a02:	45b1      	cmp	r9, r6
 8005a04:	d003      	beq.n	8005a0e <_dtoa_r+0x91e>
 8005a06:	4649      	mov	r1, r9
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f000 f978 	bl	8005cfe <_Bfree>
 8005a0e:	4631      	mov	r1, r6
 8005a10:	4620      	mov	r0, r4
 8005a12:	f000 f974 	bl	8005cfe <_Bfree>
 8005a16:	e6a8      	b.n	800576a <_dtoa_r+0x67a>
 8005a18:	2700      	movs	r7, #0
 8005a1a:	463e      	mov	r6, r7
 8005a1c:	e7e1      	b.n	80059e2 <_dtoa_r+0x8f2>
 8005a1e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005a22:	463e      	mov	r6, r7
 8005a24:	e5a9      	b.n	800557a <_dtoa_r+0x48a>
 8005a26:	bf00      	nop
 8005a28:	40240000 	.word	0x40240000
 8005a2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a2e:	f8cd 9008 	str.w	r9, [sp, #8]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 80fa 	beq.w	8005c2c <_dtoa_r+0xb3c>
 8005a38:	2d00      	cmp	r5, #0
 8005a3a:	dd05      	ble.n	8005a48 <_dtoa_r+0x958>
 8005a3c:	4631      	mov	r1, r6
 8005a3e:	462a      	mov	r2, r5
 8005a40:	4620      	mov	r0, r4
 8005a42:	f000 fae9 	bl	8006018 <__lshift>
 8005a46:	4606      	mov	r6, r0
 8005a48:	9b07      	ldr	r3, [sp, #28]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d04c      	beq.n	8005ae8 <_dtoa_r+0x9f8>
 8005a4e:	6871      	ldr	r1, [r6, #4]
 8005a50:	4620      	mov	r0, r4
 8005a52:	f000 f920 	bl	8005c96 <_Balloc>
 8005a56:	6932      	ldr	r2, [r6, #16]
 8005a58:	3202      	adds	r2, #2
 8005a5a:	4605      	mov	r5, r0
 8005a5c:	0092      	lsls	r2, r2, #2
 8005a5e:	f106 010c 	add.w	r1, r6, #12
 8005a62:	300c      	adds	r0, #12
 8005a64:	f000 f90a 	bl	8005c7c <memcpy>
 8005a68:	2201      	movs	r2, #1
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	4620      	mov	r0, r4
 8005a6e:	f000 fad3 	bl	8006018 <__lshift>
 8005a72:	9b00      	ldr	r3, [sp, #0]
 8005a74:	f8cd b014 	str.w	fp, [sp, #20]
 8005a78:	f003 0301 	and.w	r3, r3, #1
 8005a7c:	46b1      	mov	r9, r6
 8005a7e:	9307      	str	r3, [sp, #28]
 8005a80:	4606      	mov	r6, r0
 8005a82:	4639      	mov	r1, r7
 8005a84:	9804      	ldr	r0, [sp, #16]
 8005a86:	f7ff faa7 	bl	8004fd8 <quorem>
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	4605      	mov	r5, r0
 8005a8e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005a92:	9804      	ldr	r0, [sp, #16]
 8005a94:	f000 fb14 	bl	80060c0 <__mcmp>
 8005a98:	4632      	mov	r2, r6
 8005a9a:	9000      	str	r0, [sp, #0]
 8005a9c:	4639      	mov	r1, r7
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f000 fb28 	bl	80060f4 <__mdiff>
 8005aa4:	68c3      	ldr	r3, [r0, #12]
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	bb03      	cbnz	r3, 8005aec <_dtoa_r+0x9fc>
 8005aaa:	4601      	mov	r1, r0
 8005aac:	9008      	str	r0, [sp, #32]
 8005aae:	9804      	ldr	r0, [sp, #16]
 8005ab0:	f000 fb06 	bl	80060c0 <__mcmp>
 8005ab4:	9a08      	ldr	r2, [sp, #32]
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	4611      	mov	r1, r2
 8005aba:	4620      	mov	r0, r4
 8005abc:	9308      	str	r3, [sp, #32]
 8005abe:	f000 f91e 	bl	8005cfe <_Bfree>
 8005ac2:	9b08      	ldr	r3, [sp, #32]
 8005ac4:	b9a3      	cbnz	r3, 8005af0 <_dtoa_r+0xa00>
 8005ac6:	9a06      	ldr	r2, [sp, #24]
 8005ac8:	b992      	cbnz	r2, 8005af0 <_dtoa_r+0xa00>
 8005aca:	9a07      	ldr	r2, [sp, #28]
 8005acc:	b982      	cbnz	r2, 8005af0 <_dtoa_r+0xa00>
 8005ace:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005ad2:	d029      	beq.n	8005b28 <_dtoa_r+0xa38>
 8005ad4:	9b00      	ldr	r3, [sp, #0]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	dd01      	ble.n	8005ade <_dtoa_r+0x9ee>
 8005ada:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005ade:	9b05      	ldr	r3, [sp, #20]
 8005ae0:	1c5d      	adds	r5, r3, #1
 8005ae2:	f883 8000 	strb.w	r8, [r3]
 8005ae6:	e782      	b.n	80059ee <_dtoa_r+0x8fe>
 8005ae8:	4630      	mov	r0, r6
 8005aea:	e7c2      	b.n	8005a72 <_dtoa_r+0x982>
 8005aec:	2301      	movs	r3, #1
 8005aee:	e7e3      	b.n	8005ab8 <_dtoa_r+0x9c8>
 8005af0:	9a00      	ldr	r2, [sp, #0]
 8005af2:	2a00      	cmp	r2, #0
 8005af4:	db04      	blt.n	8005b00 <_dtoa_r+0xa10>
 8005af6:	d125      	bne.n	8005b44 <_dtoa_r+0xa54>
 8005af8:	9a06      	ldr	r2, [sp, #24]
 8005afa:	bb1a      	cbnz	r2, 8005b44 <_dtoa_r+0xa54>
 8005afc:	9a07      	ldr	r2, [sp, #28]
 8005afe:	bb0a      	cbnz	r2, 8005b44 <_dtoa_r+0xa54>
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	ddec      	ble.n	8005ade <_dtoa_r+0x9ee>
 8005b04:	2201      	movs	r2, #1
 8005b06:	9904      	ldr	r1, [sp, #16]
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f000 fa85 	bl	8006018 <__lshift>
 8005b0e:	4639      	mov	r1, r7
 8005b10:	9004      	str	r0, [sp, #16]
 8005b12:	f000 fad5 	bl	80060c0 <__mcmp>
 8005b16:	2800      	cmp	r0, #0
 8005b18:	dc03      	bgt.n	8005b22 <_dtoa_r+0xa32>
 8005b1a:	d1e0      	bne.n	8005ade <_dtoa_r+0x9ee>
 8005b1c:	f018 0f01 	tst.w	r8, #1
 8005b20:	d0dd      	beq.n	8005ade <_dtoa_r+0x9ee>
 8005b22:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005b26:	d1d8      	bne.n	8005ada <_dtoa_r+0x9ea>
 8005b28:	9b05      	ldr	r3, [sp, #20]
 8005b2a:	9a05      	ldr	r2, [sp, #20]
 8005b2c:	1c5d      	adds	r5, r3, #1
 8005b2e:	2339      	movs	r3, #57	; 0x39
 8005b30:	7013      	strb	r3, [r2, #0]
 8005b32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005b36:	2b39      	cmp	r3, #57	; 0x39
 8005b38:	f105 32ff 	add.w	r2, r5, #4294967295
 8005b3c:	d04f      	beq.n	8005bde <_dtoa_r+0xaee>
 8005b3e:	3301      	adds	r3, #1
 8005b40:	7013      	strb	r3, [r2, #0]
 8005b42:	e754      	b.n	80059ee <_dtoa_r+0x8fe>
 8005b44:	9a05      	ldr	r2, [sp, #20]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f102 0501 	add.w	r5, r2, #1
 8005b4c:	dd06      	ble.n	8005b5c <_dtoa_r+0xa6c>
 8005b4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005b52:	d0e9      	beq.n	8005b28 <_dtoa_r+0xa38>
 8005b54:	f108 0801 	add.w	r8, r8, #1
 8005b58:	9b05      	ldr	r3, [sp, #20]
 8005b5a:	e7c2      	b.n	8005ae2 <_dtoa_r+0x9f2>
 8005b5c:	9a02      	ldr	r2, [sp, #8]
 8005b5e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005b62:	eba5 030b 	sub.w	r3, r5, fp
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d021      	beq.n	8005bae <_dtoa_r+0xabe>
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	220a      	movs	r2, #10
 8005b6e:	9904      	ldr	r1, [sp, #16]
 8005b70:	4620      	mov	r0, r4
 8005b72:	f000 f8db 	bl	8005d2c <__multadd>
 8005b76:	45b1      	cmp	r9, r6
 8005b78:	9004      	str	r0, [sp, #16]
 8005b7a:	f04f 0300 	mov.w	r3, #0
 8005b7e:	f04f 020a 	mov.w	r2, #10
 8005b82:	4649      	mov	r1, r9
 8005b84:	4620      	mov	r0, r4
 8005b86:	d105      	bne.n	8005b94 <_dtoa_r+0xaa4>
 8005b88:	f000 f8d0 	bl	8005d2c <__multadd>
 8005b8c:	4681      	mov	r9, r0
 8005b8e:	4606      	mov	r6, r0
 8005b90:	9505      	str	r5, [sp, #20]
 8005b92:	e776      	b.n	8005a82 <_dtoa_r+0x992>
 8005b94:	f000 f8ca 	bl	8005d2c <__multadd>
 8005b98:	4631      	mov	r1, r6
 8005b9a:	4681      	mov	r9, r0
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	220a      	movs	r2, #10
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	f000 f8c3 	bl	8005d2c <__multadd>
 8005ba6:	4606      	mov	r6, r0
 8005ba8:	e7f2      	b.n	8005b90 <_dtoa_r+0xaa0>
 8005baa:	f04f 0900 	mov.w	r9, #0
 8005bae:	2201      	movs	r2, #1
 8005bb0:	9904      	ldr	r1, [sp, #16]
 8005bb2:	4620      	mov	r0, r4
 8005bb4:	f000 fa30 	bl	8006018 <__lshift>
 8005bb8:	4639      	mov	r1, r7
 8005bba:	9004      	str	r0, [sp, #16]
 8005bbc:	f000 fa80 	bl	80060c0 <__mcmp>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	dcb6      	bgt.n	8005b32 <_dtoa_r+0xa42>
 8005bc4:	d102      	bne.n	8005bcc <_dtoa_r+0xadc>
 8005bc6:	f018 0f01 	tst.w	r8, #1
 8005bca:	d1b2      	bne.n	8005b32 <_dtoa_r+0xa42>
 8005bcc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bd0:	2b30      	cmp	r3, #48	; 0x30
 8005bd2:	f105 32ff 	add.w	r2, r5, #4294967295
 8005bd6:	f47f af0a 	bne.w	80059ee <_dtoa_r+0x8fe>
 8005bda:	4615      	mov	r5, r2
 8005bdc:	e7f6      	b.n	8005bcc <_dtoa_r+0xadc>
 8005bde:	4593      	cmp	fp, r2
 8005be0:	d105      	bne.n	8005bee <_dtoa_r+0xafe>
 8005be2:	2331      	movs	r3, #49	; 0x31
 8005be4:	f10a 0a01 	add.w	sl, sl, #1
 8005be8:	f88b 3000 	strb.w	r3, [fp]
 8005bec:	e6ff      	b.n	80059ee <_dtoa_r+0x8fe>
 8005bee:	4615      	mov	r5, r2
 8005bf0:	e79f      	b.n	8005b32 <_dtoa_r+0xa42>
 8005bf2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005c58 <_dtoa_r+0xb68>
 8005bf6:	e007      	b.n	8005c08 <_dtoa_r+0xb18>
 8005bf8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bfa:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005c5c <_dtoa_r+0xb6c>
 8005bfe:	b11b      	cbz	r3, 8005c08 <_dtoa_r+0xb18>
 8005c00:	f10b 0308 	add.w	r3, fp, #8
 8005c04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005c06:	6013      	str	r3, [r2, #0]
 8005c08:	4658      	mov	r0, fp
 8005c0a:	b017      	add	sp, #92	; 0x5c
 8005c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c10:	9b06      	ldr	r3, [sp, #24]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	f77f ae35 	ble.w	8005882 <_dtoa_r+0x792>
 8005c18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c1a:	9307      	str	r3, [sp, #28]
 8005c1c:	e649      	b.n	80058b2 <_dtoa_r+0x7c2>
 8005c1e:	9b02      	ldr	r3, [sp, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	dc03      	bgt.n	8005c2c <_dtoa_r+0xb3c>
 8005c24:	9b06      	ldr	r3, [sp, #24]
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	f73f aecc 	bgt.w	80059c4 <_dtoa_r+0x8d4>
 8005c2c:	465d      	mov	r5, fp
 8005c2e:	4639      	mov	r1, r7
 8005c30:	9804      	ldr	r0, [sp, #16]
 8005c32:	f7ff f9d1 	bl	8004fd8 <quorem>
 8005c36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005c3a:	f805 8b01 	strb.w	r8, [r5], #1
 8005c3e:	9a02      	ldr	r2, [sp, #8]
 8005c40:	eba5 030b 	sub.w	r3, r5, fp
 8005c44:	429a      	cmp	r2, r3
 8005c46:	ddb0      	ble.n	8005baa <_dtoa_r+0xaba>
 8005c48:	2300      	movs	r3, #0
 8005c4a:	220a      	movs	r2, #10
 8005c4c:	9904      	ldr	r1, [sp, #16]
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f000 f86c 	bl	8005d2c <__multadd>
 8005c54:	9004      	str	r0, [sp, #16]
 8005c56:	e7ea      	b.n	8005c2e <_dtoa_r+0xb3e>
 8005c58:	08006660 	.word	0x08006660
 8005c5c:	08006684 	.word	0x08006684

08005c60 <_localeconv_r>:
 8005c60:	4b04      	ldr	r3, [pc, #16]	; (8005c74 <_localeconv_r+0x14>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6a18      	ldr	r0, [r3, #32]
 8005c66:	4b04      	ldr	r3, [pc, #16]	; (8005c78 <_localeconv_r+0x18>)
 8005c68:	2800      	cmp	r0, #0
 8005c6a:	bf08      	it	eq
 8005c6c:	4618      	moveq	r0, r3
 8005c6e:	30f0      	adds	r0, #240	; 0xf0
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	2000000c 	.word	0x2000000c
 8005c78:	20000070 	.word	0x20000070

08005c7c <memcpy>:
 8005c7c:	b510      	push	{r4, lr}
 8005c7e:	1e43      	subs	r3, r0, #1
 8005c80:	440a      	add	r2, r1
 8005c82:	4291      	cmp	r1, r2
 8005c84:	d100      	bne.n	8005c88 <memcpy+0xc>
 8005c86:	bd10      	pop	{r4, pc}
 8005c88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c90:	e7f7      	b.n	8005c82 <memcpy+0x6>

08005c92 <__malloc_lock>:
 8005c92:	4770      	bx	lr

08005c94 <__malloc_unlock>:
 8005c94:	4770      	bx	lr

08005c96 <_Balloc>:
 8005c96:	b570      	push	{r4, r5, r6, lr}
 8005c98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	460e      	mov	r6, r1
 8005c9e:	b93d      	cbnz	r5, 8005cb0 <_Balloc+0x1a>
 8005ca0:	2010      	movs	r0, #16
 8005ca2:	f7fe fc55 	bl	8004550 <malloc>
 8005ca6:	6260      	str	r0, [r4, #36]	; 0x24
 8005ca8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005cac:	6005      	str	r5, [r0, #0]
 8005cae:	60c5      	str	r5, [r0, #12]
 8005cb0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005cb2:	68eb      	ldr	r3, [r5, #12]
 8005cb4:	b183      	cbz	r3, 8005cd8 <_Balloc+0x42>
 8005cb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005cbe:	b9b8      	cbnz	r0, 8005cf0 <_Balloc+0x5a>
 8005cc0:	2101      	movs	r1, #1
 8005cc2:	fa01 f506 	lsl.w	r5, r1, r6
 8005cc6:	1d6a      	adds	r2, r5, #5
 8005cc8:	0092      	lsls	r2, r2, #2
 8005cca:	4620      	mov	r0, r4
 8005ccc:	f000 fabe 	bl	800624c <_calloc_r>
 8005cd0:	b160      	cbz	r0, 8005cec <_Balloc+0x56>
 8005cd2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005cd6:	e00e      	b.n	8005cf6 <_Balloc+0x60>
 8005cd8:	2221      	movs	r2, #33	; 0x21
 8005cda:	2104      	movs	r1, #4
 8005cdc:	4620      	mov	r0, r4
 8005cde:	f000 fab5 	bl	800624c <_calloc_r>
 8005ce2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ce4:	60e8      	str	r0, [r5, #12]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e4      	bne.n	8005cb6 <_Balloc+0x20>
 8005cec:	2000      	movs	r0, #0
 8005cee:	bd70      	pop	{r4, r5, r6, pc}
 8005cf0:	6802      	ldr	r2, [r0, #0]
 8005cf2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005cfc:	e7f7      	b.n	8005cee <_Balloc+0x58>

08005cfe <_Bfree>:
 8005cfe:	b570      	push	{r4, r5, r6, lr}
 8005d00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005d02:	4606      	mov	r6, r0
 8005d04:	460d      	mov	r5, r1
 8005d06:	b93c      	cbnz	r4, 8005d18 <_Bfree+0x1a>
 8005d08:	2010      	movs	r0, #16
 8005d0a:	f7fe fc21 	bl	8004550 <malloc>
 8005d0e:	6270      	str	r0, [r6, #36]	; 0x24
 8005d10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005d14:	6004      	str	r4, [r0, #0]
 8005d16:	60c4      	str	r4, [r0, #12]
 8005d18:	b13d      	cbz	r5, 8005d2a <_Bfree+0x2c>
 8005d1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005d1c:	686a      	ldr	r2, [r5, #4]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d24:	6029      	str	r1, [r5, #0]
 8005d26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005d2a:	bd70      	pop	{r4, r5, r6, pc}

08005d2c <__multadd>:
 8005d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d30:	690d      	ldr	r5, [r1, #16]
 8005d32:	461f      	mov	r7, r3
 8005d34:	4606      	mov	r6, r0
 8005d36:	460c      	mov	r4, r1
 8005d38:	f101 0c14 	add.w	ip, r1, #20
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f8dc 0000 	ldr.w	r0, [ip]
 8005d42:	b281      	uxth	r1, r0
 8005d44:	fb02 7101 	mla	r1, r2, r1, r7
 8005d48:	0c0f      	lsrs	r7, r1, #16
 8005d4a:	0c00      	lsrs	r0, r0, #16
 8005d4c:	fb02 7000 	mla	r0, r2, r0, r7
 8005d50:	b289      	uxth	r1, r1
 8005d52:	3301      	adds	r3, #1
 8005d54:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005d58:	429d      	cmp	r5, r3
 8005d5a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005d5e:	f84c 1b04 	str.w	r1, [ip], #4
 8005d62:	dcec      	bgt.n	8005d3e <__multadd+0x12>
 8005d64:	b1d7      	cbz	r7, 8005d9c <__multadd+0x70>
 8005d66:	68a3      	ldr	r3, [r4, #8]
 8005d68:	42ab      	cmp	r3, r5
 8005d6a:	dc12      	bgt.n	8005d92 <__multadd+0x66>
 8005d6c:	6861      	ldr	r1, [r4, #4]
 8005d6e:	4630      	mov	r0, r6
 8005d70:	3101      	adds	r1, #1
 8005d72:	f7ff ff90 	bl	8005c96 <_Balloc>
 8005d76:	6922      	ldr	r2, [r4, #16]
 8005d78:	3202      	adds	r2, #2
 8005d7a:	f104 010c 	add.w	r1, r4, #12
 8005d7e:	4680      	mov	r8, r0
 8005d80:	0092      	lsls	r2, r2, #2
 8005d82:	300c      	adds	r0, #12
 8005d84:	f7ff ff7a 	bl	8005c7c <memcpy>
 8005d88:	4621      	mov	r1, r4
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f7ff ffb7 	bl	8005cfe <_Bfree>
 8005d90:	4644      	mov	r4, r8
 8005d92:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d96:	3501      	adds	r5, #1
 8005d98:	615f      	str	r7, [r3, #20]
 8005d9a:	6125      	str	r5, [r4, #16]
 8005d9c:	4620      	mov	r0, r4
 8005d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005da2 <__hi0bits>:
 8005da2:	0c02      	lsrs	r2, r0, #16
 8005da4:	0412      	lsls	r2, r2, #16
 8005da6:	4603      	mov	r3, r0
 8005da8:	b9b2      	cbnz	r2, 8005dd8 <__hi0bits+0x36>
 8005daa:	0403      	lsls	r3, r0, #16
 8005dac:	2010      	movs	r0, #16
 8005dae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005db2:	bf04      	itt	eq
 8005db4:	021b      	lsleq	r3, r3, #8
 8005db6:	3008      	addeq	r0, #8
 8005db8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005dbc:	bf04      	itt	eq
 8005dbe:	011b      	lsleq	r3, r3, #4
 8005dc0:	3004      	addeq	r0, #4
 8005dc2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005dc6:	bf04      	itt	eq
 8005dc8:	009b      	lsleq	r3, r3, #2
 8005dca:	3002      	addeq	r0, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	db06      	blt.n	8005dde <__hi0bits+0x3c>
 8005dd0:	005b      	lsls	r3, r3, #1
 8005dd2:	d503      	bpl.n	8005ddc <__hi0bits+0x3a>
 8005dd4:	3001      	adds	r0, #1
 8005dd6:	4770      	bx	lr
 8005dd8:	2000      	movs	r0, #0
 8005dda:	e7e8      	b.n	8005dae <__hi0bits+0xc>
 8005ddc:	2020      	movs	r0, #32
 8005dde:	4770      	bx	lr

08005de0 <__lo0bits>:
 8005de0:	6803      	ldr	r3, [r0, #0]
 8005de2:	f013 0207 	ands.w	r2, r3, #7
 8005de6:	4601      	mov	r1, r0
 8005de8:	d00b      	beq.n	8005e02 <__lo0bits+0x22>
 8005dea:	07da      	lsls	r2, r3, #31
 8005dec:	d423      	bmi.n	8005e36 <__lo0bits+0x56>
 8005dee:	0798      	lsls	r0, r3, #30
 8005df0:	bf49      	itett	mi
 8005df2:	085b      	lsrmi	r3, r3, #1
 8005df4:	089b      	lsrpl	r3, r3, #2
 8005df6:	2001      	movmi	r0, #1
 8005df8:	600b      	strmi	r3, [r1, #0]
 8005dfa:	bf5c      	itt	pl
 8005dfc:	600b      	strpl	r3, [r1, #0]
 8005dfe:	2002      	movpl	r0, #2
 8005e00:	4770      	bx	lr
 8005e02:	b298      	uxth	r0, r3
 8005e04:	b9a8      	cbnz	r0, 8005e32 <__lo0bits+0x52>
 8005e06:	0c1b      	lsrs	r3, r3, #16
 8005e08:	2010      	movs	r0, #16
 8005e0a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005e0e:	bf04      	itt	eq
 8005e10:	0a1b      	lsreq	r3, r3, #8
 8005e12:	3008      	addeq	r0, #8
 8005e14:	071a      	lsls	r2, r3, #28
 8005e16:	bf04      	itt	eq
 8005e18:	091b      	lsreq	r3, r3, #4
 8005e1a:	3004      	addeq	r0, #4
 8005e1c:	079a      	lsls	r2, r3, #30
 8005e1e:	bf04      	itt	eq
 8005e20:	089b      	lsreq	r3, r3, #2
 8005e22:	3002      	addeq	r0, #2
 8005e24:	07da      	lsls	r2, r3, #31
 8005e26:	d402      	bmi.n	8005e2e <__lo0bits+0x4e>
 8005e28:	085b      	lsrs	r3, r3, #1
 8005e2a:	d006      	beq.n	8005e3a <__lo0bits+0x5a>
 8005e2c:	3001      	adds	r0, #1
 8005e2e:	600b      	str	r3, [r1, #0]
 8005e30:	4770      	bx	lr
 8005e32:	4610      	mov	r0, r2
 8005e34:	e7e9      	b.n	8005e0a <__lo0bits+0x2a>
 8005e36:	2000      	movs	r0, #0
 8005e38:	4770      	bx	lr
 8005e3a:	2020      	movs	r0, #32
 8005e3c:	4770      	bx	lr

08005e3e <__i2b>:
 8005e3e:	b510      	push	{r4, lr}
 8005e40:	460c      	mov	r4, r1
 8005e42:	2101      	movs	r1, #1
 8005e44:	f7ff ff27 	bl	8005c96 <_Balloc>
 8005e48:	2201      	movs	r2, #1
 8005e4a:	6144      	str	r4, [r0, #20]
 8005e4c:	6102      	str	r2, [r0, #16]
 8005e4e:	bd10      	pop	{r4, pc}

08005e50 <__multiply>:
 8005e50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e54:	4614      	mov	r4, r2
 8005e56:	690a      	ldr	r2, [r1, #16]
 8005e58:	6923      	ldr	r3, [r4, #16]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	bfb8      	it	lt
 8005e5e:	460b      	movlt	r3, r1
 8005e60:	4688      	mov	r8, r1
 8005e62:	bfbc      	itt	lt
 8005e64:	46a0      	movlt	r8, r4
 8005e66:	461c      	movlt	r4, r3
 8005e68:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005e6c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005e70:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005e74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005e78:	eb07 0609 	add.w	r6, r7, r9
 8005e7c:	42b3      	cmp	r3, r6
 8005e7e:	bfb8      	it	lt
 8005e80:	3101      	addlt	r1, #1
 8005e82:	f7ff ff08 	bl	8005c96 <_Balloc>
 8005e86:	f100 0514 	add.w	r5, r0, #20
 8005e8a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005e8e:	462b      	mov	r3, r5
 8005e90:	2200      	movs	r2, #0
 8005e92:	4573      	cmp	r3, lr
 8005e94:	d316      	bcc.n	8005ec4 <__multiply+0x74>
 8005e96:	f104 0214 	add.w	r2, r4, #20
 8005e9a:	f108 0114 	add.w	r1, r8, #20
 8005e9e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005ea2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	9b00      	ldr	r3, [sp, #0]
 8005eaa:	9201      	str	r2, [sp, #4]
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d80c      	bhi.n	8005eca <__multiply+0x7a>
 8005eb0:	2e00      	cmp	r6, #0
 8005eb2:	dd03      	ble.n	8005ebc <__multiply+0x6c>
 8005eb4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d05d      	beq.n	8005f78 <__multiply+0x128>
 8005ebc:	6106      	str	r6, [r0, #16]
 8005ebe:	b003      	add	sp, #12
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	f843 2b04 	str.w	r2, [r3], #4
 8005ec8:	e7e3      	b.n	8005e92 <__multiply+0x42>
 8005eca:	f8b2 b000 	ldrh.w	fp, [r2]
 8005ece:	f1bb 0f00 	cmp.w	fp, #0
 8005ed2:	d023      	beq.n	8005f1c <__multiply+0xcc>
 8005ed4:	4689      	mov	r9, r1
 8005ed6:	46ac      	mov	ip, r5
 8005ed8:	f04f 0800 	mov.w	r8, #0
 8005edc:	f859 4b04 	ldr.w	r4, [r9], #4
 8005ee0:	f8dc a000 	ldr.w	sl, [ip]
 8005ee4:	b2a3      	uxth	r3, r4
 8005ee6:	fa1f fa8a 	uxth.w	sl, sl
 8005eea:	fb0b a303 	mla	r3, fp, r3, sl
 8005eee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005ef2:	f8dc 4000 	ldr.w	r4, [ip]
 8005ef6:	4443      	add	r3, r8
 8005ef8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005efc:	fb0b 840a 	mla	r4, fp, sl, r8
 8005f00:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005f04:	46e2      	mov	sl, ip
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005f0c:	454f      	cmp	r7, r9
 8005f0e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005f12:	f84a 3b04 	str.w	r3, [sl], #4
 8005f16:	d82b      	bhi.n	8005f70 <__multiply+0x120>
 8005f18:	f8cc 8004 	str.w	r8, [ip, #4]
 8005f1c:	9b01      	ldr	r3, [sp, #4]
 8005f1e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005f22:	3204      	adds	r2, #4
 8005f24:	f1ba 0f00 	cmp.w	sl, #0
 8005f28:	d020      	beq.n	8005f6c <__multiply+0x11c>
 8005f2a:	682b      	ldr	r3, [r5, #0]
 8005f2c:	4689      	mov	r9, r1
 8005f2e:	46a8      	mov	r8, r5
 8005f30:	f04f 0b00 	mov.w	fp, #0
 8005f34:	f8b9 c000 	ldrh.w	ip, [r9]
 8005f38:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005f3c:	fb0a 440c 	mla	r4, sl, ip, r4
 8005f40:	445c      	add	r4, fp
 8005f42:	46c4      	mov	ip, r8
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005f4a:	f84c 3b04 	str.w	r3, [ip], #4
 8005f4e:	f859 3b04 	ldr.w	r3, [r9], #4
 8005f52:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005f56:	0c1b      	lsrs	r3, r3, #16
 8005f58:	fb0a b303 	mla	r3, sl, r3, fp
 8005f5c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005f60:	454f      	cmp	r7, r9
 8005f62:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005f66:	d805      	bhi.n	8005f74 <__multiply+0x124>
 8005f68:	f8c8 3004 	str.w	r3, [r8, #4]
 8005f6c:	3504      	adds	r5, #4
 8005f6e:	e79b      	b.n	8005ea8 <__multiply+0x58>
 8005f70:	46d4      	mov	ip, sl
 8005f72:	e7b3      	b.n	8005edc <__multiply+0x8c>
 8005f74:	46e0      	mov	r8, ip
 8005f76:	e7dd      	b.n	8005f34 <__multiply+0xe4>
 8005f78:	3e01      	subs	r6, #1
 8005f7a:	e799      	b.n	8005eb0 <__multiply+0x60>

08005f7c <__pow5mult>:
 8005f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f80:	4615      	mov	r5, r2
 8005f82:	f012 0203 	ands.w	r2, r2, #3
 8005f86:	4606      	mov	r6, r0
 8005f88:	460f      	mov	r7, r1
 8005f8a:	d007      	beq.n	8005f9c <__pow5mult+0x20>
 8005f8c:	3a01      	subs	r2, #1
 8005f8e:	4c21      	ldr	r4, [pc, #132]	; (8006014 <__pow5mult+0x98>)
 8005f90:	2300      	movs	r3, #0
 8005f92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f96:	f7ff fec9 	bl	8005d2c <__multadd>
 8005f9a:	4607      	mov	r7, r0
 8005f9c:	10ad      	asrs	r5, r5, #2
 8005f9e:	d035      	beq.n	800600c <__pow5mult+0x90>
 8005fa0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005fa2:	b93c      	cbnz	r4, 8005fb4 <__pow5mult+0x38>
 8005fa4:	2010      	movs	r0, #16
 8005fa6:	f7fe fad3 	bl	8004550 <malloc>
 8005faa:	6270      	str	r0, [r6, #36]	; 0x24
 8005fac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005fb0:	6004      	str	r4, [r0, #0]
 8005fb2:	60c4      	str	r4, [r0, #12]
 8005fb4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005fb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005fbc:	b94c      	cbnz	r4, 8005fd2 <__pow5mult+0x56>
 8005fbe:	f240 2171 	movw	r1, #625	; 0x271
 8005fc2:	4630      	mov	r0, r6
 8005fc4:	f7ff ff3b 	bl	8005e3e <__i2b>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f8c8 0008 	str.w	r0, [r8, #8]
 8005fce:	4604      	mov	r4, r0
 8005fd0:	6003      	str	r3, [r0, #0]
 8005fd2:	f04f 0800 	mov.w	r8, #0
 8005fd6:	07eb      	lsls	r3, r5, #31
 8005fd8:	d50a      	bpl.n	8005ff0 <__pow5mult+0x74>
 8005fda:	4639      	mov	r1, r7
 8005fdc:	4622      	mov	r2, r4
 8005fde:	4630      	mov	r0, r6
 8005fe0:	f7ff ff36 	bl	8005e50 <__multiply>
 8005fe4:	4639      	mov	r1, r7
 8005fe6:	4681      	mov	r9, r0
 8005fe8:	4630      	mov	r0, r6
 8005fea:	f7ff fe88 	bl	8005cfe <_Bfree>
 8005fee:	464f      	mov	r7, r9
 8005ff0:	106d      	asrs	r5, r5, #1
 8005ff2:	d00b      	beq.n	800600c <__pow5mult+0x90>
 8005ff4:	6820      	ldr	r0, [r4, #0]
 8005ff6:	b938      	cbnz	r0, 8006008 <__pow5mult+0x8c>
 8005ff8:	4622      	mov	r2, r4
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	f7ff ff27 	bl	8005e50 <__multiply>
 8006002:	6020      	str	r0, [r4, #0]
 8006004:	f8c0 8000 	str.w	r8, [r0]
 8006008:	4604      	mov	r4, r0
 800600a:	e7e4      	b.n	8005fd6 <__pow5mult+0x5a>
 800600c:	4638      	mov	r0, r7
 800600e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006012:	bf00      	nop
 8006014:	08006788 	.word	0x08006788

08006018 <__lshift>:
 8006018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800601c:	460c      	mov	r4, r1
 800601e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006022:	6923      	ldr	r3, [r4, #16]
 8006024:	6849      	ldr	r1, [r1, #4]
 8006026:	eb0a 0903 	add.w	r9, sl, r3
 800602a:	68a3      	ldr	r3, [r4, #8]
 800602c:	4607      	mov	r7, r0
 800602e:	4616      	mov	r6, r2
 8006030:	f109 0501 	add.w	r5, r9, #1
 8006034:	42ab      	cmp	r3, r5
 8006036:	db32      	blt.n	800609e <__lshift+0x86>
 8006038:	4638      	mov	r0, r7
 800603a:	f7ff fe2c 	bl	8005c96 <_Balloc>
 800603e:	2300      	movs	r3, #0
 8006040:	4680      	mov	r8, r0
 8006042:	f100 0114 	add.w	r1, r0, #20
 8006046:	461a      	mov	r2, r3
 8006048:	4553      	cmp	r3, sl
 800604a:	db2b      	blt.n	80060a4 <__lshift+0x8c>
 800604c:	6920      	ldr	r0, [r4, #16]
 800604e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006052:	f104 0314 	add.w	r3, r4, #20
 8006056:	f016 021f 	ands.w	r2, r6, #31
 800605a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800605e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006062:	d025      	beq.n	80060b0 <__lshift+0x98>
 8006064:	f1c2 0e20 	rsb	lr, r2, #32
 8006068:	2000      	movs	r0, #0
 800606a:	681e      	ldr	r6, [r3, #0]
 800606c:	468a      	mov	sl, r1
 800606e:	4096      	lsls	r6, r2
 8006070:	4330      	orrs	r0, r6
 8006072:	f84a 0b04 	str.w	r0, [sl], #4
 8006076:	f853 0b04 	ldr.w	r0, [r3], #4
 800607a:	459c      	cmp	ip, r3
 800607c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006080:	d814      	bhi.n	80060ac <__lshift+0x94>
 8006082:	6048      	str	r0, [r1, #4]
 8006084:	b108      	cbz	r0, 800608a <__lshift+0x72>
 8006086:	f109 0502 	add.w	r5, r9, #2
 800608a:	3d01      	subs	r5, #1
 800608c:	4638      	mov	r0, r7
 800608e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006092:	4621      	mov	r1, r4
 8006094:	f7ff fe33 	bl	8005cfe <_Bfree>
 8006098:	4640      	mov	r0, r8
 800609a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800609e:	3101      	adds	r1, #1
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	e7c7      	b.n	8006034 <__lshift+0x1c>
 80060a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80060a8:	3301      	adds	r3, #1
 80060aa:	e7cd      	b.n	8006048 <__lshift+0x30>
 80060ac:	4651      	mov	r1, sl
 80060ae:	e7dc      	b.n	800606a <__lshift+0x52>
 80060b0:	3904      	subs	r1, #4
 80060b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80060b6:	f841 2f04 	str.w	r2, [r1, #4]!
 80060ba:	459c      	cmp	ip, r3
 80060bc:	d8f9      	bhi.n	80060b2 <__lshift+0x9a>
 80060be:	e7e4      	b.n	800608a <__lshift+0x72>

080060c0 <__mcmp>:
 80060c0:	6903      	ldr	r3, [r0, #16]
 80060c2:	690a      	ldr	r2, [r1, #16]
 80060c4:	1a9b      	subs	r3, r3, r2
 80060c6:	b530      	push	{r4, r5, lr}
 80060c8:	d10c      	bne.n	80060e4 <__mcmp+0x24>
 80060ca:	0092      	lsls	r2, r2, #2
 80060cc:	3014      	adds	r0, #20
 80060ce:	3114      	adds	r1, #20
 80060d0:	1884      	adds	r4, r0, r2
 80060d2:	4411      	add	r1, r2
 80060d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80060d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80060dc:	4295      	cmp	r5, r2
 80060de:	d003      	beq.n	80060e8 <__mcmp+0x28>
 80060e0:	d305      	bcc.n	80060ee <__mcmp+0x2e>
 80060e2:	2301      	movs	r3, #1
 80060e4:	4618      	mov	r0, r3
 80060e6:	bd30      	pop	{r4, r5, pc}
 80060e8:	42a0      	cmp	r0, r4
 80060ea:	d3f3      	bcc.n	80060d4 <__mcmp+0x14>
 80060ec:	e7fa      	b.n	80060e4 <__mcmp+0x24>
 80060ee:	f04f 33ff 	mov.w	r3, #4294967295
 80060f2:	e7f7      	b.n	80060e4 <__mcmp+0x24>

080060f4 <__mdiff>:
 80060f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060f8:	460d      	mov	r5, r1
 80060fa:	4607      	mov	r7, r0
 80060fc:	4611      	mov	r1, r2
 80060fe:	4628      	mov	r0, r5
 8006100:	4614      	mov	r4, r2
 8006102:	f7ff ffdd 	bl	80060c0 <__mcmp>
 8006106:	1e06      	subs	r6, r0, #0
 8006108:	d108      	bne.n	800611c <__mdiff+0x28>
 800610a:	4631      	mov	r1, r6
 800610c:	4638      	mov	r0, r7
 800610e:	f7ff fdc2 	bl	8005c96 <_Balloc>
 8006112:	2301      	movs	r3, #1
 8006114:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800611c:	bfa4      	itt	ge
 800611e:	4623      	movge	r3, r4
 8006120:	462c      	movge	r4, r5
 8006122:	4638      	mov	r0, r7
 8006124:	6861      	ldr	r1, [r4, #4]
 8006126:	bfa6      	itte	ge
 8006128:	461d      	movge	r5, r3
 800612a:	2600      	movge	r6, #0
 800612c:	2601      	movlt	r6, #1
 800612e:	f7ff fdb2 	bl	8005c96 <_Balloc>
 8006132:	692b      	ldr	r3, [r5, #16]
 8006134:	60c6      	str	r6, [r0, #12]
 8006136:	6926      	ldr	r6, [r4, #16]
 8006138:	f105 0914 	add.w	r9, r5, #20
 800613c:	f104 0214 	add.w	r2, r4, #20
 8006140:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006144:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006148:	f100 0514 	add.w	r5, r0, #20
 800614c:	f04f 0e00 	mov.w	lr, #0
 8006150:	f852 ab04 	ldr.w	sl, [r2], #4
 8006154:	f859 4b04 	ldr.w	r4, [r9], #4
 8006158:	fa1e f18a 	uxtah	r1, lr, sl
 800615c:	b2a3      	uxth	r3, r4
 800615e:	1ac9      	subs	r1, r1, r3
 8006160:	0c23      	lsrs	r3, r4, #16
 8006162:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006166:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800616a:	b289      	uxth	r1, r1
 800616c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006170:	45c8      	cmp	r8, r9
 8006172:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006176:	4694      	mov	ip, r2
 8006178:	f845 3b04 	str.w	r3, [r5], #4
 800617c:	d8e8      	bhi.n	8006150 <__mdiff+0x5c>
 800617e:	45bc      	cmp	ip, r7
 8006180:	d304      	bcc.n	800618c <__mdiff+0x98>
 8006182:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006186:	b183      	cbz	r3, 80061aa <__mdiff+0xb6>
 8006188:	6106      	str	r6, [r0, #16]
 800618a:	e7c5      	b.n	8006118 <__mdiff+0x24>
 800618c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006190:	fa1e f381 	uxtah	r3, lr, r1
 8006194:	141a      	asrs	r2, r3, #16
 8006196:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800619a:	b29b      	uxth	r3, r3
 800619c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061a0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80061a4:	f845 3b04 	str.w	r3, [r5], #4
 80061a8:	e7e9      	b.n	800617e <__mdiff+0x8a>
 80061aa:	3e01      	subs	r6, #1
 80061ac:	e7e9      	b.n	8006182 <__mdiff+0x8e>

080061ae <__d2b>:
 80061ae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80061b2:	460e      	mov	r6, r1
 80061b4:	2101      	movs	r1, #1
 80061b6:	ec59 8b10 	vmov	r8, r9, d0
 80061ba:	4615      	mov	r5, r2
 80061bc:	f7ff fd6b 	bl	8005c96 <_Balloc>
 80061c0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80061c4:	4607      	mov	r7, r0
 80061c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80061ca:	bb34      	cbnz	r4, 800621a <__d2b+0x6c>
 80061cc:	9301      	str	r3, [sp, #4]
 80061ce:	f1b8 0300 	subs.w	r3, r8, #0
 80061d2:	d027      	beq.n	8006224 <__d2b+0x76>
 80061d4:	a802      	add	r0, sp, #8
 80061d6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80061da:	f7ff fe01 	bl	8005de0 <__lo0bits>
 80061de:	9900      	ldr	r1, [sp, #0]
 80061e0:	b1f0      	cbz	r0, 8006220 <__d2b+0x72>
 80061e2:	9a01      	ldr	r2, [sp, #4]
 80061e4:	f1c0 0320 	rsb	r3, r0, #32
 80061e8:	fa02 f303 	lsl.w	r3, r2, r3
 80061ec:	430b      	orrs	r3, r1
 80061ee:	40c2      	lsrs	r2, r0
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	9201      	str	r2, [sp, #4]
 80061f4:	9b01      	ldr	r3, [sp, #4]
 80061f6:	61bb      	str	r3, [r7, #24]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	bf14      	ite	ne
 80061fc:	2102      	movne	r1, #2
 80061fe:	2101      	moveq	r1, #1
 8006200:	6139      	str	r1, [r7, #16]
 8006202:	b1c4      	cbz	r4, 8006236 <__d2b+0x88>
 8006204:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006208:	4404      	add	r4, r0
 800620a:	6034      	str	r4, [r6, #0]
 800620c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006210:	6028      	str	r0, [r5, #0]
 8006212:	4638      	mov	r0, r7
 8006214:	b003      	add	sp, #12
 8006216:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800621a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800621e:	e7d5      	b.n	80061cc <__d2b+0x1e>
 8006220:	6179      	str	r1, [r7, #20]
 8006222:	e7e7      	b.n	80061f4 <__d2b+0x46>
 8006224:	a801      	add	r0, sp, #4
 8006226:	f7ff fddb 	bl	8005de0 <__lo0bits>
 800622a:	9b01      	ldr	r3, [sp, #4]
 800622c:	617b      	str	r3, [r7, #20]
 800622e:	2101      	movs	r1, #1
 8006230:	6139      	str	r1, [r7, #16]
 8006232:	3020      	adds	r0, #32
 8006234:	e7e5      	b.n	8006202 <__d2b+0x54>
 8006236:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800623a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800623e:	6030      	str	r0, [r6, #0]
 8006240:	6918      	ldr	r0, [r3, #16]
 8006242:	f7ff fdae 	bl	8005da2 <__hi0bits>
 8006246:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800624a:	e7e1      	b.n	8006210 <__d2b+0x62>

0800624c <_calloc_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	fb02 f401 	mul.w	r4, r2, r1
 8006252:	4621      	mov	r1, r4
 8006254:	f7fe f9da 	bl	800460c <_malloc_r>
 8006258:	4605      	mov	r5, r0
 800625a:	b118      	cbz	r0, 8006264 <_calloc_r+0x18>
 800625c:	4622      	mov	r2, r4
 800625e:	2100      	movs	r1, #0
 8006260:	f7fe f97e 	bl	8004560 <memset>
 8006264:	4628      	mov	r0, r5
 8006266:	bd38      	pop	{r3, r4, r5, pc}

08006268 <__ssputs_r>:
 8006268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800626c:	688e      	ldr	r6, [r1, #8]
 800626e:	429e      	cmp	r6, r3
 8006270:	4682      	mov	sl, r0
 8006272:	460c      	mov	r4, r1
 8006274:	4690      	mov	r8, r2
 8006276:	4699      	mov	r9, r3
 8006278:	d837      	bhi.n	80062ea <__ssputs_r+0x82>
 800627a:	898a      	ldrh	r2, [r1, #12]
 800627c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006280:	d031      	beq.n	80062e6 <__ssputs_r+0x7e>
 8006282:	6825      	ldr	r5, [r4, #0]
 8006284:	6909      	ldr	r1, [r1, #16]
 8006286:	1a6f      	subs	r7, r5, r1
 8006288:	6965      	ldr	r5, [r4, #20]
 800628a:	2302      	movs	r3, #2
 800628c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006290:	fb95 f5f3 	sdiv	r5, r5, r3
 8006294:	f109 0301 	add.w	r3, r9, #1
 8006298:	443b      	add	r3, r7
 800629a:	429d      	cmp	r5, r3
 800629c:	bf38      	it	cc
 800629e:	461d      	movcc	r5, r3
 80062a0:	0553      	lsls	r3, r2, #21
 80062a2:	d530      	bpl.n	8006306 <__ssputs_r+0x9e>
 80062a4:	4629      	mov	r1, r5
 80062a6:	f7fe f9b1 	bl	800460c <_malloc_r>
 80062aa:	4606      	mov	r6, r0
 80062ac:	b950      	cbnz	r0, 80062c4 <__ssputs_r+0x5c>
 80062ae:	230c      	movs	r3, #12
 80062b0:	f8ca 3000 	str.w	r3, [sl]
 80062b4:	89a3      	ldrh	r3, [r4, #12]
 80062b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062ba:	81a3      	strh	r3, [r4, #12]
 80062bc:	f04f 30ff 	mov.w	r0, #4294967295
 80062c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062c4:	463a      	mov	r2, r7
 80062c6:	6921      	ldr	r1, [r4, #16]
 80062c8:	f7ff fcd8 	bl	8005c7c <memcpy>
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062d6:	81a3      	strh	r3, [r4, #12]
 80062d8:	6126      	str	r6, [r4, #16]
 80062da:	6165      	str	r5, [r4, #20]
 80062dc:	443e      	add	r6, r7
 80062de:	1bed      	subs	r5, r5, r7
 80062e0:	6026      	str	r6, [r4, #0]
 80062e2:	60a5      	str	r5, [r4, #8]
 80062e4:	464e      	mov	r6, r9
 80062e6:	454e      	cmp	r6, r9
 80062e8:	d900      	bls.n	80062ec <__ssputs_r+0x84>
 80062ea:	464e      	mov	r6, r9
 80062ec:	4632      	mov	r2, r6
 80062ee:	4641      	mov	r1, r8
 80062f0:	6820      	ldr	r0, [r4, #0]
 80062f2:	f000 f91d 	bl	8006530 <memmove>
 80062f6:	68a3      	ldr	r3, [r4, #8]
 80062f8:	1b9b      	subs	r3, r3, r6
 80062fa:	60a3      	str	r3, [r4, #8]
 80062fc:	6823      	ldr	r3, [r4, #0]
 80062fe:	441e      	add	r6, r3
 8006300:	6026      	str	r6, [r4, #0]
 8006302:	2000      	movs	r0, #0
 8006304:	e7dc      	b.n	80062c0 <__ssputs_r+0x58>
 8006306:	462a      	mov	r2, r5
 8006308:	f000 f92b 	bl	8006562 <_realloc_r>
 800630c:	4606      	mov	r6, r0
 800630e:	2800      	cmp	r0, #0
 8006310:	d1e2      	bne.n	80062d8 <__ssputs_r+0x70>
 8006312:	6921      	ldr	r1, [r4, #16]
 8006314:	4650      	mov	r0, sl
 8006316:	f7fe f92b 	bl	8004570 <_free_r>
 800631a:	e7c8      	b.n	80062ae <__ssputs_r+0x46>

0800631c <_svfiprintf_r>:
 800631c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006320:	461d      	mov	r5, r3
 8006322:	898b      	ldrh	r3, [r1, #12]
 8006324:	061f      	lsls	r7, r3, #24
 8006326:	b09d      	sub	sp, #116	; 0x74
 8006328:	4680      	mov	r8, r0
 800632a:	460c      	mov	r4, r1
 800632c:	4616      	mov	r6, r2
 800632e:	d50f      	bpl.n	8006350 <_svfiprintf_r+0x34>
 8006330:	690b      	ldr	r3, [r1, #16]
 8006332:	b96b      	cbnz	r3, 8006350 <_svfiprintf_r+0x34>
 8006334:	2140      	movs	r1, #64	; 0x40
 8006336:	f7fe f969 	bl	800460c <_malloc_r>
 800633a:	6020      	str	r0, [r4, #0]
 800633c:	6120      	str	r0, [r4, #16]
 800633e:	b928      	cbnz	r0, 800634c <_svfiprintf_r+0x30>
 8006340:	230c      	movs	r3, #12
 8006342:	f8c8 3000 	str.w	r3, [r8]
 8006346:	f04f 30ff 	mov.w	r0, #4294967295
 800634a:	e0c8      	b.n	80064de <_svfiprintf_r+0x1c2>
 800634c:	2340      	movs	r3, #64	; 0x40
 800634e:	6163      	str	r3, [r4, #20]
 8006350:	2300      	movs	r3, #0
 8006352:	9309      	str	r3, [sp, #36]	; 0x24
 8006354:	2320      	movs	r3, #32
 8006356:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800635a:	2330      	movs	r3, #48	; 0x30
 800635c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006360:	9503      	str	r5, [sp, #12]
 8006362:	f04f 0b01 	mov.w	fp, #1
 8006366:	4637      	mov	r7, r6
 8006368:	463d      	mov	r5, r7
 800636a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800636e:	b10b      	cbz	r3, 8006374 <_svfiprintf_r+0x58>
 8006370:	2b25      	cmp	r3, #37	; 0x25
 8006372:	d13e      	bne.n	80063f2 <_svfiprintf_r+0xd6>
 8006374:	ebb7 0a06 	subs.w	sl, r7, r6
 8006378:	d00b      	beq.n	8006392 <_svfiprintf_r+0x76>
 800637a:	4653      	mov	r3, sl
 800637c:	4632      	mov	r2, r6
 800637e:	4621      	mov	r1, r4
 8006380:	4640      	mov	r0, r8
 8006382:	f7ff ff71 	bl	8006268 <__ssputs_r>
 8006386:	3001      	adds	r0, #1
 8006388:	f000 80a4 	beq.w	80064d4 <_svfiprintf_r+0x1b8>
 800638c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800638e:	4453      	add	r3, sl
 8006390:	9309      	str	r3, [sp, #36]	; 0x24
 8006392:	783b      	ldrb	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	f000 809d 	beq.w	80064d4 <_svfiprintf_r+0x1b8>
 800639a:	2300      	movs	r3, #0
 800639c:	f04f 32ff 	mov.w	r2, #4294967295
 80063a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063a4:	9304      	str	r3, [sp, #16]
 80063a6:	9307      	str	r3, [sp, #28]
 80063a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063ac:	931a      	str	r3, [sp, #104]	; 0x68
 80063ae:	462f      	mov	r7, r5
 80063b0:	2205      	movs	r2, #5
 80063b2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80063b6:	4850      	ldr	r0, [pc, #320]	; (80064f8 <_svfiprintf_r+0x1dc>)
 80063b8:	f7f9 ff1a 	bl	80001f0 <memchr>
 80063bc:	9b04      	ldr	r3, [sp, #16]
 80063be:	b9d0      	cbnz	r0, 80063f6 <_svfiprintf_r+0xda>
 80063c0:	06d9      	lsls	r1, r3, #27
 80063c2:	bf44      	itt	mi
 80063c4:	2220      	movmi	r2, #32
 80063c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80063ca:	071a      	lsls	r2, r3, #28
 80063cc:	bf44      	itt	mi
 80063ce:	222b      	movmi	r2, #43	; 0x2b
 80063d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80063d4:	782a      	ldrb	r2, [r5, #0]
 80063d6:	2a2a      	cmp	r2, #42	; 0x2a
 80063d8:	d015      	beq.n	8006406 <_svfiprintf_r+0xea>
 80063da:	9a07      	ldr	r2, [sp, #28]
 80063dc:	462f      	mov	r7, r5
 80063de:	2000      	movs	r0, #0
 80063e0:	250a      	movs	r5, #10
 80063e2:	4639      	mov	r1, r7
 80063e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063e8:	3b30      	subs	r3, #48	; 0x30
 80063ea:	2b09      	cmp	r3, #9
 80063ec:	d94d      	bls.n	800648a <_svfiprintf_r+0x16e>
 80063ee:	b1b8      	cbz	r0, 8006420 <_svfiprintf_r+0x104>
 80063f0:	e00f      	b.n	8006412 <_svfiprintf_r+0xf6>
 80063f2:	462f      	mov	r7, r5
 80063f4:	e7b8      	b.n	8006368 <_svfiprintf_r+0x4c>
 80063f6:	4a40      	ldr	r2, [pc, #256]	; (80064f8 <_svfiprintf_r+0x1dc>)
 80063f8:	1a80      	subs	r0, r0, r2
 80063fa:	fa0b f000 	lsl.w	r0, fp, r0
 80063fe:	4318      	orrs	r0, r3
 8006400:	9004      	str	r0, [sp, #16]
 8006402:	463d      	mov	r5, r7
 8006404:	e7d3      	b.n	80063ae <_svfiprintf_r+0x92>
 8006406:	9a03      	ldr	r2, [sp, #12]
 8006408:	1d11      	adds	r1, r2, #4
 800640a:	6812      	ldr	r2, [r2, #0]
 800640c:	9103      	str	r1, [sp, #12]
 800640e:	2a00      	cmp	r2, #0
 8006410:	db01      	blt.n	8006416 <_svfiprintf_r+0xfa>
 8006412:	9207      	str	r2, [sp, #28]
 8006414:	e004      	b.n	8006420 <_svfiprintf_r+0x104>
 8006416:	4252      	negs	r2, r2
 8006418:	f043 0302 	orr.w	r3, r3, #2
 800641c:	9207      	str	r2, [sp, #28]
 800641e:	9304      	str	r3, [sp, #16]
 8006420:	783b      	ldrb	r3, [r7, #0]
 8006422:	2b2e      	cmp	r3, #46	; 0x2e
 8006424:	d10c      	bne.n	8006440 <_svfiprintf_r+0x124>
 8006426:	787b      	ldrb	r3, [r7, #1]
 8006428:	2b2a      	cmp	r3, #42	; 0x2a
 800642a:	d133      	bne.n	8006494 <_svfiprintf_r+0x178>
 800642c:	9b03      	ldr	r3, [sp, #12]
 800642e:	1d1a      	adds	r2, r3, #4
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	9203      	str	r2, [sp, #12]
 8006434:	2b00      	cmp	r3, #0
 8006436:	bfb8      	it	lt
 8006438:	f04f 33ff 	movlt.w	r3, #4294967295
 800643c:	3702      	adds	r7, #2
 800643e:	9305      	str	r3, [sp, #20]
 8006440:	4d2e      	ldr	r5, [pc, #184]	; (80064fc <_svfiprintf_r+0x1e0>)
 8006442:	7839      	ldrb	r1, [r7, #0]
 8006444:	2203      	movs	r2, #3
 8006446:	4628      	mov	r0, r5
 8006448:	f7f9 fed2 	bl	80001f0 <memchr>
 800644c:	b138      	cbz	r0, 800645e <_svfiprintf_r+0x142>
 800644e:	2340      	movs	r3, #64	; 0x40
 8006450:	1b40      	subs	r0, r0, r5
 8006452:	fa03 f000 	lsl.w	r0, r3, r0
 8006456:	9b04      	ldr	r3, [sp, #16]
 8006458:	4303      	orrs	r3, r0
 800645a:	3701      	adds	r7, #1
 800645c:	9304      	str	r3, [sp, #16]
 800645e:	7839      	ldrb	r1, [r7, #0]
 8006460:	4827      	ldr	r0, [pc, #156]	; (8006500 <_svfiprintf_r+0x1e4>)
 8006462:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006466:	2206      	movs	r2, #6
 8006468:	1c7e      	adds	r6, r7, #1
 800646a:	f7f9 fec1 	bl	80001f0 <memchr>
 800646e:	2800      	cmp	r0, #0
 8006470:	d038      	beq.n	80064e4 <_svfiprintf_r+0x1c8>
 8006472:	4b24      	ldr	r3, [pc, #144]	; (8006504 <_svfiprintf_r+0x1e8>)
 8006474:	bb13      	cbnz	r3, 80064bc <_svfiprintf_r+0x1a0>
 8006476:	9b03      	ldr	r3, [sp, #12]
 8006478:	3307      	adds	r3, #7
 800647a:	f023 0307 	bic.w	r3, r3, #7
 800647e:	3308      	adds	r3, #8
 8006480:	9303      	str	r3, [sp, #12]
 8006482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006484:	444b      	add	r3, r9
 8006486:	9309      	str	r3, [sp, #36]	; 0x24
 8006488:	e76d      	b.n	8006366 <_svfiprintf_r+0x4a>
 800648a:	fb05 3202 	mla	r2, r5, r2, r3
 800648e:	2001      	movs	r0, #1
 8006490:	460f      	mov	r7, r1
 8006492:	e7a6      	b.n	80063e2 <_svfiprintf_r+0xc6>
 8006494:	2300      	movs	r3, #0
 8006496:	3701      	adds	r7, #1
 8006498:	9305      	str	r3, [sp, #20]
 800649a:	4619      	mov	r1, r3
 800649c:	250a      	movs	r5, #10
 800649e:	4638      	mov	r0, r7
 80064a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064a4:	3a30      	subs	r2, #48	; 0x30
 80064a6:	2a09      	cmp	r2, #9
 80064a8:	d903      	bls.n	80064b2 <_svfiprintf_r+0x196>
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d0c8      	beq.n	8006440 <_svfiprintf_r+0x124>
 80064ae:	9105      	str	r1, [sp, #20]
 80064b0:	e7c6      	b.n	8006440 <_svfiprintf_r+0x124>
 80064b2:	fb05 2101 	mla	r1, r5, r1, r2
 80064b6:	2301      	movs	r3, #1
 80064b8:	4607      	mov	r7, r0
 80064ba:	e7f0      	b.n	800649e <_svfiprintf_r+0x182>
 80064bc:	ab03      	add	r3, sp, #12
 80064be:	9300      	str	r3, [sp, #0]
 80064c0:	4622      	mov	r2, r4
 80064c2:	4b11      	ldr	r3, [pc, #68]	; (8006508 <_svfiprintf_r+0x1ec>)
 80064c4:	a904      	add	r1, sp, #16
 80064c6:	4640      	mov	r0, r8
 80064c8:	f7fe f98e 	bl	80047e8 <_printf_float>
 80064cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80064d0:	4681      	mov	r9, r0
 80064d2:	d1d6      	bne.n	8006482 <_svfiprintf_r+0x166>
 80064d4:	89a3      	ldrh	r3, [r4, #12]
 80064d6:	065b      	lsls	r3, r3, #25
 80064d8:	f53f af35 	bmi.w	8006346 <_svfiprintf_r+0x2a>
 80064dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064de:	b01d      	add	sp, #116	; 0x74
 80064e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e4:	ab03      	add	r3, sp, #12
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	4622      	mov	r2, r4
 80064ea:	4b07      	ldr	r3, [pc, #28]	; (8006508 <_svfiprintf_r+0x1ec>)
 80064ec:	a904      	add	r1, sp, #16
 80064ee:	4640      	mov	r0, r8
 80064f0:	f7fe fc30 	bl	8004d54 <_printf_i>
 80064f4:	e7ea      	b.n	80064cc <_svfiprintf_r+0x1b0>
 80064f6:	bf00      	nop
 80064f8:	08006794 	.word	0x08006794
 80064fc:	0800679a 	.word	0x0800679a
 8006500:	0800679e 	.word	0x0800679e
 8006504:	080047e9 	.word	0x080047e9
 8006508:	08006269 	.word	0x08006269

0800650c <__ascii_mbtowc>:
 800650c:	b082      	sub	sp, #8
 800650e:	b901      	cbnz	r1, 8006512 <__ascii_mbtowc+0x6>
 8006510:	a901      	add	r1, sp, #4
 8006512:	b142      	cbz	r2, 8006526 <__ascii_mbtowc+0x1a>
 8006514:	b14b      	cbz	r3, 800652a <__ascii_mbtowc+0x1e>
 8006516:	7813      	ldrb	r3, [r2, #0]
 8006518:	600b      	str	r3, [r1, #0]
 800651a:	7812      	ldrb	r2, [r2, #0]
 800651c:	1c10      	adds	r0, r2, #0
 800651e:	bf18      	it	ne
 8006520:	2001      	movne	r0, #1
 8006522:	b002      	add	sp, #8
 8006524:	4770      	bx	lr
 8006526:	4610      	mov	r0, r2
 8006528:	e7fb      	b.n	8006522 <__ascii_mbtowc+0x16>
 800652a:	f06f 0001 	mvn.w	r0, #1
 800652e:	e7f8      	b.n	8006522 <__ascii_mbtowc+0x16>

08006530 <memmove>:
 8006530:	4288      	cmp	r0, r1
 8006532:	b510      	push	{r4, lr}
 8006534:	eb01 0302 	add.w	r3, r1, r2
 8006538:	d807      	bhi.n	800654a <memmove+0x1a>
 800653a:	1e42      	subs	r2, r0, #1
 800653c:	4299      	cmp	r1, r3
 800653e:	d00a      	beq.n	8006556 <memmove+0x26>
 8006540:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006544:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006548:	e7f8      	b.n	800653c <memmove+0xc>
 800654a:	4283      	cmp	r3, r0
 800654c:	d9f5      	bls.n	800653a <memmove+0xa>
 800654e:	1881      	adds	r1, r0, r2
 8006550:	1ad2      	subs	r2, r2, r3
 8006552:	42d3      	cmn	r3, r2
 8006554:	d100      	bne.n	8006558 <memmove+0x28>
 8006556:	bd10      	pop	{r4, pc}
 8006558:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800655c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006560:	e7f7      	b.n	8006552 <memmove+0x22>

08006562 <_realloc_r>:
 8006562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006564:	4607      	mov	r7, r0
 8006566:	4614      	mov	r4, r2
 8006568:	460e      	mov	r6, r1
 800656a:	b921      	cbnz	r1, 8006576 <_realloc_r+0x14>
 800656c:	4611      	mov	r1, r2
 800656e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006572:	f7fe b84b 	b.w	800460c <_malloc_r>
 8006576:	b922      	cbnz	r2, 8006582 <_realloc_r+0x20>
 8006578:	f7fd fffa 	bl	8004570 <_free_r>
 800657c:	4625      	mov	r5, r4
 800657e:	4628      	mov	r0, r5
 8006580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006582:	f000 f821 	bl	80065c8 <_malloc_usable_size_r>
 8006586:	42a0      	cmp	r0, r4
 8006588:	d20f      	bcs.n	80065aa <_realloc_r+0x48>
 800658a:	4621      	mov	r1, r4
 800658c:	4638      	mov	r0, r7
 800658e:	f7fe f83d 	bl	800460c <_malloc_r>
 8006592:	4605      	mov	r5, r0
 8006594:	2800      	cmp	r0, #0
 8006596:	d0f2      	beq.n	800657e <_realloc_r+0x1c>
 8006598:	4631      	mov	r1, r6
 800659a:	4622      	mov	r2, r4
 800659c:	f7ff fb6e 	bl	8005c7c <memcpy>
 80065a0:	4631      	mov	r1, r6
 80065a2:	4638      	mov	r0, r7
 80065a4:	f7fd ffe4 	bl	8004570 <_free_r>
 80065a8:	e7e9      	b.n	800657e <_realloc_r+0x1c>
 80065aa:	4635      	mov	r5, r6
 80065ac:	e7e7      	b.n	800657e <_realloc_r+0x1c>

080065ae <__ascii_wctomb>:
 80065ae:	b149      	cbz	r1, 80065c4 <__ascii_wctomb+0x16>
 80065b0:	2aff      	cmp	r2, #255	; 0xff
 80065b2:	bf85      	ittet	hi
 80065b4:	238a      	movhi	r3, #138	; 0x8a
 80065b6:	6003      	strhi	r3, [r0, #0]
 80065b8:	700a      	strbls	r2, [r1, #0]
 80065ba:	f04f 30ff 	movhi.w	r0, #4294967295
 80065be:	bf98      	it	ls
 80065c0:	2001      	movls	r0, #1
 80065c2:	4770      	bx	lr
 80065c4:	4608      	mov	r0, r1
 80065c6:	4770      	bx	lr

080065c8 <_malloc_usable_size_r>:
 80065c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065cc:	1f18      	subs	r0, r3, #4
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	bfbc      	itt	lt
 80065d2:	580b      	ldrlt	r3, [r1, r0]
 80065d4:	18c0      	addlt	r0, r0, r3
 80065d6:	4770      	bx	lr

080065d8 <_init>:
 80065d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065da:	bf00      	nop
 80065dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065de:	bc08      	pop	{r3}
 80065e0:	469e      	mov	lr, r3
 80065e2:	4770      	bx	lr

080065e4 <_fini>:
 80065e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e6:	bf00      	nop
 80065e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ea:	bc08      	pop	{r3}
 80065ec:	469e      	mov	lr, r3
 80065ee:	4770      	bx	lr
