ps	,	V_40
sq_tex_resource_word1	,	V_71
sq_tex_resource_word0	,	V_70
num_ps_gprs	,	V_95
R600_PS_PRIO	,	F_21
COMMIT_RING	,	F_19
R600_NUM_PS_STACK_ENTRIES	,	F_34
num_es_stack_entries	,	V_107
radeon_cp_discard_buffer	,	F_42
R600_CB_COLOR0_BASE	,	V_21
dev	,	V_36
CHIP_RV620	,	V_64
sq_tex_resource_word4	,	V_72
CHIP_RV740	,	V_112
file_priv	,	V_124
r600_done_blit_copy	,	F_45
dx2	,	V_158
R600_ES_PRIO	,	F_24
R600_PA_SC_GENERIC_SCISSOR_TL	,	V_78
num_vs_gprs	,	V_96
R600_VGT_PRIMITIVE_TYPE	,	V_81
num_es_gprs	,	V_99
R600_CB_COLOR0_MASK	,	V_29
size	,	V_31
sq_gpr_resource_mgmt_2	,	V_91
sq_gpr_resource_mgmt_1	,	V_90
R600_IT_EVENT_WRITE	,	V_120
R600_TC_ACTION_ENA	,	V_68
CHIP_RV610	,	V_63
R600_SQ_CONFIG	,	V_122
CHIP_RV730	,	V_111
R600_WAIT_UNTIL	,	V_128
R600_VC_ACTION_ENA	,	V_69
dy2	,	V_159
size_bytes	,	V_133
num_es_threads	,	V_103
R600_NUM_VS_STACK_ENTRIES	,	F_35
src_gpu_addr	,	V_131
int2float	,	F_1
src_x	,	V_138
R600_NUM_PS_THREADS	,	F_30
r600_nomm_put_vb	,	F_41
cp_set_surface_sync	,	F_11
blit_vb	,	V_44
R600_SQ_TEX_VTX_VALID_TEXTURE	,	V_73
sq_thread_resource_mgmt	,	V_92
num_gs_threads	,	V_102
sx	,	V_147
sy	,	V_148
R600_VS_PRIO	,	F_22
h	,	V_10
uint32_t	,	T_2
i	,	V_38
sx2	,	V_156
r7xx_default_state	,	V_117
num_temp_gprs	,	V_97
R600_SQ_PGM_START_VS	,	V_52
R600_IT_INDEX_TYPE	,	V_84
w	,	V_9
R600_SH_ACTION_ENA	,	V_59
x	,	V_1
CHIP_RV710	,	V_67
r600_nomm_get_vb_ptr	,	F_43
r6xx_default_size	,	V_118
sy2	,	V_157
ror32	,	F_3
set_tex_resource	,	F_16
RADEON_WAIT_3D_IDLECLEAN	,	V_130
dx	,	V_149
dy	,	V_150
R600_CACHE_FLUSH_AND_INV_EVENT	,	V_121
num_vs_threads	,	V_101
R600_PA_SC_WINDOW_SCISSOR_TL	,	V_79
"Unable to allocate vertex buffer for blit\n"	,	L_2
ret	,	V_127
DI_SRC_SEL_AUTO_INDEX	,	V_88
mc_addr	,	V_32
R600_NUM_ES_STACK_ENTRIES	,	F_37
tex_format	,	V_155
vb	,	V_136
R600_SQ_PGM_START_PS	,	V_55
DRM_ERROR	,	F_40
x1	,	V_74
x2	,	V_75
vs	,	V_39
CHIP_RV770	,	V_19
num_ps_stack_entries	,	V_104
sq_vtx_constant_word2	,	V_60
gpu_addr	,	V_11
CHIP_RV635	,	V_109
agp_buffer_map	,	V_42
max_bytes	,	V_134
DI_PT_RECTLIST	,	V_83
BEGIN_RING	,	F_7
cpu_to_le32	,	F_13
y2	,	V_76
sq_stack_resource_mgmt_2	,	V_94
R600_SQ_PGM_CF_OFFSET_VS	,	V_54
sq_stack_resource_mgmt_1	,	V_93
RADEON_FAMILY_MASK	,	V_17
__BIG_ENDIAN	,	F_15
dst_gpu_addr	,	V_132
dev_private	,	V_37
R600_DX9_CONSTS	,	V_114
DRM_DEBUG	,	F_5
CHIP_RV630	,	V_108
radeon_freelist_get	,	F_39
CP_PACKET3	,	F_9
uint64_t	,	T_6
OUT_RING	,	F_8
R600_NUM_PS_GPRS	,	F_25
R600_IT_DRAW_INDEX_AUTO	,	V_87
ADVANCE_RING	,	F_10
dev_priv	,	V_7
set_render_target	,	F_4
num_vs_stack_entries	,	V_105
drm_device	,	V_35
slice	,	V_14
FMT_8	,	V_141
R600_NUM_VS_GPRS	,	F_26
pitch	,	V_13
R600_NUM_ES_THREADS	,	F_33
R600_SET_CONTEXT_REG_OFFSET	,	V_22
COLOR_5_6_5	,	V_160
sync_type	,	V_30
R600_SET_CONFIG_REG_OFFSET	,	V_82
RADEON_WAIT_3D_IDLE	,	V_129
R600_NUM_VS_THREADS	,	F_31
handle	,	V_43
R600_GS_PRIO	,	F_23
drm_radeon_private_t	,	T_3
DI_INDEX_SIZE_16_BIT	,	V_85
R600_NUM_ES_GPRS	,	F_29
R600_CB_COLOR0_FRAG	,	V_28
r600_nomm_get_vb	,	F_38
R600_SQ_PGM_RESOURCES_PS	,	V_56
R600_NUM_CLAUSE_TEMP_GPRS	,	F_27
r6xx_vs_size	,	V_46
FMT_5_6_5	,	V_161
R600_NUM_GS_STACK_ENTRIES	,	F_36
COLOR_8_8_8_8	,	V_146
flags	,	V_16
R600_SQ_TEX_VTX_VALID_BUFFER	,	V_62
RING_LOCALS	,	V_15
R600_IT_NUM_INSTANCES	,	V_86
ALIGN	,	F_6
__pure	,	T_1
r6xx_ps_size	,	V_48
COLOR_8	,	V_142
R600_VC_ENABLE	,	V_113
R600_CB_COLOR0_SIZE	,	V_24
r6xx_ps	,	V_49
R600_IT_SET_CONFIG_REG	,	V_80
vb_addr	,	V_135
EAGAIN	,	V_123
fraction	,	V_4
I2F_MASK	,	V_6
num_gs_gprs	,	V_98
msb	,	V_2
draw_auto	,	F_18
"\n"	,	L_1
R600_ALU_INST_PREFER_VECTOR	,	V_115
CHIP_RV670	,	V_110
I2F_FRAC_BITS	,	V_5
used	,	V_50
num_gs_stack_entries	,	V_106
cb_color_info	,	V_12
FMT_8_8_8_8	,	V_145
sq_config	,	V_89
u32	,	T_5
r600_prepare_blit_copy	,	F_44
R600_CB_ACTION_ENA	,	V_143
exponent	,	V_3
R600_SQ_PGM_CF_OFFSET_PS	,	V_58
src_pitch	,	V_151
cpp	,	V_153
offset	,	V_45
R600_CB0_DEST_BASE_ENA	,	V_144
num_ps_threads	,	V_100
r6xx_vs	,	V_47
format	,	V_8
cb_format	,	V_154
R600_NUM_GS_THREADS	,	F_32
sq_pgm_resources	,	V_41
CHIP_RS780	,	V_65
R600_IT_SET_RESOURCE	,	V_61
R600_IT_SET_CONTEXT_REG	,	V_20
R600_IT_SURFACE_BASE_UPDATE	,	V_23
set_vtx_resource	,	F_14
dst_x	,	V_139
R600_NUM_GS_GPRS	,	F_28
gart_buffers_offset	,	V_51
set_scissors	,	F_17
r7xx_default_size	,	V_116
r6xx_default_state	,	V_119
total	,	V_140
r600_blit_copy	,	F_46
R600_IT_SURFACE_SYNC	,	V_34
R600_SQ_PGM_EXPORTS_PS	,	V_57
set_shaders	,	F_12
cur_size	,	V_137
R600_CB_COLOR0_VIEW	,	V_25
__fls	,	F_2
dst_pitch	,	V_152
R600_CB_COLOR0_TILE	,	V_27
master	,	V_125
u64	,	T_4
R600_CB_COLOR0_INFO	,	V_26
cp_coher_size	,	V_33
R600_SQ_PGM_RESOURCES_VS	,	V_53
r600_blit_swap	,	F_47
CHIP_RS880	,	V_66
set_default_state	,	F_20
drm_file	,	V_126
R600_PA_SC_SCREEN_SCISSOR_TL	,	V_77
CHIP_R600	,	V_18
