
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123555                       # Number of seconds simulated
sim_ticks                                123554559219                       # Number of ticks simulated
final_tick                               688852991046                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161379                       # Simulator instruction rate (inst/s)
host_op_rate                                   205036                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2122364                       # Simulator tick rate (ticks/s)
host_mem_usage                               67380812                       # Number of bytes of host memory used
host_seconds                                 58215.53                       # Real time elapsed on the host
sim_insts                                  9394769287                       # Number of instructions simulated
sim_ops                                   11936266573                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2073344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       941056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       941184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2072192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      4064384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1225984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3422080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1226880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16007552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40448                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4360704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4360704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7352                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7353                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        31753                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         9578                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        26735                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9585                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                125059                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34068                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34068                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16780797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        41439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7616522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7617558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        36259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16771473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        38331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32895460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9922612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        39367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27696914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        45583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9929864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129558570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        41439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        36259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        38331                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        39367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        45583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             327370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35293752                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35293752                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35293752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16780797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        41439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7616522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7617558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        36259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16771473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        38331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32895460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9922612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        39367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27696914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        45583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9929864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164852322                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21805213                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462498                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739482                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14463328                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14205283                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310468                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52022                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230292697                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123890091                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21805213                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15515751                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27610637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5716504                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5398926                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13937602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267269522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239658885     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201550      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133318      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4156644      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1335329      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3838625      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608400      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989366      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10347405      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267269522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073593                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418132                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228310570                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7434410                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27555575                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22110                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946853                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064731                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20379                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138607933                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38410                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946853                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228540011                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4616828                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2095001                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27329672                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       741153                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138410335                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          192                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106933                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       553856                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181416493                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627377431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627377431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34382161                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18592                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9401                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1767727                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24943396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26295                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925862                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137700386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128905940                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82513                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24931185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51108804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267269522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095656                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210810032     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17715102      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18923327      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10970061      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5678794      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1420527      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678887      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39468      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33324      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267269522                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215470     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87404     23.25%     80.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73057     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101097352     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012799      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22754901     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031698      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128905940                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435061                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375931                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002916                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525539845                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162650568                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125622300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129281871                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101016                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5105330                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100132                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946853                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3808737                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91388                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137719138                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24943396                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066077                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9395                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         46017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2141                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       671838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1843734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127272840                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22433067                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1633099                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   99                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26464548                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336090                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031481                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429549                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125650809                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125622300                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76004743                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165682379                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423979                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25108215                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1728619                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263322669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427673                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221363915     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500390      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10568913      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353305      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5532304      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080698      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685786      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628438      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3608920      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263322669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3608920                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397437566                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279398429                       # The number of ROB writes
system.switch_cpus0.timesIdled                5136707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29024386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.962939                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.962939                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337503                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337503                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591536487                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163700279                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147156333                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus1.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        26534825                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22095803                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2412070                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10204888                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9719958                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2852572                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       111962                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    230949024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             145611127                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           26534825                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12572530                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30349426                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6699560                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      11641838                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles         2564                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         14339173                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2304976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    277208458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.016786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       246859032     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1863281      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2352380      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3736552      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1559849      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2012580      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2353530      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1072173      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15399081      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    277208458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089556                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491442                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       229594009                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     13130776                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30203110                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        15795                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4264763                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4035832                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          795                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     177931890                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3872                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4264763                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       229828950                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         746692                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     11728683                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29984238                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       655122                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     176832920                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         94150                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       457280                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246982404                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    822320196                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    822320196                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    206865936                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40116467                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42989                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22495                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2300245                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16535895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8663952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102740                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2017603                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172653053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        165738003                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       162751                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20783934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     42117482                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    277208458                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    206960169     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     32019233     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13157714      4.75%     90.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7332727      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9922082      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3057036      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3011412      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1621499      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       126586      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    277208458                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1142347     79.25%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152016     10.55%     89.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147136     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    139613649     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2270211      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20493      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15197416      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8636234      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     165738003                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559370                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1441500                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008697                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    610288715                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    193481033                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    161434293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     167179503                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       124655                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3075054                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          912                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       116311                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4264763                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         566432                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71321                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172696197                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       135884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16535895                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8663952                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22496                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         62054                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           80                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          912                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1431291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1350499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2781790                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    162854805                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14952297                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2883198                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23587508                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        23026618                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8635211                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549639                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             161434993                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            161434293                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96740464                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        259748762                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544845                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372439                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    120375951                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    148327796                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24369115                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        41333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2432527                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    272943695                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543437                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    210181084     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     31801538     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11539738      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5765119      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5258805      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2215405      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2186962      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1042944      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2952100      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    272943695                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    120375951                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     148327796                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22008482                       # Number of memory references committed
system.switch_cpus1.commit.loads             13460841                       # Number of loads committed
system.switch_cpus1.commit.membars              20620                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21493938                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        133543553                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3060490                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2952100                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           442687674                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349658624                       # The number of ROB writes
system.switch_cpus1.timesIdled                3498255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19085450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          120375951                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            148327796                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    120375951                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.461405                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.461405                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406272                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406272                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       732858581                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      225552773                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      164637535                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         41298                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus2.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        26550487                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22104547                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2414272                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10189616                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9725180                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2853968                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       112124                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    231124279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             145701492                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           26550487                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12579148                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30361733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6708688                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      11417829                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         2567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         14351274                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2307651                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    277178941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       246817208     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1862927      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2346033      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3736490      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1563226      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2012640      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2353674      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1078612      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15408131      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    277178941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089609                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491746                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       229767383                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     12908133                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30215841                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        15902                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4271677                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4042511                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          808                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     178054230                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3918                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4271677                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       230001656                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         747923                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     11505561                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29997586                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       654528                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     176959995                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          186                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         94503                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       456101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247126630                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    822898475                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    822898475                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    206950407                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40176187                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42990                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22487                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2294693                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16549020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8676734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103094                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2020170                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172789485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        43143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        165846130                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165424                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20824161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     42256127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    277178941                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598336                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.319943                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    206884670     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32041568     11.56%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13161838      4.75%     90.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7340519      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9924797      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3067031      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3011321      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1620516      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       126681      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    277178941                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1143249     79.22%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152807     10.59%     89.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       147163     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    139699904     84.23%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2270649      1.37%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20502      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15206232      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8648843      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     165846130                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559735                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1443220                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    610479839                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    193657680                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    161538965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     167289350                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       125114                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3082686                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          895                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125576                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4271677                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         567126                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        71142                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172832632                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       134459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16549020                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8676734                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22488                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         61902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           76                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          895                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1432558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1352764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2785322                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    162962165                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14961151                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2883959                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23608958                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        23041556                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8647807                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550002                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             161539636                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            161538965                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96778087                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259866881                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545198                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372414                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    120425117                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    148388342                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24445004                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        41353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2434736                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    272907264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543732                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363952                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    210119298     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     31812789     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11548878      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5763195      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5263036      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2215605      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2187213      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1043235      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2954015      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    272907264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    120425117                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     148388342                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22017489                       # Number of memory references committed
system.switch_cpus2.commit.loads             13466331                       # Number of loads committed
system.switch_cpus2.commit.membars              20630                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21502670                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        133598121                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3061748                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2954015                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           442785763                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349938428                       # The number of ROB writes
system.switch_cpus2.timesIdled                3500955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19114967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          120425117                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            148388342                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    120425117                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.460400                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.460400                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406438                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406438                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       733325326                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225675935                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      164745435                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         41318                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus3.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21781813                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19441628                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1738195                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14426565                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        14191294                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1309050                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        52021                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    230017006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             123756670                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21781813                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15500344                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27582179                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5713209                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5482711                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13922391                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1706032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    267047163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       239464984     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         4196718      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2133883      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4153675      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1332718      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3834914      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          607012      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          987594      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10335665      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    267047163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073514                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417682                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       228037684                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7515154                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27527235                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22197                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3944889                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      2062473                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        20348                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     138452614                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        38379                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3944889                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       228266848                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4683051                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2109884                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27301746                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       740741                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     138256607                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          199                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        106855                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       553582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    181225812                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    626670700                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    626670700                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    146848773                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        34377039                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        18564                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9387                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1765767                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     24914177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4060723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        26078                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       926479                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137545800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        18628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        128752935                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        82397                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     24917364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51084488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    267047163                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482136                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095476                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    210653201     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17693339      6.63%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     18905807      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10955687      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5670028      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1419262      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1677432      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        39349      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        33058      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    267047163                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         215247     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         87334     23.26%     80.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        72866     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    100975581     78.43%     78.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1011744      0.79%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         9178      0.01%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     22729855     17.65%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4026577      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     128752935                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434545                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             375447                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002916                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    525010877                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162482133                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    125472903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     129128382                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       100989                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      5099677                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100083                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3944889                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3874398                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91345                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137564524                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        18210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     24914177                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      4060723                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9382                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         46024                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         2185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       671089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1842183                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    127122618                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     22409016                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1630317                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            26435375                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19313900                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           4026359                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.429042                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             125501205                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            125472903                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75915498                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        165468583                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423474                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458791                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     99875963                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112474925                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25094712                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        18510                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1727349                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    263102274                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427495                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.296480                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    221195304     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     16480307      6.26%     90.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10556892      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3347712      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5525383      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1079643      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       685340      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       627633      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3604060      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    263102274                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     99875963                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112474925                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              23775140                       # Number of memory references committed
system.switch_cpus3.commit.loads             19814500                       # Number of loads committed
system.switch_cpus3.commit.membars               9235                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17246442                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         98312440                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1410225                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3604060                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           397067474                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          279087343                       # The number of ROB writes
system.switch_cpus3.timesIdled                5131720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               29246745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           99875963                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112474925                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     99875963                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.966619                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.966619                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337084                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337084                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       590836861                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      163507555                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146996534                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         18492                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus4.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21991226                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19843131                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1151407                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8325777                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7868248                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1216582                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        51012                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    233258220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             138307855                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21991226                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9084830                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27355970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3614169                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      15481633                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13385065                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1157313                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    278529752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       251173782     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          976727      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1999250      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          842259      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4548727      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4048280      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          786309      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1637725      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12516693      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    278529752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074221                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466793                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       231667142                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     17086766                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27255823                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        86529                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2433487                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1930902                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          442                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162179086                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2362                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2433487                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       231923127                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       15032120                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1221769                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27107533                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       811711                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     162092443                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        370972                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       285115                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         5922                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    190281169                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    763469077                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    763469077                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    168920470                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21360690                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        18817                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9495                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1977058                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38260264                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19357701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       176401                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       939414                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         161782146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        18876                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        155598656                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        85166                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12374667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29644319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    278529752                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558643                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353893                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    223032047     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16731629      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13664621      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5911950      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7450154      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7156025      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4061949      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       321516      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       199861      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    278529752                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         393303     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3038264     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        88046      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     97597917     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1358477      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9319      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37319099     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19313844     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     155598656                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525150                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3519613                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022620                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    593331843                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    174179764                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154275236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     159118269                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       280721                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1461521                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          581                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4085                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       116631                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        13744                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2433487                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       14513853                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       234168                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    161801116                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38260264                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19357701                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9498                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        155259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          108                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4085                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       672022                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       679530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1351552                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154512452                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37195722                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1086204                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            56507774                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20247573                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19312052                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521484                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154279433                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154275236                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83327567                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        164262884                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520683                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507282                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    125384448                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    147348341                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14470447                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        18785                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1176859                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    276096265                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533685                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355864                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    222595736     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19577307      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9158074      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9050749      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2474301      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10456894      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       785547      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       573573      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1424084      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    276096265                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    125384448                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     147348341                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56039811                       # Number of memory references committed
system.switch_cpus4.commit.loads             36798741                       # Number of loads committed
system.switch_cpus4.commit.membars               9378                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19457579                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        131028549                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1427170                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1424084                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           436490592                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          326071312                       # The number of ROB writes
system.switch_cpus4.timesIdled                5072269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17764156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          125384448                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            147348341                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    125384448                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.363083                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.363083                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.423176                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.423176                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       763904418                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179144412                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      193158687                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         18756                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus5.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        24087275                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19709649                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2347106                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9949327                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9482422                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2484872                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       106835                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    231731472                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             134710912                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           24087275                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11967294                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             28116327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6413916                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6419196                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         14175889                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2349309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    270303257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.953674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       242186930     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1312318      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2081725      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2814302      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2901304      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2452945      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1381126      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         2036099      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13136508      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    270303257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081295                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454653                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       229345030                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      8826305                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         28063382                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        32689                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4035850                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3964614                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          389                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     165290037                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2030                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4035850                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       229978764                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1733483                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      5631247                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27469487                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1454423                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     165227493                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          197                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        214364                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       625000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    230521544                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    768702431                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    768702431                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    199828788                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30692753                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40721                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        21076                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          4294060                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15463763                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8379789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        98497                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1953021                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         165016478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        40865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        156667787                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        21386                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18304068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43890311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1254                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    270303257                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579600                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270973                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    204044608     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     27219074     10.07%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13787806      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     10430501      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8201237      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3318425      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2071052      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1086219      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       144335      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    270303257                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          29594     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         97261     37.14%     48.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       135020     51.56%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    131762422     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2342082      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        19640      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     14189789      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8353854      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     156667787                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528758                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             261875                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001672                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    583922092                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    183362047                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    154332154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     156929662                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       319761                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2482573                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       121885                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4035850                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1384272                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       141376                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    165057511                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        67681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15463763                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8379789                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        21080                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        118961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1362966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1323325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2686291                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    154521333                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13353902                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2146454                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  168                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21707443                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        21956152                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8353541                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521514                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             154332384                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            154332154                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         88594300                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        238765883                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520875                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371051                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    116488124                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    143336667                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21720850                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        39611                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2376855                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    266267407                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538318                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387318                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    207494194     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     29118720     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     11010798      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5247092      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4414285      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2533623      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2228586      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1002568      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3217541      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    266267407                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    116488124                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     143336667                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21239092                       # Number of memory references committed
system.switch_cpus5.commit.loads             12981188                       # Number of loads committed
system.switch_cpus5.commit.membars              19762                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          20669764                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        129144107                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2951565                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3217541                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           428106590                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          334150949                       # The number of ROB writes
system.switch_cpus5.timesIdled                3508704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               25990651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          116488124                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            143336667                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    116488124                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543555                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543555                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393151                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393151                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       695452195                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      214973370                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      153229039                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         39576                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus6.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22877267                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18707310                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2234608                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9689950                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9049198                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2356596                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        99843                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    222189583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             129727896                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22877267                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11405794                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27204051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6458668                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6160950                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13658901                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2250447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    259729845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       232525794     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1475688      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2333572      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3702532      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1546316      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1740468      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1823837      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1196071      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13385567      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    259729845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077211                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437835                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       220163286                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8203360                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27120248                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        68193                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4174756                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3752935                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          483                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     158443013                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3185                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4174756                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       220484482                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2106077                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5149514                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26871173                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       943841                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     158348540                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        28277                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        271605                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       348068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        53810                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    219842249                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    736616978                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    736616978                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    188021416                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        31820829                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40452                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22275                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2821335                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15098917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8114005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       245035                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1843049                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         158137546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        40574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        149825734                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       185699                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19730749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     43864837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3913                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    259729845                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576852                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268884                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    196520575     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25385608      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13884870      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9447547      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8834669      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2548131      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1972554      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       674038      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       461853      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    259729845                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34915     12.65%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        105901     38.37%     51.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       135209     48.98%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    125520167     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2364247      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18175      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13849235      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8073910      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     149825734                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505666                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             276025                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001842                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    559843037                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    177910511                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    147433769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     150101759                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       453980                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2690784                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1673                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       226728                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9347                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4174756                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1350765                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       136012                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    158178266                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        58159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15098917                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8114005                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22261                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1673                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1308107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1270848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2578955                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    147705446                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13029224                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2120288                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21101101                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20797057                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8071877                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498510                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             147434726                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            147433769                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         86207058                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        225169368                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497593                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382854                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    110439359                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    135368296                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22810349                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        36661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2281834                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    255555089                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529703                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382930                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    200604855     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26609746     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10361680      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5580636      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4183279      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2332148      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1438505      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1285524      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3158716      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    255555089                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    110439359                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     135368296                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20295408                       # Number of memory references committed
system.switch_cpus6.commit.loads             12408131                       # Number of loads committed
system.switch_cpus6.commit.membars              18290                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19431281                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        121976694                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2749626                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3158716                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           410574277                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          320532291                       # The number of ROB writes
system.switch_cpus6.timesIdled                3587490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               36564063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          110439359                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            135368296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    110439359                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.682865                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.682865                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372736                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372736                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       666098957                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      204383767                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      147781397                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         36628                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus7.numCycles               296293908                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        24102221                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19720647                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2347482                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9985698                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9489621                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2489119                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       107077                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    231906246                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             134794821                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           24102221                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11978740                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             28134611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6411017                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6323226                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         14184500                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2349454                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    270397055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       242262444     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1313684      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2082117      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2818427      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2903793      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2454411      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1381761      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2038293      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13142125      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    270397055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081346                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454936                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       229519417                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      8730343                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         28082756                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        31976                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4032562                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3968281                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          387                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     165388580                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2007                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4032562                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       230152536                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1730194                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      5539765                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27488877                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1453118                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     165326842                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          201                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        213960                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       624440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    230669903                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    769163930                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    769163930                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    200013748                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        30656155                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        40840                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        21175                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          4290713                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15467985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8387236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        98229                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      2007479                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         165119172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        40984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        156792311                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21527                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18268345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43786376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1337                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    270397055                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579860                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270957                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    204043276     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     27291369     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13817071      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     10422413      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8196142      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3320419      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2075622      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1086778      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       143965      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    270397055                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29837     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         95953     36.76%     48.20% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       135211     51.80%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    131862551     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2344281      1.50%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        19658      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14204883      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8360938      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     156792311                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529178                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             261001                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    584264205                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    183429132                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    154456434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     157053312                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       319658                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2474779                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       121669                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4032562                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1380685                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       141531                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    165160320                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        66893                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15467985                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8387236                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        21181                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        119158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1363322                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1321067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2684389                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    154645609                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13366977                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2146702                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  164                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21727608                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21975025                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8360631                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521933                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             154456670                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            154456434                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         88662845                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        238920770                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521295                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371097                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    116595979                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    143469405                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21690930                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        39647                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2377256                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    266364493                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538621                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387056                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    207500449     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     29178491     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     11018510      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5255210      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4438293      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2540447      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2213785      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1004317      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3214991      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    266364493                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    116595979                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     143469405                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21258773                       # Number of memory references committed
system.switch_cpus7.commit.loads             12993206                       # Number of loads committed
system.switch_cpus7.commit.membars              19780                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          20688887                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        129263718                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2954303                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3214991                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           428309044                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          334353298                       # The number of ROB writes
system.switch_cpus7.timesIdled                3509976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               25896853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          116595979                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            143469405                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    116595979                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.541202                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.541202                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393515                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393515                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       696024815                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      215147659                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      153330343                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         39612                       # number of misc regfile writes
system.l20.replacements                         16233                       # number of replacements
system.l20.tagsinuse                      4095.795568                       # Cycle average of tags in use
system.l20.total_refs                          258853                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20329                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.733189                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.282406                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.051674                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3005.071111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.390377                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001722                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733660                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.252048                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46174                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46175                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8275                       # number of Writeback hits
system.l20.Writeback_hits::total                 8275                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   84                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46258                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46259                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46258                       # number of overall hits
system.l20.overall_hits::total                  46259                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16233                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16198                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16233                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16198                       # number of overall misses
system.l20.overall_misses::total                16233                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19917904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7266658820                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7286576724                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19917904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7266658820                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7286576724                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19917904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7266658820                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7286576724                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62372                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62408                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8275                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8275                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               84                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62456                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62492                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62456                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62492                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259700                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260111                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259351                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259761                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259351                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259761                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 569082.971429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 448614.570935                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 448874.313066                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 569082.971429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 448614.570935                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 448874.313066                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 569082.971429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 448614.570935                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 448874.313066                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2446                       # number of writebacks
system.l20.writebacks::total                     2446                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16233                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16233                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16233                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17404368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6102919312                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6120323680                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17404368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6102919312                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6120323680                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17404368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6102919312                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6120323680                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259700                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260111                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259351                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259761                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259351                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259761                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 497267.657143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 376769.929127                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 377029.734491                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 497267.657143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 376769.929127                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 377029.734491                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 497267.657143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 376769.929127                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 377029.734491                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          7392                       # number of replacements
system.l21.tagsinuse                      4095.078667                       # Cycle average of tags in use
system.l21.total_refs                          317108                       # Total number of references to valid blocks.
system.l21.sampled_refs                         11488                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.603412                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          125.506375                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.575363                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2362.941730                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1591.055198                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030641                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003803                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.576890                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.388441                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999775                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        34858                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34861                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11174                       # number of Writeback hits
system.l21.Writeback_hits::total                11174                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          249                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  249                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        35107                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35110                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        35107                       # number of overall hits
system.l21.overall_hits::total                  35110                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         7334                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 7374                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           18                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7352                       # number of demand (read+write) misses
system.l21.demand_misses::total                  7392                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7352                       # number of overall misses
system.l21.overall_misses::total                 7392                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     58233739                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3443117382                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3501351121                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     10623353                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     10623353                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     58233739                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3453740735                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3511974474                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     58233739                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3453740735                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3511974474                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42192                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42235                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11174                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11174                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          267                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42459                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42502                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42459                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42502                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.173824                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.174595                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.067416                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.067416                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.173155                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.173921                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.173155                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.173921                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1455843.475000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 469473.327243                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 474823.856930                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 590186.277778                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 590186.277778                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1455843.475000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 469768.870375                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 475104.771916                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1455843.475000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 469768.870375                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 475104.771916                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4312                       # number of writebacks
system.l21.writebacks::total                     4312                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         7334                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            7374                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           18                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7352                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             7392                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7352                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            7392                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     55359168                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2916067829                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2971426997                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      9330078                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      9330078                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     55359168                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2925397907                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2980757075                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     55359168                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2925397907                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2980757075                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.173824                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.174595                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.067416                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.067416                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.173155                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.173921                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.173155                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.173921                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1383979.200000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 397609.466730                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 402959.994169                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 518337.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 518337.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1383979.200000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 397905.047198                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 403240.946293                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1383979.200000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 397905.047198                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 403240.946293                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7395                       # number of replacements
system.l22.tagsinuse                      4095.076600                       # Cycle average of tags in use
system.l22.total_refs                          317182                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11491                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.602646                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          124.782809                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.647210                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2363.745362                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1589.901220                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030465                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004064                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.577086                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.388159                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999775                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        34915                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34918                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11189                       # number of Writeback hits
system.l22.Writeback_hits::total                11189                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          250                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  250                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        35165                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35168                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        35165                       # number of overall hits
system.l22.overall_hits::total                  35168                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7336                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7379                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           17                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 17                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7353                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7396                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7353                       # number of overall misses
system.l22.overall_misses::total                 7396                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     55282084                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3345632797                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3400914881                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      9257186                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      9257186                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     55282084                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3354889983                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3410172067                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     55282084                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3354889983                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3410172067                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42251                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42297                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11189                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11189                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          267                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42518                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42564                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42518                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42564                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173629                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.174457                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.063670                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.063670                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172939                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.173762                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172939                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.173762                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1285629.860465                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 456056.815294                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 460891.026020                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 544540.352941                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 544540.352941                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1285629.860465                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 456261.387597                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 461083.297323                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1285629.860465                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 456261.387597                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 461083.297323                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4313                       # number of writebacks
system.l22.writebacks::total                     4313                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7336                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7379                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           17                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            17                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7353                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7396                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7353                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7396                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     52194262                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2818709590                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2870903852                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      8036218                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      8036218                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     52194262                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2826745808                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2878940070                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     52194262                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2826745808                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2878940070                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173629                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.174457                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.063670                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.063670                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172939                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.173762                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172939                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.173762                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1213820.046512                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 384229.769629                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 389064.080770                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 472718.705882                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 472718.705882                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1213820.046512                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 384434.354413                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 389256.364251                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1213820.046512                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 384434.354413                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 389256.364251                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         16224                       # number of replacements
system.l23.tagsinuse                      4095.799080                       # Cycle average of tags in use
system.l23.total_refs                          258718                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20320                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.732185                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           51.285534                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.052518                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3005.604642                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1031.856385                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012521                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001722                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.733790                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.251918                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        46055                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  46056                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8259                       # number of Writeback hits
system.l23.Writeback_hits::total                 8259                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           83                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   83                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        46138                       # number of demand (read+write) hits
system.l23.demand_hits::total                   46139                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        46138                       # number of overall hits
system.l23.overall_hits::total                  46139                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        16189                       # number of ReadReq misses
system.l23.ReadReq_misses::total                16224                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        16189                       # number of demand (read+write) misses
system.l23.demand_misses::total                 16224                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        16189                       # number of overall misses
system.l23.overall_misses::total                16224                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     21970470                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   7397000592                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     7418971062                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     21970470                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   7397000592                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      7418971062                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     21970470                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   7397000592                       # number of overall miss cycles
system.l23.overall_miss_latency::total     7418971062                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        62244                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              62280                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8259                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8259                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           83                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               83                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        62327                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               62363                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        62327                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              62363                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.260089                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.260501                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.259743                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.260154                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.259743                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.260154                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 627727.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 456915.225894                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 457283.719305                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 627727.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 456915.225894                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 457283.719305                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 627727.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 456915.225894                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 457283.719305                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2442                       # number of writebacks
system.l23.writebacks::total                     2442                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        16189                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           16224                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        16189                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            16224                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        16189                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           16224                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     19456938                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6233798486                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6253255424                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     19456938                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6233798486                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6253255424                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     19456938                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6233798486                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6253255424                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.260089                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.260501                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.259743                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.260154                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.259743                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.260154                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 555912.514286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 385063.838779                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 385432.410256                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 555912.514286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 385063.838779                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 385432.410256                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 555912.514286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 385063.838779                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 385432.410256                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         31790                       # number of replacements
system.l24.tagsinuse                      4095.905788                       # Cycle average of tags in use
system.l24.total_refs                          428671                       # Total number of references to valid blocks.
system.l24.sampled_refs                         35886                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.945355                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.542916                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     3.508693                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3386.773757                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           695.080422                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002574                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.000857                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.826849                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.169697                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        59074                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  59075                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           23915                       # number of Writeback hits
system.l24.Writeback_hits::total                23915                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           87                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        59161                       # number of demand (read+write) hits
system.l24.demand_hits::total                   59162                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        59161                       # number of overall hits
system.l24.overall_hits::total                  59162                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        31753                       # number of ReadReq misses
system.l24.ReadReq_misses::total                31790                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        31753                       # number of demand (read+write) misses
system.l24.demand_misses::total                 31790                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        31753                       # number of overall misses
system.l24.overall_misses::total                31790                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33477517                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  16807886729                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    16841364246                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33477517                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  16807886729                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     16841364246                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33477517                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  16807886729                       # number of overall miss cycles
system.l24.overall_miss_latency::total    16841364246                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        90827                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              90865                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        23915                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            23915                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           87                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        90914                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               90952                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        90914                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              90952                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.349599                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.349860                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.349264                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.349525                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.349264                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.349525                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 904797.756757                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 529332.243536                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 529769.243347                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 904797.756757                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 529332.243536                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 529769.243347                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 904797.756757                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 529332.243536                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 529769.243347                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5728                       # number of writebacks
system.l24.writebacks::total                     5728                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        31753                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           31790                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        31753                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            31790                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        31753                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           31790                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30820157                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  14527099172                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  14557919329                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30820157                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  14527099172                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  14557919329                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30820157                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  14527099172                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  14557919329                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.349599                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.349860                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.349264                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.349525                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.349264                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.349525                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 832977.216216                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 457503.201965                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 457940.211670                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 832977.216216                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 457503.201965                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 457940.211670                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 832977.216216                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 457503.201965                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 457940.211670                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          9625                       # number of replacements
system.l25.tagsinuse                      4095.367363                       # Cycle average of tags in use
system.l25.total_refs                          331307                       # Total number of references to valid blocks.
system.l25.sampled_refs                         13721                       # Sample count of references to valid blocks.
system.l25.avg_refs                         24.145981                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.518394                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.111296                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2586.980821                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1416.756852                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019170                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003201                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.631587                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.345888                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        37736                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  37738                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           11620                       # number of Writeback hits
system.l25.Writeback_hits::total                11620                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          181                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  181                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        37917                       # number of demand (read+write) hits
system.l25.demand_hits::total                   37919                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        37917                       # number of overall hits
system.l25.overall_hits::total                  37919                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           44                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         9579                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 9623                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           44                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         9579                       # number of demand (read+write) misses
system.l25.demand_misses::total                  9623                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           44                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         9579                       # number of overall misses
system.l25.overall_misses::total                 9623                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     38350371                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   4425785389                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     4464135760                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     38350371                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   4425785389                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      4464135760                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     38350371                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   4425785389                       # number of overall miss cycles
system.l25.overall_miss_latency::total     4464135760                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           46                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        47315                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              47361                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        11620                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            11620                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          181                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              181                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           46                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        47496                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               47542                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           46                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        47496                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              47542                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.956522                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.202452                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.203184                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.956522                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.201680                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.202411                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.956522                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.201680                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.202411                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 871599.340909                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 462030.001984                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 463902.708095                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 871599.340909                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 462030.001984                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 463902.708095                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 871599.340909                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 462030.001984                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 463902.708095                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5117                       # number of writebacks
system.l25.writebacks::total                     5117                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         9578                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            9622                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         9578                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             9622                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         9578                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            9622                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     35189631                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   3737289224                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   3772478855                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     35189631                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   3737289224                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   3772478855                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     35189631                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   3737289224                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   3772478855                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.202431                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.203163                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.956522                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.201659                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.202389                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.956522                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.201659                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.202389                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 799764.340909                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 390195.158071                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 392068.058096                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 799764.340909                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 390195.158071                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 392068.058096                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 799764.340909                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 390195.158071                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 392068.058096                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         26775                       # number of replacements
system.l26.tagsinuse                      4095.569992                       # Cycle average of tags in use
system.l26.total_refs                          379981                       # Total number of references to valid blocks.
system.l26.sampled_refs                         30871                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.308672                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.267983                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.673264                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2709.783632                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1339.845113                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002117                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.661568                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.327111                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53909                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53910                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           15228                       # number of Writeback hits
system.l26.Writeback_hits::total                15228                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        54059                       # number of demand (read+write) hits
system.l26.demand_hits::total                   54060                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        54059                       # number of overall hits
system.l26.overall_hits::total                  54060                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        26734                       # number of ReadReq misses
system.l26.ReadReq_misses::total                26772                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        26735                       # number of demand (read+write) misses
system.l26.demand_misses::total                 26773                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        26735                       # number of overall misses
system.l26.overall_misses::total                26773                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30706021                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  14079072943                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    14109778964                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       289665                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       289665                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30706021                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  14079362608                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     14110068629                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30706021                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  14079362608                       # number of overall miss cycles
system.l26.overall_miss_latency::total    14110068629                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80643                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80682                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        15228                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            15228                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          151                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80794                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80833                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80794                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80833                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.331510                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.331821                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.006623                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.330903                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.331214                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.330903                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.331214                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 808053.184211                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 526635.480774                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 527034.923203                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       289665                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       289665                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 808053.184211                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 526626.617094                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 527026.057184                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 808053.184211                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 526626.617094                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 527026.057184                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4588                       # number of writebacks
system.l26.writebacks::total                     4588                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        26734                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           26772                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        26735                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            26773                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        26735                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           26773                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27977178                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12158385112                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12186362290                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       217865                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       217865                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27977178                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12158602977                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12186580155                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27977178                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12158602977                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12186580155                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.331510                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.331821                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.330903                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.331214                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.330903                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.331214                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 736241.526316                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 454791.094187                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 455190.583072                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       217865                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       217865                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 736241.526316                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 454782.232168                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 455181.718709                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 736241.526316                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 454782.232168                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 455181.718709                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          9632                       # number of replacements
system.l27.tagsinuse                      4095.371601                       # Cycle average of tags in use
system.l27.total_refs                          331350                       # Total number of references to valid blocks.
system.l27.sampled_refs                         13728                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.136801                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.523826                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.209708                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2586.093964                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1417.544103                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019171                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003225                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.631371                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.346080                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        37770                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  37772                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           11629                       # number of Writeback hits
system.l27.Writeback_hits::total                11629                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          179                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  179                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        37949                       # number of demand (read+write) hits
system.l27.demand_hits::total                   37951                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        37949                       # number of overall hits
system.l27.overall_hits::total                  37951                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           44                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         9586                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 9630                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           44                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         9586                       # number of demand (read+write) misses
system.l27.demand_misses::total                  9630                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           44                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         9586                       # number of overall misses
system.l27.overall_misses::total                 9630                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39772438                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   4350605660                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     4390378098                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39772438                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   4350605660                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      4390378098                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39772438                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   4350605660                       # number of overall miss cycles
system.l27.overall_miss_latency::total     4390378098                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           46                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        47356                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              47402                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        11629                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            11629                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          179                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              179                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           46                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        47535                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               47581                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           46                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        47535                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              47581                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.202424                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.203156                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201662                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.202392                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.956522                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201662                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.202392                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 903919.045455                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 453849.954100                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 455906.344548                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 903919.045455                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 453849.954100                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 455906.344548                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 903919.045455                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 453849.954100                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 455906.344548                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5122                       # number of writebacks
system.l27.writebacks::total                     5122                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           44                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         9585                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            9629                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           44                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         9585                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             9629                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           44                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         9585                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            9629                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     36613238                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3660974146                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3697587384                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     36613238                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3660974146                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3697587384                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     36613238                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3660974146                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3697587384                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.202403                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.203135                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.201641                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.202371                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.956522                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.201641                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.202371                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 832119.045455                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 381948.267710                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 384005.336380                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 832119.045455                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 381948.267710                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 384005.336380                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 832119.045455                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 381948.267710                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 384005.336380                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089485                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013969823                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801012.119005                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.140945                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13937554                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13937554                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13937554                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13937554                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13937554                       # number of overall hits
system.cpu0.icache.overall_hits::total       13937554                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25504499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25504499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25504499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25504499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25504499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25504499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13937602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13937602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13937602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13937602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13937602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13937602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 531343.729167                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 531343.729167                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 531343.729167                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 531343.729167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 531343.729167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 531343.729167                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20335323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20335323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20335323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20335323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20335323                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20335323                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 564870.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 564870.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 564870.083333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 564870.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 564870.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 564870.083333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62456                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243196699                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62712                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3877.993032                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.517139                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.482861                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783270                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216730                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20487304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20487304                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9313                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9313                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24434116                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24434116                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24434116                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24434116                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212938                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212938                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213349                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213349                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213349                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213349                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  49140401022                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  49140401022                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35422228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35422228                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  49175823250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  49175823250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  49175823250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  49175823250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20700242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20700242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24647465                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24647465                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24647465                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24647465                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010287                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010287                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008656                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008656                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008656                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008656                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 230773.281528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 230773.281528                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86185.469586                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86185.469586                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 230494.744527                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 230494.744527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 230494.744527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 230494.744527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8275                       # number of writebacks
system.cpu0.dcache.writebacks::total             8275                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150566                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150566                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150893                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150893                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150893                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150893                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62372                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62372                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62456                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62456                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62456                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62456                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10426226416                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10426226416                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5481228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5481228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10431707644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10431707644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10431707644                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10431707644                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167161.970371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167161.970371                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65252.714286                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65252.714286                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167024.907839                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167024.907839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167024.907839                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167024.907839                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.052812                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1090463129                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2189684.997992                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.052812                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064187                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793354                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14339115                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14339115                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14339115                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14339115                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14339115                       # number of overall hits
system.cpu1.icache.overall_hits::total       14339115                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     91679282                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     91679282                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     91679282                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     91679282                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     91679282                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     91679282                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14339171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14339171                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14339171                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14339171                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14339171                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14339171                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1637130.035714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1637130.035714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1637130.035714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1637130.035714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1637130.035714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1637130.035714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1128745                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 564372.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     58761404                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     58761404                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     58761404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     58761404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     58761404                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     58761404                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1366544.279070                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1366544.279070                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1366544.279070                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1366544.279070                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1366544.279070                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1366544.279070                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42459                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178349085                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42715                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4175.326817                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.494781                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.505219                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912089                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087911                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11451962                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11451962                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8502988                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8502988                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22169                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22169                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20649                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20649                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19954950                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19954950                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19954950                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19954950                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       109149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       109149                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2665                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       111814                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        111814                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       111814                       # number of overall misses
system.cpu1.dcache.overall_misses::total       111814                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15127150420                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15127150420                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    252987947                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    252987947                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15380138367                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15380138367                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15380138367                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15380138367                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11561111                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11561111                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8505653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8505653                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20066764                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20066764                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20066764                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20066764                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009441                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009441                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005572                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005572                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 138591.745412                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 138591.745412                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 94929.811257                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94929.811257                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 137551.097063                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137551.097063                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 137551.097063                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137551.097063                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       947719                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 189543.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11174                       # number of writebacks
system.cpu1.dcache.writebacks::total            11174                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        66957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        66957                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2398                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2398                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        69355                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        69355                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        69355                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        69355                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42192                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42192                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          267                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42459                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42459                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5773189927                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5773189927                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     29008574                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     29008574                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5802198501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5802198501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5802198501                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5802198501                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 136831.388107                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 136831.388107                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 108646.344569                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108646.344569                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 136654.148732                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 136654.148732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 136654.148732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 136654.148732                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.564851                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1090475227                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   501                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2176597.259481                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.564851                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066610                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.795777                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14351213                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14351213                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14351213                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14351213                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14351213                       # number of overall hits
system.cpu2.icache.overall_hits::total       14351213                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     86970480                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     86970480                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     86970480                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     86970480                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     86970480                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     86970480                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14351272                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14351272                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14351272                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14351272                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14351272                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14351272                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1474075.932203                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1474075.932203                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1474075.932203                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1474075.932203                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1474075.932203                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1474075.932203                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      1130143                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 565071.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     55849695                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     55849695                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     55849695                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     55849695                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     55849695                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     55849695                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1214123.804348                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1214123.804348                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1214123.804348                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1214123.804348                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1214123.804348                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1214123.804348                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42518                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178359542                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42774                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4169.812082                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.494318                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.505682                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912087                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087913                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11458926                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11458926                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8506477                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8506477                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22163                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22163                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20659                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20659                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19965403                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19965403                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19965403                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19965403                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       109347                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       109347                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2674                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2674                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       112021                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        112021                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       112021                       # number of overall misses
system.cpu2.dcache.overall_misses::total       112021                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14908867458                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14908867458                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    242013559                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    242013559                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15150881017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15150881017                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15150881017                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15150881017                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11568273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11568273                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8509151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8509151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20077424                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20077424                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20077424                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20077424                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009452                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009452                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000314                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000314                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005579                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005579                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005579                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005579                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 136344.549535                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 136344.549535                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90506.192595                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90506.192595                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 135250.363923                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135250.363923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 135250.363923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135250.363923                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       463758                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 92751.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11189                       # number of writebacks
system.cpu2.dcache.writebacks::total            11189                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        67096                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        67096                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2407                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2407                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        69503                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        69503                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        69503                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        69503                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42251                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42251                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          267                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42518                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42518                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42518                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5679460586                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5679460586                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     27739530                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     27739530                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5707200116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5707200116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5707200116                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5707200116                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 134421.921043                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 134421.921043                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 103893.370787                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103893.370787                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 134230.211111                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 134230.211111                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 134230.211111                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 134230.211111                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.770708                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013954614                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1800985.104796                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.629785                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.140924                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055496                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841572                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.897068                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13922345                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13922345                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13922345                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13922345                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13922345                       # number of overall hits
system.cpu3.icache.overall_hits::total       13922345                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     26232114                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     26232114                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     26232114                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     26232114                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     26232114                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     26232114                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13922391                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13922391                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13922391                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13922391                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13922391                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13922391                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 570263.347826                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 570263.347826                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 570263.347826                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 570263.347826                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 570263.347826                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 570263.347826                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     22342101                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     22342101                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     22342101                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     22342101                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     22342101                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     22342101                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 620613.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 620613.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 620613.916667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 620613.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 620613.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 620613.916667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 62327                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               243169783                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 62583                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3885.556509                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   199.828879                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    56.171121                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.780582                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.219418                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     20465679                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20465679                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3941543                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3941543                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9303                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9303                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9246                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9246                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     24407222                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        24407222                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     24407222                       # number of overall hits
system.cpu3.dcache.overall_hits::total       24407222                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       212791                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       212791                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          399                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       213190                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213190                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       213190                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213190                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  49933482482                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  49933482482                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     34546552                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     34546552                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  49968029034                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  49968029034                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  49968029034                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  49968029034                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     20678470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     20678470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3941942                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3941942                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9246                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9246                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     24620412                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24620412                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     24620412                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24620412                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010290                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010290                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000101                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008659                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008659                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008659                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008659                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234659.748213                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234659.748213                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86582.837093                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86582.837093                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 234382.611914                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 234382.611914                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 234382.611914                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 234382.611914                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8259                       # number of writebacks
system.cpu3.dcache.writebacks::total             8259                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       150547                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       150547                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          316                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       150863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       150863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       150863                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       150863                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        62244                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        62244                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           83                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        62327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        62327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        62327                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        62327                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  10548252876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10548252876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5444706                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5444706                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  10553697582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10553697582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10553697582                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10553697582                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169466.179487                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169466.179487                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65598.867470                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65598.867470                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169327.860831                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169327.860831                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169327.860831                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169327.860831                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               577.957352                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1120912323                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1929281.106713                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.897395                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.059957                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059130                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867083                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.926214                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13385005                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13385005                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13385005                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13385005                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13385005                       # number of overall hits
system.cpu4.icache.overall_hits::total       13385005                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           60                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           60                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           60                       # number of overall misses
system.cpu4.icache.overall_misses::total           60                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49886100                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49886100                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49886100                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49886100                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49886100                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49886100                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13385065                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13385065                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13385065                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13385065                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13385065                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13385065                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       831435                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       831435                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       831435                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       831435                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       831435                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       831435                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           22                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           22                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33865924                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33865924                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33865924                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33865924                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33865924                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33865924                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 891208.526316                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 891208.526316                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 891208.526316                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 891208.526316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 891208.526316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 891208.526316                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 90914                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               489540545                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91170                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5369.535428                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.912279                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.087721                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437157                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562843                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35094627                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35094627                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19221745                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19221745                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9389                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9389                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9378                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9378                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     54316372                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        54316372                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     54316372                       # number of overall hits
system.cpu4.dcache.overall_hits::total       54316372                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       327427                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       327427                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          294                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       327721                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        327721                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       327721                       # number of overall misses
system.cpu4.dcache.overall_misses::total       327721                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  81903589726                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  81903589726                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     25518397                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     25518397                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  81929108123                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  81929108123                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  81929108123                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  81929108123                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35422054                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35422054                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19222039                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19222039                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9378                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9378                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     54644093                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     54644093                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     54644093                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     54644093                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009244                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009244                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005997                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005997                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005997                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005997                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 250143.053951                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 250143.053951                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86797.268707                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86797.268707                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 249996.515704                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 249996.515704                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 249996.515704                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 249996.515704                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23915                       # number of writebacks
system.cpu4.dcache.writebacks::total            23915                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       236600                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       236600                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          207                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          207                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       236807                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       236807                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       236807                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       236807                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        90827                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        90827                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        90914                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        90914                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        90914                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        90914                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  21112957416                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  21112957416                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5975336                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5975336                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  21118932752                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  21118932752                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  21118932752                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  21118932752                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 232452.436126                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 232452.436126                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68682.022989                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68682.022989                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232295.716303                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232295.716303                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232295.716303                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232295.716303                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.906067                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1087311368                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2086969.996161                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    44.906067                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.071965                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.833183                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     14175831                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14175831                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     14175831                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14175831                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     14175831                       # number of overall hits
system.cpu5.icache.overall_hits::total       14175831                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           58                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           58                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           58                       # number of overall misses
system.cpu5.icache.overall_misses::total           58                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     46210602                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     46210602                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     46210602                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     46210602                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     46210602                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     46210602                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     14175889                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14175889                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     14175889                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14175889                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     14175889                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14175889                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 796734.517241                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 796734.517241                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 796734.517241                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 796734.517241                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 796734.517241                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 796734.517241                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           46                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           46                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           46                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     38901293                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     38901293                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     38901293                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     38901293                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     38901293                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     38901293                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 845680.282609                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 845680.282609                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 845680.282609                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 845680.282609                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 845680.282609                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 845680.282609                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 47496                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180214477                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 47752                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3773.967101                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.519597                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.480403                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912186                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087814                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9764037                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9764037                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8218849                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8218849                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        20934                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        20934                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        19788                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        19788                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17982886                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17982886                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17982886                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17982886                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       152027                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       152027                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1078                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1078                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       153105                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        153105                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       153105                       # number of overall misses
system.cpu5.dcache.overall_misses::total       153105                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  28156291882                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  28156291882                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     90906416                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     90906416                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  28247198298                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  28247198298                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  28247198298                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  28247198298                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9916064                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9916064                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8219927                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8219927                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        20934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        19788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        19788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     18135991                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     18135991                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     18135991                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     18135991                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015331                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015331                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008442                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008442                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008442                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008442                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 185205.863972                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 185205.863972                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84328.771800                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84328.771800                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 184495.596473                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 184495.596473                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 184495.596473                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 184495.596473                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        11620                       # number of writebacks
system.cpu5.dcache.writebacks::total            11620                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       104712                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       104712                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          897                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          897                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       105609                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       105609                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       105609                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       105609                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        47315                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        47315                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          181                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          181                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        47496                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        47496                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        47496                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        47496                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6965497542                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6965497542                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     11686097                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     11686097                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6977183639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6977183639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6977183639                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6977183639                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002619                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002619                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 147215.418831                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 147215.418831                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64564.071823                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64564.071823                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 146900.447174                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 146900.447174                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 146900.447174                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 146900.447174                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.230571                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1092845322                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2065870.173913                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.230571                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059664                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.844921                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13658845                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13658845                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13658845                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13658845                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13658845                       # number of overall hits
system.cpu6.icache.overall_hits::total       13658845                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     47742084                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     47742084                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     47742084                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     47742084                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     47742084                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     47742084                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13658901                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13658901                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13658901                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13658901                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13658901                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13658901                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 852537.214286                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 852537.214286                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 852537.214286                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 852537.214286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 852537.214286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 852537.214286                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31109327                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31109327                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31109327                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31109327                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31109327                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31109327                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 797675.051282                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 797675.051282                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 797675.051282                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 797675.051282                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 797675.051282                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 797675.051282                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80794                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194479234                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 81050                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2399.497027                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.361820                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.638180                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915476                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084524                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9469840                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9469840                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7849346                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7849346                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        22068                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        22068                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18314                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18314                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17319186                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17319186                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17319186                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17319186                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       207492                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       207492                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          928                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          928                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       208420                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        208420                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       208420                       # number of overall misses
system.cpu6.dcache.overall_misses::total       208420                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  47983276158                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  47983276158                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     79969593                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     79969593                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  48063245751                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  48063245751                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  48063245751                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  48063245751                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9677332                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9677332                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7850274                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7850274                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        22068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18314                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18314                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17527606                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17527606                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17527606                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17527606                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021441                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021441                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000118                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011891                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011891                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011891                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011891                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231253.620178                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231253.620178                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86174.130388                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86174.130388                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 230607.646824                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 230607.646824                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 230607.646824                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 230607.646824                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        15228                       # number of writebacks
system.cpu6.dcache.writebacks::total            15228                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126849                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126849                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          777                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          777                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127626                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127626                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127626                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127626                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80643                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80643                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80794                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80794                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80794                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80794                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  17841677294                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  17841677294                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10045668                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10045668                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  17851722962                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  17851722962                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  17851722962                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  17851722962                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008333                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008333                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004610                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004610                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004610                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004610                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221242.727751                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221242.727751                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66527.602649                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66527.602649                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 220953.572815                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 220953.572815                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 220953.572815                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 220953.572815                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.890209                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1087319980                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2086986.525912                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.890209                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.071939                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833157                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     14184443                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       14184443                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     14184443                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        14184443                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     14184443                       # number of overall hits
system.cpu7.icache.overall_hits::total       14184443                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     46738647                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     46738647                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     46738647                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     46738647                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     46738647                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     46738647                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     14184500                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     14184500                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     14184500                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     14184500                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     14184500                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     14184500                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 819976.263158                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 819976.263158                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 819976.263158                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 819976.263158                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 819976.263158                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 819976.263158                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           46                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           46                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           46                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     40319560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     40319560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     40319560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     40319560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     40319560                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     40319560                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 876512.173913                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 876512.173913                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 876512.173913                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 876512.173913                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 876512.173913                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 876512.173913                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 47535                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               180232346                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 47791                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3771.261242                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.523136                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.476864                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912200                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087800                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9774141                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9774141                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8226495                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8226495                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        21035                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        21035                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        19806                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        19806                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     18000636                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        18000636                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     18000636                       # number of overall hits
system.cpu7.dcache.overall_hits::total       18000636                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       152135                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       152135                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         1062                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1062                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       153197                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        153197                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       153197                       # number of overall misses
system.cpu7.dcache.overall_misses::total       153197                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  27920798186                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  27920798186                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     89458823                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     89458823                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  28010257009                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  28010257009                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  28010257009                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  28010257009                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9926276                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9926276                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8227557                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8227557                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        21035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        21035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        19806                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        19806                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18153833                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18153833                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18153833                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18153833                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015326                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015326                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008439                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008439                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008439                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008439                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183526.461275                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183526.461275                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84236.179849                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84236.179849                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182838.156158                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182838.156158                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182838.156158                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182838.156158                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        11629                       # number of writebacks
system.cpu7.dcache.writebacks::total            11629                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       104779                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       104779                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          883                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          883                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       105662                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       105662                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       105662                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       105662                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        47356                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        47356                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          179                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        47535                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        47535                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        47535                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        47535                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6892625780                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6892625780                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11551498                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11551498                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6904177278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6904177278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6904177278                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6904177278                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 145549.154912                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 145549.154912                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64533.508380                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64533.508380                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145244.078637                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145244.078637                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145244.078637                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145244.078637                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
