srcs:
  - third_party/vexriscv-custom/VexRiscv_SlimCfu.v
  - src/hps-accel-gen2-nexus/hps_proto2_platform.v
  - src/hps-accel-gen2-nexus/cfu.v
top: top
name: hps-accel-gen2
data:
clocks:
  PLL_0_P: 13.33333
clock_aliases:
  por_clk:
    - por_clk
    - por_clk$glb_clk
    - sys_clk[0]
vendors:
  lattice-nexus:
    - lifcl-17
required_toolchains:
  - nextpnr-nexus
skip_toolchains:
  - nextpnr-fpga-interchange-already-synth
  - nextpnr-fpga-interchange-experimental-already-synth
  - nextpnr-fpga-interchange-const-seed-already-synth
  - vivado-already-synth
