0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.sim/sim_1/synth/func/xsim/hw1_logic_circuit_tb_func_synth.v,1742319094,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/tb_hw1_logic_circuit.v,,glbl;hw1_logic_circuit,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/tb_hw1_logic_circuit.v,1742126312,verilog,,,,hw1_logic_circuit_tb,,,,,,,,
