Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Jun 01 03:56:17 2018
| Host         : BE104PC12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topoffmydick_timing_summary_routed.rpt -rpx topoffmydick_timing_summary_routed.rpx
| Design       : topoffmydick
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.108        0.000                      0                  638        0.124        0.000                      0                  638        3.000        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       18.108        0.000                      0                  638        0.124        0.000                      0                  638       19.500        0.000                       0                   361  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.108ns  (required time - arrival time)
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            foeplay/edgeplay/q0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.773ns  (logic 0.220ns (4.609%)  route 4.553ns (95.391%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        3.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -4.269ns = ( 15.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clkin (IN)
                         net (fo=0)                   0.000    20.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         2.066    19.554    not_so_slow/slowclk/clk_out
    SLICE_X0Y29          LUT1 (Prop_lut1_I0_O)        0.124    19.678 r  not_so_slow/slowclk/q0_i_1__2/O
                         net (fo=1, routed)           0.826    20.504    foeplay/edgeplay/CE0
    SLICE_X0Y29          FDRE                                         r  foeplay/edgeplay/q0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.508    38.513    foeplay/edgeplay/clk_out
    SLICE_X0Y29          FDRE                                         r  foeplay/edgeplay/q0/C
                         clock pessimism              0.398    38.911    
                         clock uncertainty           -0.094    38.817    
    SLICE_X0Y29          FDRE (Setup_fdre_C_CE)      -0.205    38.612    foeplay/edgeplay/q0
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                         -20.504    
  -------------------------------------------------------------------
                         slack                                 18.108    

Slack (MET) :             27.810ns  (required time - arrival time)
  Source:                 foeplay/horizon/bottombitch/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shit/r0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.977ns  (logic 1.962ns (16.381%)  route 10.015ns (83.619%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.635    -0.877    foeplay/horizon/bottombitch/clk_out
    SLICE_X7Y4           FDRE                                         r  foeplay/horizon/bottombitch/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  foeplay/horizon/bottombitch/q0/Q
                         net (fo=61, routed)          4.730     4.310    foeplay/horizon/bottombitch/q4_0
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  foeplay/horizon/bottombitch/lineup1_carry_i_7__4/O
                         net (fo=1, routed)           0.000     4.434    fuckingline3/q2_2[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.947 r  fuckingline3/lineup1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.947    fuckingline3/lineup1_carry_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.201 r  fuckingline3/lineup1_carry__0/CO[0]
                         net (fo=2, routed)           0.847     6.048    fuckingline3/redstate/q4_1[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.367     6.415 r  fuckingline3/redstate/r0_i_21/O
                         net (fo=1, routed)           1.226     7.641    fuckingline2/redstate/ides_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.765 r  fuckingline2/redstate/r0_i_6/O
                         net (fo=2, routed)           1.339     9.104    foeplay/horizon/upbitch/ides_2
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.228 r  foeplay/horizon/upbitch/r0_i_1/O
                         net (fo=4, routed)           1.873    11.101    shit/red[0]
    SLICE_X0Y41          FDRE                                         r  shit/r0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.518    38.523    shit/clk
    SLICE_X0Y41          FDRE                                         r  shit/r0/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.081    38.911    shit/r0
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                 27.810    

Slack (MET) :             28.019ns  (required time - arrival time)
  Source:                 foeplay/horizon/bottombitch/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shit/r1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.788ns  (logic 1.962ns (16.644%)  route 9.826ns (83.356%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.635    -0.877    foeplay/horizon/bottombitch/clk_out
    SLICE_X7Y4           FDRE                                         r  foeplay/horizon/bottombitch/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  foeplay/horizon/bottombitch/q0/Q
                         net (fo=61, routed)          4.730     4.310    foeplay/horizon/bottombitch/q4_0
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  foeplay/horizon/bottombitch/lineup1_carry_i_7__4/O
                         net (fo=1, routed)           0.000     4.434    fuckingline3/q2_2[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.947 r  fuckingline3/lineup1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.947    fuckingline3/lineup1_carry_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.201 r  fuckingline3/lineup1_carry__0/CO[0]
                         net (fo=2, routed)           0.847     6.048    fuckingline3/redstate/q4_1[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.367     6.415 r  fuckingline3/redstate/r0_i_21/O
                         net (fo=1, routed)           1.226     7.641    fuckingline2/redstate/ides_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.765 r  fuckingline2/redstate/r0_i_6/O
                         net (fo=2, routed)           1.339     9.104    foeplay/horizon/upbitch/ides_2
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.228 r  foeplay/horizon/upbitch/r0_i_1/O
                         net (fo=4, routed)           1.683    10.912    shit/red[0]
    SLICE_X0Y41          FDRE                                         r  shit/r1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.518    38.523    shit/clk
    SLICE_X0Y41          FDRE                                         r  shit/r1/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.094    38.992    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.061    38.931    shit/r1
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 28.019    

Slack (MET) :             28.191ns  (required time - arrival time)
  Source:                 foeplay/horizon/bottombitch/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shit/r2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.608ns  (logic 1.962ns (16.903%)  route 9.646ns (83.097%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.635    -0.877    foeplay/horizon/bottombitch/clk_out
    SLICE_X7Y4           FDRE                                         r  foeplay/horizon/bottombitch/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  foeplay/horizon/bottombitch/q0/Q
                         net (fo=61, routed)          4.730     4.310    foeplay/horizon/bottombitch/q4_0
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  foeplay/horizon/bottombitch/lineup1_carry_i_7__4/O
                         net (fo=1, routed)           0.000     4.434    fuckingline3/q2_2[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.947 r  fuckingline3/lineup1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.947    fuckingline3/lineup1_carry_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.201 r  fuckingline3/lineup1_carry__0/CO[0]
                         net (fo=2, routed)           0.847     6.048    fuckingline3/redstate/q4_1[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.367     6.415 r  fuckingline3/redstate/r0_i_21/O
                         net (fo=1, routed)           1.226     7.641    fuckingline2/redstate/ides_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.765 r  fuckingline2/redstate/r0_i_6/O
                         net (fo=2, routed)           1.339     9.104    foeplay/horizon/upbitch/ides_2
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.228 r  foeplay/horizon/upbitch/r0_i_1/O
                         net (fo=4, routed)           1.503    10.731    shit/red[0]
    SLICE_X0Y37          FDRE                                         r  shit/r2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.515    38.520    shit/clk
    SLICE_X0Y37          FDRE                                         r  shit/r2/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067    38.922    shit/r2
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                 28.191    

Slack (MET) :             28.391ns  (required time - arrival time)
  Source:                 foeplay/horizon/bottombitch/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shit/r3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.387ns  (logic 1.962ns (17.230%)  route 9.425ns (82.770%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.635    -0.877    foeplay/horizon/bottombitch/clk_out
    SLICE_X7Y4           FDRE                                         r  foeplay/horizon/bottombitch/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  foeplay/horizon/bottombitch/q0/Q
                         net (fo=61, routed)          4.730     4.310    foeplay/horizon/bottombitch/q4_0
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.124     4.434 r  foeplay/horizon/bottombitch/lineup1_carry_i_7__4/O
                         net (fo=1, routed)           0.000     4.434    fuckingline3/q2_2[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.947 r  fuckingline3/lineup1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.947    fuckingline3/lineup1_carry_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.201 r  fuckingline3/lineup1_carry__0/CO[0]
                         net (fo=2, routed)           0.847     6.048    fuckingline3/redstate/q4_1[0]
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.367     6.415 r  fuckingline3/redstate/r0_i_21/O
                         net (fo=1, routed)           1.226     7.641    fuckingline2/redstate/ides_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     7.765 r  fuckingline2/redstate/r0_i_6/O
                         net (fo=2, routed)           1.339     9.104    foeplay/horizon/upbitch/ides_2
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.124     9.228 r  foeplay/horizon/upbitch/r0_i_1/O
                         net (fo=4, routed)           1.283    10.511    shit/red[0]
    SLICE_X0Y31          FDRE                                         r  shit/r3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.509    38.514    shit/clk
    SLICE_X0Y31          FDRE                                         r  shit/r3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    38.902    shit/r3
  -------------------------------------------------------------------
                         required time                         38.902    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 28.391    

Slack (MET) :             28.629ns  (required time - arrival time)
  Source:                 foeplay/vertdick/upbitch/q2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lauracroft/fuckingposition/vertical/bottombitch/q3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 0.977ns (8.961%)  route 9.926ns (91.039%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.628    -0.884    foeplay/vertdick/upbitch/clk_out
    SLICE_X7Y15          FDRE                                         r  foeplay/vertdick/upbitch/q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 f  foeplay/vertdick/upbitch/q2/Q
                         net (fo=67, routed)          4.068     3.640    foeplay/vertdick/upbitch/q2_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124     3.764 r  foeplay/vertdick/upbitch/q0_i_1__1/O
                         net (fo=163, routed)         3.763     7.528    foeplay/vertdick/upbitch/endframe
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.652 r  foeplay/vertdick/upbitch/q0_i_7__1/O
                         net (fo=4, routed)           0.870     8.522    lauracroft/fuckingposition/vertical/upbitch/shot
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.646 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_4__18/O
                         net (fo=6, routed)           0.842     9.488    lauracroft/fuckingposition/vertical/upbitch/q0_1
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.149     9.637 r  lauracroft/fuckingposition/vertical/upbitch/q3_i_1__37/O
                         net (fo=1, routed)           0.382    10.020    lauracroft/fuckingposition/vertical/bottombitch/idlemydick[2]
    SLICE_X9Y3           FDRE                                         r  lauracroft/fuckingposition/vertical/bottombitch/q3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.450    38.455    lauracroft/fuckingposition/vertical/bottombitch/clk_out
    SLICE_X9Y3           FDRE                                         r  lauracroft/fuckingposition/vertical/bottombitch/q3/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.275    38.649    lauracroft/fuckingposition/vertical/bottombitch/q3
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 28.629    

Slack (MET) :             28.716ns  (required time - arrival time)
  Source:                 foeplay/vertdick/upbitch/q2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lauracroft/fuckingposition/vertical/bottombitch/q3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.887ns  (logic 0.952ns (8.744%)  route 9.935ns (91.256%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.628    -0.884    foeplay/vertdick/upbitch/clk_out
    SLICE_X7Y15          FDRE                                         r  foeplay/vertdick/upbitch/q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 f  foeplay/vertdick/upbitch/q2/Q
                         net (fo=67, routed)          4.068     3.640    foeplay/vertdick/upbitch/q2_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124     3.764 r  foeplay/vertdick/upbitch/q0_i_1__1/O
                         net (fo=163, routed)         3.763     7.528    foeplay/vertdick/upbitch/endframe
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.652 r  foeplay/vertdick/upbitch/q0_i_7__1/O
                         net (fo=4, routed)           0.870     8.522    lauracroft/fuckingposition/vertical/upbitch/shot
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.646 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_4__18/O
                         net (fo=6, routed)           0.842     9.488    lauracroft/fuckingposition/vertical/upbitch/q0_1
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.612 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_1__37/O
                         net (fo=5, routed)           0.391    10.003    lauracroft/fuckingposition/vertical/bottombitch/enable
    SLICE_X9Y3           FDRE                                         r  lauracroft/fuckingposition/vertical/bottombitch/q3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.450    38.455    lauracroft/fuckingposition/vertical/bottombitch/clk_out
    SLICE_X9Y3           FDRE                                         r  lauracroft/fuckingposition/vertical/bottombitch/q3/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.205    38.719    lauracroft/fuckingposition/vertical/bottombitch/q3
  -------------------------------------------------------------------
                         required time                         38.719    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 28.716    

Slack (MET) :             28.716ns  (required time - arrival time)
  Source:                 foeplay/vertdick/upbitch/q2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lauracroft/fuckingposition/vertical/bottombitch/q4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.887ns  (logic 0.952ns (8.744%)  route 9.935ns (91.256%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.628    -0.884    foeplay/vertdick/upbitch/clk_out
    SLICE_X7Y15          FDRE                                         r  foeplay/vertdick/upbitch/q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 f  foeplay/vertdick/upbitch/q2/Q
                         net (fo=67, routed)          4.068     3.640    foeplay/vertdick/upbitch/q2_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124     3.764 r  foeplay/vertdick/upbitch/q0_i_1__1/O
                         net (fo=163, routed)         3.763     7.528    foeplay/vertdick/upbitch/endframe
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.652 r  foeplay/vertdick/upbitch/q0_i_7__1/O
                         net (fo=4, routed)           0.870     8.522    lauracroft/fuckingposition/vertical/upbitch/shot
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.646 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_4__18/O
                         net (fo=6, routed)           0.842     9.488    lauracroft/fuckingposition/vertical/upbitch/q0_1
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.124     9.612 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_1__37/O
                         net (fo=5, routed)           0.391    10.003    lauracroft/fuckingposition/vertical/bottombitch/enable
    SLICE_X9Y3           FDRE                                         r  lauracroft/fuckingposition/vertical/bottombitch/q4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.450    38.455    lauracroft/fuckingposition/vertical/bottombitch/clk_out
    SLICE_X9Y3           FDRE                                         r  lauracroft/fuckingposition/vertical/bottombitch/q4/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.205    38.719    lauracroft/fuckingposition/vertical/bottombitch/q4
  -------------------------------------------------------------------
                         required time                         38.719    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 28.716    

Slack (MET) :             28.772ns  (required time - arrival time)
  Source:                 foeplay/vertdick/upbitch/q2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lauracroft/fuckingposition/vertical/upbitch/q3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.831ns  (logic 0.952ns (8.790%)  route 9.879ns (91.210%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.628    -0.884    foeplay/vertdick/upbitch/clk_out
    SLICE_X7Y15          FDRE                                         r  foeplay/vertdick/upbitch/q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  foeplay/vertdick/upbitch/q2/Q
                         net (fo=67, routed)          4.068     3.640    foeplay/vertdick/upbitch/q2_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124     3.764 f  foeplay/vertdick/upbitch/q0_i_1__1/O
                         net (fo=163, routed)         3.763     7.528    foeplay/vertdick/upbitch/endframe
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.652 f  foeplay/vertdick/upbitch/q0_i_7__1/O
                         net (fo=4, routed)           0.757     8.408    lauracroft/fuckingposition/vertical/upbitch/shot
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_3__20/O
                         net (fo=6, routed)           0.691     9.223    lauracroft/fuckingposition/vertical/upbitch/up03_out
    SLICE_X8Y5           LUT3 (Prop_lut3_I1_O)        0.124     9.347 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_1__38/O
                         net (fo=5, routed)           0.601     9.947    lauracroft/fuckingposition/vertical/upbitch/enable_0
    SLICE_X9Y5           FDRE                                         r  lauracroft/fuckingposition/vertical/upbitch/q3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.450    38.455    lauracroft/fuckingposition/vertical/upbitch/clk_out
    SLICE_X9Y5           FDRE                                         r  lauracroft/fuckingposition/vertical/upbitch/q3/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.205    38.719    lauracroft/fuckingposition/vertical/upbitch/q3
  -------------------------------------------------------------------
                         required time                         38.719    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                 28.772    

Slack (MET) :             28.772ns  (required time - arrival time)
  Source:                 foeplay/vertdick/upbitch/q2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lauracroft/fuckingposition/vertical/upbitch/q4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.831ns  (logic 0.952ns (8.790%)  route 9.879ns (91.210%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.628    -0.884    foeplay/vertdick/upbitch/clk_out
    SLICE_X7Y15          FDRE                                         r  foeplay/vertdick/upbitch/q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  foeplay/vertdick/upbitch/q2/Q
                         net (fo=67, routed)          4.068     3.640    foeplay/vertdick/upbitch/q2_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.124     3.764 f  foeplay/vertdick/upbitch/q0_i_1__1/O
                         net (fo=163, routed)         3.763     7.528    foeplay/vertdick/upbitch/endframe
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.652 f  foeplay/vertdick/upbitch/q0_i_7__1/O
                         net (fo=4, routed)           0.757     8.408    lauracroft/fuckingposition/vertical/upbitch/shot
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_3__20/O
                         net (fo=6, routed)           0.691     9.223    lauracroft/fuckingposition/vertical/upbitch/up03_out
    SLICE_X8Y5           LUT3 (Prop_lut3_I1_O)        0.124     9.347 r  lauracroft/fuckingposition/vertical/upbitch/q0_i_1__38/O
                         net (fo=5, routed)           0.601     9.947    lauracroft/fuckingposition/vertical/upbitch/enable_0
    SLICE_X9Y5           FDRE                                         r  lauracroft/fuckingposition/vertical/upbitch/q4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         1.450    38.455    lauracroft/fuckingposition/vertical/upbitch/clk_out
    SLICE_X9Y5           FDRE                                         r  lauracroft/fuckingposition/vertical/upbitch/q4/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X9Y5           FDRE (Setup_fdre_C_CE)      -0.205    38.719    lauracroft/fuckingposition/vertical/upbitch/q4
  -------------------------------------------------------------------
                         required time                         38.719    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                 28.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            foeplay/edgeplay/q0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.071ns (4.457%)  route 1.522ns (95.543%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -1.693ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.734    -0.447    not_so_slow/slowclk/clk_out
    SLICE_X0Y29          LUT1 (Prop_lut1_I0_O)        0.045    -0.402 f  not_so_slow/slowclk/q0_i_1__2/O
                         net (fo=1, routed)           0.302    -0.100    foeplay/edgeplay/CE0
    SLICE_X0Y29          FDRE                                         f  foeplay/edgeplay/q0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.855    -0.835    foeplay/edgeplay/clk_out
    SLICE_X0Y29          FDRE                                         r  foeplay/edgeplay/q0/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.094    -0.185    
    SLICE_X0Y29          FDRE (Hold_fdre_C_CE)       -0.039    -0.224    foeplay/edgeplay/q0
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 AHHHHH/topmin/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AHHHHH/topmin/q3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.566    -0.615    AHHHHH/topmin/clk_out
    SLICE_X13Y3          FDRE                                         r  AHHHHH/topmin/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  AHHHHH/topmin/q0/Q
                         net (fo=5, routed)           0.125    -0.349    AHHHHH/topmin/highmin[0]
    SLICE_X12Y3          LUT5 (Prop_lut5_I3_O)        0.048    -0.301 r  AHHHHH/topmin/q3_i_1__6/O
                         net (fo=1, routed)           0.000    -0.301    AHHHHH/topmin/D[3]
    SLICE_X12Y3          FDRE                                         r  AHHHHH/topmin/q3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.836    -0.854    AHHHHH/topmin/clk_out
    SLICE_X12Y3          FDRE                                         r  AHHHHH/topmin/q3/C
                         clock pessimism              0.251    -0.602    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.131    -0.471    AHHHHH/topmin/q3
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AHHHHH/topmin/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AHHHHH/topmin/q1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.566    -0.615    AHHHHH/topmin/clk_out
    SLICE_X13Y3          FDRE                                         r  AHHHHH/topmin/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  AHHHHH/topmin/q0/Q
                         net (fo=5, routed)           0.121    -0.353    AHHHHH/topmin/highmin[0]
    SLICE_X12Y3          LUT3 (Prop_lut3_I0_O)        0.045    -0.308 r  AHHHHH/topmin/q1_i_1__6/O
                         net (fo=1, routed)           0.000    -0.308    AHHHHH/topmin/D[1]
    SLICE_X12Y3          FDRE                                         r  AHHHHH/topmin/q1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.836    -0.854    AHHHHH/topmin/clk_out
    SLICE_X12Y3          FDRE                                         r  AHHHHH/topmin/q1/C
                         clock pessimism              0.251    -0.602    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.120    -0.482    AHHHHH/topmin/q1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AHHHHH/topmin/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AHHHHH/topmin/q2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.566    -0.615    AHHHHH/topmin/clk_out
    SLICE_X13Y3          FDRE                                         r  AHHHHH/topmin/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  AHHHHH/topmin/q0/Q
                         net (fo=5, routed)           0.125    -0.349    AHHHHH/topmin/highmin[0]
    SLICE_X12Y3          LUT4 (Prop_lut4_I1_O)        0.045    -0.304 r  AHHHHH/topmin/q2_i_1__7/O
                         net (fo=1, routed)           0.000    -0.304    AHHHHH/topmin/D[2]
    SLICE_X12Y3          FDRE                                         r  AHHHHH/topmin/q2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.836    -0.854    AHHHHH/topmin/clk_out
    SLICE_X12Y3          FDRE                                         r  AHHHHH/topmin/q2/C
                         clock pessimism              0.251    -0.602    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.121    -0.481    AHHHHH/topmin/q2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FUCKINGKILLME1/horizontalshit/bottombitch/q3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FUCKINGKILLME1/horizontalshit/bottombitch/q3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.254ns (78.858%)  route 0.068ns (21.142%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.566    -0.615    FUCKINGKILLME1/horizontalshit/bottombitch/clk_out
    SLICE_X12Y6          FDRE                                         r  FUCKINGKILLME1/horizontalshit/bottombitch/q3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  FUCKINGKILLME1/horizontalshit/bottombitch/q3/Q
                         net (fo=11, routed)          0.068    -0.383    FUCKINGKILLME1/horizontalshit/bottombitch/q4_0
    SLICE_X12Y6          MUXF7 (Prop_muxf7_S_O)       0.090    -0.293 r  FUCKINGKILLME1/horizontalshit/bottombitch/q3_i_1__23/O
                         net (fo=1, routed)           0.000    -0.293    FUCKINGKILLME1/horizontalshit/bottombitch/D_0[3]
    SLICE_X12Y6          FDRE                                         r  FUCKINGKILLME1/horizontalshit/bottombitch/q3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.836    -0.854    FUCKINGKILLME1/horizontalshit/bottombitch/clk_out
    SLICE_X12Y6          FDRE                                         r  FUCKINGKILLME1/horizontalshit/bottombitch/q3/C
                         clock pessimism              0.238    -0.615    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.134    -0.481    FUCKINGKILLME1/horizontalshit/bottombitch/q3
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fuckingline1/verticalshit/bottombitch/q3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fuckingline1/verticalshit/bottombitch/q3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.254ns (78.858%)  route 0.068ns (21.142%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.595    -0.586    fuckingline1/verticalshit/bottombitch/clk_out
    SLICE_X2Y5           FDRE                                         r  fuckingline1/verticalshit/bottombitch/q3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  fuckingline1/verticalshit/bottombitch/q3/Q
                         net (fo=10, routed)          0.068    -0.354    fuckingline1/verticalshit/bottombitch/q4_0
    SLICE_X2Y5           MUXF7 (Prop_muxf7_S_O)       0.090    -0.264 r  fuckingline1/verticalshit/bottombitch/q3_i_1__9/O
                         net (fo=1, routed)           0.000    -0.264    fuckingline1/verticalshit/bottombitch/D_0[3]
    SLICE_X2Y5           FDRE                                         r  fuckingline1/verticalshit/bottombitch/q3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.866    -0.824    fuckingline1/verticalshit/bottombitch/clk_out
    SLICE_X2Y5           FDRE                                         r  fuckingline1/verticalshit/bottombitch/q3/C
                         clock pessimism              0.237    -0.586    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.134    -0.452    fuckingline1/verticalshit/bottombitch/q3
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FUCKINGKILLME3/horizontalshit/upbitch/q0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FUCKINGKILLME3/horizontalshit/upbitch/q1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.595    -0.586    FUCKINGKILLME3/horizontalshit/upbitch/clk_out
    SLICE_X3Y3           FDRE                                         r  FUCKINGKILLME3/horizontalshit/upbitch/q0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FUCKINGKILLME3/horizontalshit/upbitch/q0/Q
                         net (fo=15, routed)          0.146    -0.300    FUCKINGKILLME3/horizontalshit/bottombitch/q0_2
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.045    -0.255 r  FUCKINGKILLME3/horizontalshit/bottombitch/q1_i_1__27/O
                         net (fo=1, routed)           0.000    -0.255    FUCKINGKILLME3/horizontalshit/upbitch/q4_1[1]
    SLICE_X2Y3           FDRE                                         r  FUCKINGKILLME3/horizontalshit/upbitch/q1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.866    -0.824    FUCKINGKILLME3/horizontalshit/upbitch/clk_out
    SLICE_X2Y3           FDRE                                         r  FUCKINGKILLME3/horizontalshit/upbitch/q1/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.120    -0.453    FUCKINGKILLME3/horizontalshit/upbitch/q1
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fuckingline3/verticalshit/bottombitch/q3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fuckingline3/verticalshit/bottombitch/q3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.254ns (76.245%)  route 0.079ns (23.755%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.558    -0.623    fuckingline3/verticalshit/bottombitch/clk_out
    SLICE_X10Y19         FDRE                                         r  fuckingline3/verticalshit/bottombitch/q3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  fuckingline3/verticalshit/bottombitch/q3/Q
                         net (fo=10, routed)          0.079    -0.380    fuckingline3/verticalshit/bottombitch/q4_1
    SLICE_X10Y19         MUXF7 (Prop_muxf7_S_O)       0.090    -0.290 r  fuckingline3/verticalshit/bottombitch/q3_i_1__13/O
                         net (fo=1, routed)           0.000    -0.290    fuckingline3/verticalshit/bottombitch/D_0[3]
    SLICE_X10Y19         FDRE                                         r  fuckingline3/verticalshit/bottombitch/q3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.826    -0.864    fuckingline3/verticalshit/bottombitch/clk_out
    SLICE_X10Y19         FDRE                                         r  fuckingline3/verticalshit/bottombitch/q3/C
                         clock pessimism              0.240    -0.623    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.134    -0.489    fuckingline3/verticalshit/bottombitch/q3
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FUCKINGKILLME4/horizontalshit/bottombitch/q3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FUCKINGKILLME4/horizontalshit/bottombitch/q3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.254ns (76.010%)  route 0.080ns (23.990%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.561    -0.620    FUCKINGKILLME4/horizontalshit/bottombitch/clk_out
    SLICE_X14Y16         FDRE                                         r  FUCKINGKILLME4/horizontalshit/bottombitch/q3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  FUCKINGKILLME4/horizontalshit/bottombitch/q3/Q
                         net (fo=10, routed)          0.080    -0.376    FUCKINGKILLME4/horizontalshit/bottombitch/q4_1
    SLICE_X14Y16         MUXF7 (Prop_muxf7_S_O)       0.090    -0.286 r  FUCKINGKILLME4/horizontalshit/bottombitch/q3_i_1__29/O
                         net (fo=1, routed)           0.000    -0.286    FUCKINGKILLME4/horizontalshit/bottombitch/D_0[3]
    SLICE_X14Y16         FDRE                                         r  FUCKINGKILLME4/horizontalshit/bottombitch/q3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.829    -0.861    FUCKINGKILLME4/horizontalshit/bottombitch/clk_out
    SLICE_X14Y16         FDRE                                         r  FUCKINGKILLME4/horizontalshit/bottombitch/q3/C
                         clock pessimism              0.240    -0.620    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.134    -0.486    FUCKINGKILLME4/horizontalshit/bottombitch/q3
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fuckingline/verticalshit/bottombitch/q4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fuckingline/verticalshit/upbitch/q1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.123%)  route 0.151ns (44.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.564    -0.617    fuckingline/verticalshit/bottombitch/clk_out
    SLICE_X13Y11         FDRE                                         r  fuckingline/verticalshit/bottombitch/q4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  fuckingline/verticalshit/bottombitch/q4/Q
                         net (fo=14, routed)          0.151    -0.325    fuckingline/verticalshit/bottombitch/q4_2
    SLICE_X14Y11         LUT6 (Prop_lut6_I3_O)        0.045    -0.280 r  fuckingline/verticalshit/bottombitch/q1_i_1__7/O
                         net (fo=1, routed)           0.000    -0.280    fuckingline/verticalshit/upbitch/q4_1[1]
    SLICE_X14Y11         FDRE                                         r  fuckingline/verticalshit/upbitch/q1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=360, routed)         0.834    -0.856    fuckingline/verticalshit/upbitch/clk_out
    SLICE_X14Y11         FDRE                                         r  fuckingline/verticalshit/upbitch/q1/C
                         clock pessimism              0.254    -0.601    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.121    -0.480    fuckingline/verticalshit/upbitch/q1
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y3      AHHHHH/bottommin/q0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y4      AHHHHH/bottommin/q1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y4      AHHHHH/bottommin/q2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y4      AHHHHH/bottommin/q3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y3      AHHHHH/bottommin/q4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y3      AHHHHH/bottomsecond/q0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y3      AHHHHH/bottomsecond/q1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y8       FUCKINGKILLME/redstate/flashme/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     fuckingline4/horizontalshit/bottombitch/q4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     fuckingline4/horizontalshit/upbitch/q2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     fuckingline4/horizontalshit/upbitch/q3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      fuckingline1/verticalshit/upbitch/q2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     fuckingline5/redstate/flashme/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     fuckingline5/redstate/movedecr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     fuckingline5/redstate/moveincr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      fuckingline6/verticalshit/bottombitch/q1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      fuckingline6/verticalshit/bottombitch/q2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     fuckingline3/verticalshit/bottombitch/q0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y3      AHHHHH/bottommin/q0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4      AHHHHH/bottommin/q1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4      AHHHHH/bottommin/q2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4      AHHHHH/bottommin/q3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y3      AHHHHH/bottommin/q4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y3      AHHHHH/bottomsecond/q0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y3      AHHHHH/bottomsecond/q1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y8       FUCKINGKILLME/redstate/flashme/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y9       FUCKINGKILLME/redstate/ides/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y8       FUCKINGKILLME/redstate/movedecr/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



