Reading OpenROAD database at '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/23-openroad-globalplacementskipio/ALU_7bit.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5.0
[INFO] Setting input delay to: 5.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] place_pins args: -min_distance 1
Found 0 macro blocks.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           146
[INFO PPL-0002] Number of I/O             23
[INFO PPL-0003] Number of I/O w/sink      19
[INFO PPL-0004] Number of I/O w/o sink    4
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 516.15 um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Inverter                                  6      22.52
  Multi-Input combinational cell           40     440.42
  Total                                    78     553.03
Writing OpenROAD database to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/24-openroad-ioplacement/ALU_7bit.odb'…
Writing netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/24-openroad-ioplacement/ALU_7bit.nl.v'…
Writing powered netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/24-openroad-ioplacement/ALU_7bit.pnl.v'…
Writing layout to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/24-openroad-ioplacement/ALU_7bit.def'…
Writing timing constraints to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/24-openroad-ioplacement/ALU_7bit.sdc'…
