// Seed: 4170088544
module module_0 ();
  bit id_1;
  assign id_2 = 1;
  `define pp_3 0
  assign module_1.id_0 = 0;
  uwire id_4;
  initial begin : LABEL_0
    begin : LABEL_0
      id_2 = id_2;
      #1 @(posedge id_4 or posedge -1, posedge 1, posedge id_4) id_2 <= id_1;
    end
  end
  wire id_5;
  parameter id_6 = -1 == 1;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    id_9,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7
);
  wire id_10;
  id_11 :
  assert property (@(*) 1 - 1) if (id_6) if (-1'b0) id_9 = -1;
  module_0 modCall_1 ();
endmodule
