$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  8 # io_in [7:0] $end
  $var wire  3 $ io_out [2:0] $end
  $scope module top $end
   $var wire  8 # io_in [7:0] $end
   $var wire  3 $ io_out [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01000000 #
b111 $
#1
b00100000 #
b110 $
#2
b01000000 #
b111 $
#3
b00100000 #
b110 $
#4
b01000000 #
b111 $
#5
b00100000 #
b110 $
#6
b01000000 #
b111 $
#7
b00100000 #
b110 $
#8
b01000000 #
b111 $
#9
b00100000 #
b110 $
