

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s'
================================================================
* Date:           Mon Oct 21 14:06:20 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.140 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      149|      149|  0.745 us|  0.745 us|  149|  149|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      147|      147|         5|          1|          1|   144|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%br_ln109 = br void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void %codeRepl, i8 %add_ln109, void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.91ns)   --->   "%add_ln109 = add i8 %indvar_flatten, i8 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'add' 'add_ln109' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln109 = icmp_eq  i8 %indvar_flatten, i8 144" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %.split6, void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge1, void" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pX_1_load_1 = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 18 'load' 'pX_1_load_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %pX_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 19 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%data_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'data_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 144> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_0 = trunc i32 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'trunc' 'shift_buffer_V_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'shift_buffer_V_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[12 x i16]P0A, i16 11, i16 %shift_buffer_V_1_0, i1 1"   --->   Operation 24 'memshiftread' 'shift_buffer_V_0_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 12> <ShiftMem>
ST_3 : Operation 25 [1/1] (1.61ns)   --->   "%p_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[12 x i16]P0A, i16 11, i16 0, i1 0"   --->   Operation 25 'memshiftread' 'p_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 12> <ShiftMem>
ST_3 : Operation 26 [1/1] (1.61ns)   --->   "%empty_61 = memshiftread i16 @_ssdm_op_MemShiftRead.[12 x i16]P0A, i16 11, i16 %shift_buffer_V_1_1, i1 1"   --->   Operation 26 'memshiftread' 'empty_61' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 12> <ShiftMem>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 27 'load' 'pX_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 28 'icmp' 'icmp_ln55_6' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 12" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 29 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void, void" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 30 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 31 'store' 'store_ln89' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 32 'select' 'select_ln91' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_1_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 33 'add' 'add_ln91' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 34 'store' 'store_ln91' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 36 'store' 'store_ln78' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 37 'store' 'store_ln79' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 38 'load' 'pY_1_load_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %pY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 39 'add' 'add_ln80' <Predicate = (icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_9_2_load = load i16 %kernel_data_V_9_2" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 44 'load' 'kernel_data_V_9_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_9_3_load = load i16 %kernel_data_V_9_3" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 45 'load' 'kernel_data_V_9_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_9_6_load = load i16 %kernel_data_V_9_6" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 46 'load' 'kernel_data_V_9_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_9_7_load = load i16 %kernel_data_V_9_7" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 47 'load' 'kernel_data_V_9_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_0, i16 %kernel_data_V_9_2" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 48 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_0, i16 %kernel_data_V_9_3" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 49 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_0, i16 %kernel_data_V_9_6" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 50 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_1, i16 %kernel_data_V_9_7" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 51 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 52 'load' 'sY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 53 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 54 'load' 'pY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 55 'icmp' 'icmp_ln55_5' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 56 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 57 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %._crit_edge1, void %.split2.0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 58 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp_slt  i16 %kernel_data_V_9_2_load, i16 %shift_buffer_V_0_0"   --->   Operation 59 'icmp' 'icmp_ln1496' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1496 = xor i1 %icmp_ln1496, i1 1"   --->   Operation 60 'xor' 'xor_ln1496' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1496, i16 %kernel_data_V_9_2_load, i16 %shift_buffer_V_0_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 61 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.42ns)   --->   "%icmp_ln1496_14 = icmp_slt  i16 %kernel_data_V_9_6_load, i16 %shift_buffer_V_1_0"   --->   Operation 62 'icmp' 'icmp_ln1496_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln1496_14 = xor i1 %icmp_ln1496_14, i1 1"   --->   Operation 63 'xor' 'xor_ln1496_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln1496_14, i16 %kernel_data_V_9_6_load, i16 %shift_buffer_V_1_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 64 'select' 'select_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.42ns)   --->   "%icmp_ln1496_16 = icmp_slt  i16 %kernel_data_V_9_3_load, i16 %p_0"   --->   Operation 65 'icmp' 'icmp_ln1496_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1496_16 = xor i1 %icmp_ln1496_16, i1 1"   --->   Operation 66 'xor' 'xor_ln1496_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1496_16, i16 %kernel_data_V_9_3_load, i16 %p_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 67 'select' 'select_ln65_1' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.42ns)   --->   "%icmp_ln1496_17 = icmp_slt  i16 %kernel_data_V_9_7_load, i16 %shift_buffer_V_1_1"   --->   Operation 68 'icmp' 'icmp_ln1496_17' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_14)   --->   "%xor_ln1496_17 = xor i1 %icmp_ln1496_17, i1 1"   --->   Operation 69 'xor' 'xor_ln1496_17' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_14 = select i1 %xor_ln1496_17, i16 %kernel_data_V_9_7_load, i16 %shift_buffer_V_1_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 70 'select' 'select_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 12" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 71 'icmp' 'icmp_ln80' <Predicate = (icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void, void" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 72 'br' 'br_ln80' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 73 'store' 'store_ln84' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 74 'load' 'sY_1_load_1' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 75 'icmp' 'icmp_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln81 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 76 'store' 'store_ln81' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 0, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 77 'store' 'store_ln82' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 78 'br' 'br_ln83' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 79 [1/1] (2.42ns)   --->   "%icmp_ln1496_15 = icmp_slt  i16 %select_ln65, i16 %select_ln65_12"   --->   Operation 79 'icmp' 'icmp_ln1496_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_13)   --->   "%xor_ln1496_15 = xor i1 %icmp_ln1496_15, i1 1"   --->   Operation 80 'xor' 'xor_ln1496_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_13 = select i1 %xor_ln1496_15, i16 %select_ln65, i16 %select_ln65_12" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 81 'select' 'select_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (2.42ns)   --->   "%icmp_ln1496_18 = icmp_slt  i16 %select_ln65_1, i16 %select_ln65_14"   --->   Operation 82 'icmp' 'icmp_ln1496_18' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln1496_18 = xor i1 %icmp_ln1496_18, i1 1"   --->   Operation 83 'xor' 'xor_ln1496_18' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln1496_18, i16 %select_ln65_1, i16 %select_ln65_14" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 84 'select' 'select_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 85 'select' 'select_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 86 'add' 'add_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %add_ln86, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 87 'store' 'store_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 1.58>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln65_15, i16 %select_ln65_13" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'bitconcatenate' 'tmp' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %res, i32 %tmp" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'write' 'write_ln174' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge1" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 91 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 92 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_pooling_stream.h:109) with incoming values : ('add_ln109', firmware/nnet_utils/nnet_pooling_stream.h:109) [17]  (1.59 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'load' operation ('pX_1_load_1', firmware/nnet_utils/nnet_pooling_stream.h:76) on static variable 'pX_1' [76]  (0 ns)
	'add' operation ('add_ln76', firmware/nnet_utils/nnet_pooling_stream.h:76) [77]  (2.55 ns)

 <State 3>: 4.14ns
The critical path consists of the following:
	'select' operation ('select_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [82]  (0 ns)
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) [83]  (2.55 ns)
	'store' operation ('store_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91) of variable 'add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91 on static variable 'sX_1' [84]  (1.59 ns)

 <State 4>: 4.06ns
The critical path consists of the following:
	'load' operation ('sY_1_load', firmware/nnet_utils/nnet_pooling_stream.h:55) on static variable 'sY_1' [44]  (0 ns)
	'icmp' operation ('icmp_ln55_4', firmware/nnet_utils/nnet_pooling_stream.h:55) [45]  (2.47 ns)
	'and' operation ('and_ln55_2', firmware/nnet_utils/nnet_pooling_stream.h:55) [51]  (0.978 ns)
	blocking operation 0.61 ns on control path)

 <State 5>: 4.14ns
The critical path consists of the following:
	'select' operation ('select_ln86', firmware/nnet_utils/nnet_pooling_stream.h:86) [97]  (0 ns)
	'add' operation ('add_ln86', firmware/nnet_utils/nnet_pooling_stream.h:86) [98]  (2.55 ns)
	'store' operation ('store_ln86', firmware/nnet_utils/nnet_pooling_stream.h:86) of variable 'add_ln86', firmware/nnet_utils/nnet_pooling_stream.h:86 on static variable 'sY_1' [99]  (1.59 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res' (/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [73]  (2.19 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
