<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/hud3.prj/sol1/sim/verilog/AESL_deadlock_idx0_monitor.v:75]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.extractEFrames_accel_control_s_a...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_Block_entry...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_flow_contro...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_AXIVideo2Ba...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_regslice_bo...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_AXIVideo2Ba...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_extractExpo...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_extract_Pip...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_mux_832_16_...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_extract_Pip...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_extract&#xA;Compiling module xil_defaultlib.extractEFrames_accel_extractExpo...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_GRAYMat2AXI...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_fifo_w13_d2...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_fifo_w12_d4...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_fifo_w12_d2...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_fifo_w12_d3...&#xA;Compiling module xil_defaultlib.extractEFrames_accel_fifo_w16_d3...&#xA;Compiling module xil_defaultlib.extractEFrames_accel&#xA;Compiling module xil_defaultlib.fifo(DEPTH=17408,WIDTH=16)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=17408,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=17408,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_in_ptr&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8192,WIDTH=16)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8192,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8192,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_lef_ptr&#xA;Compiling module xil_defaultlib.AESL_axi_s_sef_ptr&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=11)&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=12)&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=6)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_extractEFrames_accel_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot extractEFrames_accel&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/extractEFrames_accel/xsim_script.tcl&#xA;# xsim {extractEFrames_accel} -view {{extractEFrames_accel_dataflow_ana.wcfg}} -tclbatch {extractEFrames_accel.tcl} -protoinst {extractEFrames_accel.protoinst}" projectName="hud3.prj" solutionName="sol1" date="2022-09-04T18:36:30.624-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/hud3.prj/sol1/sim/verilog/AESL_deadlock_idx0_monitor.v:67]" projectName="hud3.prj" solutionName="sol1" date="2022-09-04T18:36:17.989-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/hud3.prj/sol1/sim/verilog/AESL_deadlock_idx0_monitor.v:59]" projectName="hud3.prj" solutionName="sol1" date="2022-09-04T18:36:17.987-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/hud3.prj/sol1/sim/verilog/AESL_deadlock_idx0_monitor.v:41]" projectName="hud3.prj" solutionName="sol1" date="2022-09-04T18:36:17.984-0400" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
