/*
 * Tacna register definitions
 *
 * Copyright 2017-2018 Cirrus Logic, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef TACNA_REGISTERS_H
#define TACNA_REGISTERS_H

/*
 * Register Addresses.
 */

#define TACNA_DEVID					0x0
#define TACNA_REVID					0x4
#define TACNA_FABID					0x8
#define TACNA_RELID					0xc
#define TACNA_OTPID					0x10
#define TACNA_SFT_RESET					0x20
#define TACNA_USER_KEY_CTRL				0x34
#define TACNA_CTRL_IF_DEBUG3				0xA8
#define TACNA_OTP_CTRL6					0x414
#define TACNA_MCU_CTRL1					0x804
#define TACNA_GPIO_STATUS1				0xc00
#define TACNA_GPIO1_CTRL1				0xc08
#define TACNA_GPIO2_CTRL1				0xc0c
#define TACNA_GPIO3_CTRL1				0xc10
#define TACNA_GPIO4_CTRL1				0xc14
#define TACNA_GPIO5_CTRL1				0xc18
#define TACNA_GPIO6_CTRL1				0xc1c
#define TACNA_GPIO7_CTRL1				0xc20
#define TACNA_GPIO8_CTRL1				0xc24
#define TACNA_GPIO9_CTRL1				0xc28
#define TACNA_GPIO10_CTRL1				0xc2c
#define TACNA_GPIO11_CTRL1				0xc30
#define TACNA_GPIO12_CTRL1				0xc34
#define TACNA_GPIO13_CTRL1				0xc38
#define TACNA_GPIO14_CTRL1				0xc3c
#define TACNA_GPIO15_CTRL1				0xc40
#define TACNA_GPIO16_CTRL1				0xc44
#define TACNA_GPIO17_CTRL1				0xc48
#define TACNA_GPIO18_CTRL1				0xc4c
#define TACNA_GPIO19_CTRL1				0xc50
#define TACNA_GPIO20_CTRL1				0xc54
#define TACNA_GPIO21_CTRL1				0xc58
#define TACNA_GPIO22_CTRL1				0xc5c
#define TACNA_GPIO23_CTRL1				0xc60
#define TACNA_GPIO24_CTRL1				0xc64
#define TACNA_GPIO25_CTRL1				0xc68
#define TACNA_GPIO26_CTRL1				0xc6c
#define TACNA_GPIO27_CTRL1				0xc70
#define TACNA_GPIO28_CTRL1				0xc74
#define TACNA_SPI1_CFG_1				0x1004
#define TACNA_CTRL_IF_CFG2				0x1010
#define TACNA_CTRL_IF_CFG3				0x1018
#define TACNA_OUTPUT_SYS_CLK				0x1020
#define TACNA_OUTPUT_ASYNC_CLK				0x1024
#define TACNA_SLIMBUS_PAD_CTRL				0x102c
#define TACNA_CLKGEN_PAD_CTRL				0x1030
#define TACNA_DMIC_PAD_CTRL				0x1034
#define TACNA_SOUNDWIRE_CTRL				0x1040
#define TACNA_AUXPDM_CTRL				0x1044
#define TACNA_ASP1_DSD_CTRL				0x1048
#define TACNA_OUTPUT_DSP_CLK				0x104c
#define TACNA_I2C_CTRL					0x1050
#define TACNA_SPI2_CFG_1				0x1054
#define TACNA_SWIRE_MASTER_CTRL				0x1058
#define TACNA_AUXPDM_CTRL2				0x105c
#define TACNA_OUTPUT_AO_CLK				0x1060
#define TACNA_CLOCK32K					0x1400
#define TACNA_SYSTEM_CLOCK1				0x1404
#define TACNA_SYSTEM_CLOCK2				0x1408
#define TACNA_SYSTEM_CLOCK6				0x1418
#define TACNA_SAMPLE_RATE1				0x1420
#define TACNA_SAMPLE_RATE2				0x1424
#define TACNA_SAMPLE_RATE3				0x1428
#define TACNA_SAMPLE_RATE4				0x142c
#define TACNA_SAMPLE_RATE_STATUS1			0x1440
#define TACNA_SAMPLE_RATE_STATUS2			0x1444
#define TACNA_SAMPLE_RATE_STATUS3			0x1448
#define TACNA_SAMPLE_RATE_STATUS4			0x144c
#define TACNA_ASYNC_CLOCK1				0x1460
#define TACNA_ASYNC_CLOCK2				0x1464
#define TACNA_ASYNC_CLOCK5				0x1470
#define TACNA_ASYNC_SAMPLE_RATE1			0x1480
#define TACNA_ASYNC_SAMPLE_RATE2			0x1484
#define TACNA_ASYNC_SAMPLE_RATE_STATUS1			0x14a0
#define TACNA_ASYNC_SAMPLE_RATE_STATUS2			0x14a4
#define TACNA_DSP_CLOCK1				0x1510
#define TACNA_DSP_CLOCK2				0x1514
#define TACNA_DSP_CLOCK3				0x151c
#define TACNA_DSP_CLOCK4				0x1520
#define TACNA_RATE_ESTIMATOR1				0x1530
#define TACNA_RATE_ESTIMATOR2				0x1534
#define TACNA_RATE_ESTIMATOR3				0x1538
#define TACNA_RATE_ESTIMATOR4				0x153c
#define TACNA_RATE_ESTIMATOR5				0x1540
#define TACNA_FLL1_CONTROL1				0x1c00
#define TACNA_FLL1_CONTROL2				0x1c04
#define TACNA_FLL1_CONTROL3				0x1c08
#define TACNA_FLL1_CONTROL4				0x1c0c
#define TACNA_FLL1_CONTROL5				0x1c10
#define TACNA_FLL1_CONTROL6				0x1c14
#define TACNA_FLL1_CONTROL7				0x1c18
#define TACNA_FLL1_DIGITAL_TEST2			0x1c34
#define TACNA_FLL1_GPIO_CLOCK				0x1ca0
#define TACNA_FLL2_CONTROL1				0x1d00
#define TACNA_FLL2_CONTROL2				0x1d04
#define TACNA_FLL2_CONTROL3				0x1d08
#define TACNA_FLL2_CONTROL4				0x1d0c
#define TACNA_FLL2_CONTROL5				0x1d10
#define TACNA_FLL2_CONTROL6				0x1d14
#define TACNA_FLL2_CONTROL7				0x1d18
#define TACNA_FLL2_DIGITAL_TEST2			0x1d34
#define TACNA_FLL2_GPIO_CLOCK				0x1da0
#define TACNA_FLL3_CONTROL1				0x1e00
#define TACNA_FLL3_CONTROL2				0x1e04
#define TACNA_FLL3_CONTROL3				0x1e08
#define TACNA_FLL3_CONTROL4				0x1e0c
#define TACNA_FLL3_CONTROL5				0x1e10
#define TACNA_FLL3_CONTROL6				0x1e14
#define TACNA_FLL3_CONTROL7				0x1e18
#define TACNA_FLL3_DIGITAL_TEST2			0x1e34
#define TACNA_FLL3_GPIO_CLOCK				0x1ea0
#define TACNA_CHARGE_PUMP1				0x2000
#define TACNA_OUTPUT_RATE1				0x2400
#define TACNA_LDO2_CTRL1				0x2408
#define TACNA_MICBIAS_CTRL1				0x2410
#define TACNA_MICBIAS_CTRL2				0x2414
#define TACNA_MICBIAS_CTRL5				0x2418
#define TACNA_MICBIAS_CTRL6				0x241c
#define TACNA_HP_CTRL					0x242c
#define TACNA_HP1L_CTRL					0x2430
#define TACNA_HP1R_CTRL					0x2434
#define TACNA_HP2L_CTRL					0x2438
#define TACNA_HP2R_CTRL					0x243c
#define TACNA_OUTPUT_PATH_CFG1				0x249c
#define TACNA_OUTPUT_PATH_CFG2				0x24a0
#define TACNA_OUTPUT_PATH_CFG3				0x24a4
#define TACNA_OUTPUT_PATH_CFG4				0x24a8
#define TACNA_DAC_CLK_CONTROL1				0x2630
#define TACNA_DAC_CLK_CONTROL2				0x2634
#define TACNA_DAC_CLK_CONTROL3				0x2638
#define TACNA_CP_BYPASS_SW_CONTROL1			0x2644
#define TACNA_OUTHL_CONTROL1				0x2650
#define TACNA_OUTHR_CONTROL1				0x2654
#define TACNA_HP_XTALK_CONTROL1				0x2660
#define TACNA_LDO1_CONTROL1				0x2674
#define TACNA_MICD_CLAMP_CONTROL			0x2700
#define TACNA_JACK_DETECT				0x2708
#define TACNA_IRQ1_CTRL_AOD				0x2710
#define TACNA_AOD_PAD_CTRL				0x2718
#define TACNA_IRQ1_EINT_AOD				0x2720
#define TACNA_IRQ1_MASK_AOD				0x2728
#define TACNA_IRQ1_STS_AOD				0x272c
#define TACNA_AOD_EOS_STS				0x2730
#define TACNA_IRQ_EOS_CTRL_AOD				0x2734
#define TACNA_JACK_PUP_THRS_CTRL			0x2738
#define TACNA_HPDET1_CONTROL1				0x3000
#define TACNA_HPDET1_STATUS1				0x300c
#define TACNA_MICDET1_CONTROL1				0x3200
#define TACNA_MICDET1_CONTROL2				0x3204
#define TACNA_MICDET1_CONTROL3				0x3208
#define TACNA_MICDET1_CONTROL4				0x320c
#define TACNA_MICDET1_STATUS1				0x3220
#define TACNA_MICDET2_CONTROL1				0x3230
#define TACNA_MICDET2_CONTROL2				0x3234
#define TACNA_MICDET2_CONTROL3				0x3238
#define TACNA_MICDET2_CONTROL4				0x323c
#define TACNA_MICDET2_STATUS1				0x3250
#define TACNA_MICDET_COMP_CTRL				0x32c0
#define TACNA_GP_SWITCH					0x3300
#define TACNA_ACCDET_DEBOUNCE				0x3310
#define TACNA_JACKDET2_PULSE_CTRL1			0x3320
#define TACNA_JACKDET1_COMP_CTRL			0x3330
#define TACNA_INPUT_CONTROL				0x4000
#define TACNA_INPUT_STATUS				0x4004
#define TACNA_INPUT_RATE_CONTROL			0x4008
#define TACNA_INPUT_CONTROL2				0x400c
#define TACNA_INPUT_CONTROL3				0x4014
#define TACNA_US_ADC_CONTROL				0x4018
#define TACNA_INPUT1_CONTROL1				0x4020
#define TACNA_IN1L_CONTROL1				0x4024
#define TACNA_IN1L_CONTROL2				0x4028
#define TACNA_IN1R_CONTROL1				0x4044
#define TACNA_IN1R_CONTROL2				0x4048
#define TACNA_INPUT2_CONTROL1				0x4060
#define TACNA_IN2L_CONTROL1				0x4064
#define TACNA_IN2L_CONTROL2				0x4068
#define TACNA_IN2R_CONTROL1				0x4084
#define TACNA_IN2R_CONTROL2				0x4088
#define TACNA_INPUT3_CONTROL1				0x40a0
#define TACNA_IN3L_CONTROL1				0x40a4
#define TACNA_IN3L_CONTROL2				0x40a8
#define TACNA_IN3R_CONTROL1				0x40c4
#define TACNA_IN3R_CONTROL2				0x40c8
#define TACNA_INPUT4_CONTROL1				0x40e0
#define TACNA_IN4L_CONTROL1				0x40e4
#define TACNA_IN4L_CONTROL2				0x40e8
#define TACNA_IN4R_CONTROL1				0x4104
#define TACNA_IN4R_CONTROL2				0x4108
#define TACNA_IN_SIG_DET_CONTROL			0x4240
#define TACNA_INPUT_HPF_CONTROL				0x4244
#define TACNA_INPUT_VOL_CONTROL				0x4248
#define TACNA_ANC_SRC					0x4280
#define TACNA_AUXPDM_CONTROL1				0x4300
#define TACNA_AUXPDM_CONTROL2				0x4304
#define TACNA_AUXPDM1_CONTROL1				0x4308
#define TACNA_AUXPDM2_CONTROL1				0x4310
#define TACNA_AUXPDM3_CONTROL1				0x4318
#define TACNA_ADC1L_ANA_CONTROL1			0x4688
#define TACNA_ADC1R_ANA_CONTROL1			0x468c
#define TACNA_ADC1L_LP_CONTROL1				0x46a0
#define TACNA_ADC1R_LP_CONTROL1				0x46a4
#define TACNA_DACMON_CONTROL1				0x4800
#define TACNA_OUTPUT_ENABLE_1				0x4804
#define TACNA_OUTPUT_STATUS_1				0x4808
#define TACNA_OUTPUT_CONTROL_1				0x480c
#define TACNA_OUTPUT_VOLUME_RAMP			0x4810
#define TACNA_OUT1L_VOLUME_1				0x4818
#define TACNA_OUT1L_CONTROL_1				0x4820
#define TACNA_OUT1L_VOLUME_3				0x4824
#define TACNA_OUT1R_VOLUME_1				0x4838
#define TACNA_OUT1R_CONTROL_1				0x4840
#define TACNA_OUT1R_VOLUME_3				0x4844
#define TACNA_OUT2L_VOLUME_1				0x4858
#define TACNA_OUT2L_CONTROL_1				0x4860
#define TACNA_OUT2R_VOLUME_1				0x4878
#define TACNA_OUT2R_CONTROL_1				0x4880
#define TACNA_OUT5L_VOLUME_1				0x4918
#define TACNA_OUT5L_CONTROL_1				0x4920
#define TACNA_OUT5PDM_CONTROL_1				0x4934
#define TACNA_OUT5R_VOLUME_1				0x4938
#define TACNA_OUT5R_CONTROL_1				0x4940
#define TACNA_OUTAUX1L_ENABLE_1				0x4994
#define TACNA_OUTAUX1L_VOLUME_1				0x4998
#define TACNA_OUTAUX1L_CONTROL_1			0x49a0
#define TACNA_OUTAUX1L_VOLUME_3				0x49a4
#define TACNA_OUTAUX1R_ENABLE_1				0x49b4
#define TACNA_OUTAUX1R_VOLUME_1				0x49b8
#define TACNA_OUTAUX1R_CONTROL_1			0x49c0
#define TACNA_OUTAUX1R_VOLUME_3				0x49c4
#define TACNA_OUTPUT_AEC_ENABLE_1			0x4a18
#define TACNA_OUTPUT_AEC_STATUS_1			0x4a1c
#define TACNA_OUTPUT_AEC_CONTROL_1			0x4a20
#define TACNA_OUTPUT_NG_CONTROL_1			0x4a24
#define TACNA_EDRE_ENABLE				0x4c14
#define TACNA_EDRE_MANUAL				0x4c18
#define TACNA_FRF_COEFF_1L_1				0x4e78
#define TACNA_FRF_COEFF_1L_2				0x4e7c
#define TACNA_FRF_COEFF_1R_1				0x4e98
#define TACNA_FRF_COEFF_1R_2				0x4e9c
#define TACNA_FRF_COEFF_2L_1				0x4eb8
#define TACNA_FRF_COEFF_2L_2				0x4ebc
#define TACNA_FRF_COEFF_2R_1				0x4ed8
#define TACNA_FRF_COEFF_2R_2				0x4edc
#define TACNA_FRF_COEFF_5L_1				0x4f78
#define TACNA_FRF_COEFF_5L_2				0x4f7c
#define TACNA_FRF_COEFF_5R_1				0x4f98
#define TACNA_FRF_COEFF_5R_2				0x4f9c
#define TACNA_OUTH_ENABLE_1				0x5000
#define TACNA_OUTH_CONFIG_1				0x5100
#define TACNA_OUTHL_VOLUME_1				0x5104
#define TACNA_OUTHR_VOLUME_1				0x5108
#define TACNA_OUTH_AUX_MIX_CONTROL_1			0x510c
#define TACNA_OUTH_VOLUME_RAMP1				0x5110
#define TACNA_OUTH_CFG2					0x511c
#define TACNA_OUTH_CFG5					0x5128
#define TACNA_OUTH_CFG9					0x5138
#define TACNA_DSD1_CONTROL1				0x5200
#define TACNA_DSD1_VOLUME1				0x5204
#define TACNA_DOP1_CONTROL1				0x5208
#define TACNA_OUTH_DSD_PCM				0x520c
#define TACNA_OUTH_HP_CONFIG				0x5300
#define TACNA_OUTH_PCM_CONTROL1				0x5400
#define TACNA_OUTH_PCM_CONTROL2				0x5404
#define TACNA_OUTH_PCM_CONTROL4				0x540c
#define TACNA_OUTH_PCM_CONTROL5				0x5410
#define TACNA_OUTH_PCM_CONTROL6				0x5414
#define TACNA_OUTH_PCM_CONTROL7				0x5418
#define TACNA_OUTH_PCM_CONTROL8				0x541c
#define TACNA_OUTH_PCM_CONTROL9				0x5420
#define TACNA_OUTH_PCM_CONTROL10			0x5424
#define TACNA_OUTH_PCM_CONTROL11			0x5428
#define TACNA_OUTH_PCM_CONTROL12			0x542c
#define TACNA_OUTH_PCM_CONTROL13			0x5430
#define TACNA_OUTH_PCM_CONTROL14			0x5434
#define TACNA_OUTH_PCM_CONTROL15			0x5438
#define TACNA_OUTH_PCM_CONTROL16			0x543c
#define TACNA_OUTH_PCM_CONTROL17			0x5440
#define TACNA_OUTH_PCM_CONTROL18			0x5444
#define TACNA_OUTH_PCM_CONTROL19			0x5448
#define TACNA_OUTH_PCM_CONTROL20			0x544c
#define TACNA_OUTH_PCM_CONTROL21			0x5450
#define TACNA_OUTH_PCM_CONTROL22			0x5454
#define TACNA_ASP1_ENABLES1				0x6000
#define TACNA_ASP1_CONTROL1				0x6004
#define TACNA_ASP1_CONTROL2				0x6008
#define TACNA_ASP1_CONTROL3				0x600c
#define TACNA_ASP1_FRAME_CONTROL1			0x6010
#define TACNA_ASP1_FRAME_CONTROL2			0x6014
#define TACNA_ASP1_FRAME_CONTROL5			0x6020
#define TACNA_ASP1_FRAME_CONTROL6			0x6024
#define TACNA_ASP1_DATA_CONTROL1			0x6030
#define TACNA_ASP1_DATA_CONTROL5			0x6040
#define TACNA_ASP2_ENABLES1				0x6080
#define TACNA_ASP2_CONTROL1				0x6084
#define TACNA_ASP2_CONTROL2				0x6088
#define TACNA_ASP2_CONTROL3				0x608c
#define TACNA_ASP2_FRAME_CONTROL1			0x6090
#define TACNA_ASP2_FRAME_CONTROL2			0x6094
#define TACNA_ASP2_FRAME_CONTROL5			0x60a0
#define TACNA_ASP2_FRAME_CONTROL6			0x60a4
#define TACNA_ASP2_DATA_CONTROL1			0x60b0
#define TACNA_ASP2_DATA_CONTROL5			0x60c0
#define TACNA_ASP3_ENABLES1				0x6100
#define TACNA_ASP3_CONTROL1				0x6104
#define TACNA_ASP3_CONTROL2				0x6108
#define TACNA_ASP3_CONTROL3				0x610c
#define TACNA_ASP3_FRAME_CONTROL1			0x6110
#define TACNA_ASP3_FRAME_CONTROL2			0x6114
#define TACNA_ASP3_FRAME_CONTROL5			0x6120
#define TACNA_ASP3_FRAME_CONTROL6			0x6124
#define TACNA_ASP3_DATA_CONTROL1			0x6130
#define TACNA_ASP3_DATA_CONTROL5			0x6140
#define TACNA_ASP4_ENABLES1				0x6180
#define TACNA_ASP4_CONTROL1				0x6184
#define TACNA_ASP4_CONTROL2				0x6188
#define TACNA_ASP4_CONTROL3				0x618c
#define TACNA_ASP4_FRAME_CONTROL1			0x6190
#define TACNA_ASP4_FRAME_CONTROL2			0x6194
#define TACNA_ASP4_FRAME_CONTROL5			0x61a0
#define TACNA_ASP4_FRAME_CONTROL6			0x61a4
#define TACNA_ASP4_DATA_CONTROL1			0x61b0
#define TACNA_ASP4_DATA_CONTROL5			0x61c0
#define TACNA_SWIRE1_CTRL_PORT1				0x6400
#define TACNA_SWIRE1_CTRL_PORT2				0x6404
#define TACNA_SWIRE1_CTRL_PORT3				0x6408
#define TACNA_SWIRE1_CTRL_PORT4				0x640c
#define TACNA_SWIRE1_FIFO_LATENCY			0x6450
#define TACNA_SWIRE1_CLK_REF1				0x6600
#define TACNA_SLIMBUS_RX_PORTS1				0x6c00
#define TACNA_SLIMBUS_RX_PORTS2				0x6c04
#define TACNA_SLIMBUS_TX_PORTS1				0x6c10
#define TACNA_SLIMBUS_TX_PORTS2				0x6c14
#define TACNA_SLIMBUS_RX_RATES1				0x6c20
#define TACNA_SLIMBUS_RX_RATES2				0x6c24
#define TACNA_SLIMBUS_TX_RATES1				0x6c30
#define TACNA_SLIMBUS_TX_RATES2				0x6c34
#define TACNA_SLIMBUS_CHANNEL_ENABLE			0x6c40
#define TACNA_SLIMBUS_PORT_STATUS			0x6c48
#define TACNA_SLIMBUS_SLIMCLK_REF_GEAR			0x6c50
#define TACNA_SLIMBUS_AHB_STATUS			0x6c90
#define TACNA_SLIMBUS_APB_STATUS			0x6c94
#define TACNA_SLIMBUS_AHB_2_STATUS			0x6c98
#define TACNA_SLIMBUS_APB_2_STATUS			0x6c9c
#define TACNA_PWM1_INPUT1				0x8080
#define TACNA_PWM1_INPUT2				0x8084
#define TACNA_PWM1_INPUT3				0x8088
#define TACNA_PWM1_INPUT4				0x808c
#define TACNA_PWM2_INPUT1				0x8090
#define TACNA_PWM2_INPUT2				0x8094
#define TACNA_PWM2_INPUT3				0x8098
#define TACNA_PWM2_INPUT4				0x809c
#define TACNA_OUTHL_INPUT1				0x80e0
#define TACNA_OUTHL_INPUT2				0x80e4
#define TACNA_OUTHL_INPUT3				0x80e8
#define TACNA_OUTHL_INPUT4				0x80ec
#define TACNA_OUTHR_INPUT1				0x80f0
#define TACNA_OUTHR_INPUT2				0x80f4
#define TACNA_OUTHR_INPUT3				0x80f8
#define TACNA_OUTHR_INPUT4				0x80fc
#define TACNA_OUT1L_INPUT1				0x8100
#define TACNA_OUT1L_INPUT2				0x8104
#define TACNA_OUT1L_INPUT3				0x8108
#define TACNA_OUT1L_INPUT4				0x810c
#define TACNA_OUT1R_INPUT1				0x8110
#define TACNA_OUT1R_INPUT2				0x8114
#define TACNA_OUT1R_INPUT3				0x8118
#define TACNA_OUT1R_INPUT4				0x811c
#define TACNA_OUT2L_INPUT1				0x8120
#define TACNA_OUT2L_INPUT2				0x8124
#define TACNA_OUT2L_INPUT3				0x8128
#define TACNA_OUT2L_INPUT4				0x812c
#define TACNA_OUT2R_INPUT1				0x8130
#define TACNA_OUT2R_INPUT2				0x8134
#define TACNA_OUT2R_INPUT3				0x8138
#define TACNA_OUT2R_INPUT4				0x813c
#define TACNA_OUT5L_INPUT1				0x8180
#define TACNA_OUT5L_INPUT2				0x8184
#define TACNA_OUT5L_INPUT3				0x8188
#define TACNA_OUT5L_INPUT4				0x818c
#define TACNA_OUT5R_INPUT1				0x8190
#define TACNA_OUT5R_INPUT2				0x8194
#define TACNA_OUT5R_INPUT3				0x8198
#define TACNA_OUT5R_INPUT4				0x819c
#define TACNA_OUTAUX1L_INPUT1				0x81c0
#define TACNA_OUTAUX1L_INPUT2				0x81c4
#define TACNA_OUTAUX1L_INPUT3				0x81c8
#define TACNA_OUTAUX1L_INPUT4				0x81cc
#define TACNA_OUTAUX1R_INPUT1				0x81d0
#define TACNA_OUTAUX1R_INPUT2				0x81d4
#define TACNA_OUTAUX1R_INPUT3				0x81d8
#define TACNA_OUTAUX1R_INPUT4				0x81dc
#define TACNA_ASP1TX1_INPUT1				0x8200
#define TACNA_ASP1TX1_INPUT2				0x8204
#define TACNA_ASP1TX1_INPUT3				0x8208
#define TACNA_ASP1TX1_INPUT4				0x820c
#define TACNA_ASP1TX2_INPUT1				0x8210
#define TACNA_ASP1TX2_INPUT2				0x8214
#define TACNA_ASP1TX2_INPUT3				0x8218
#define TACNA_ASP1TX2_INPUT4				0x821c
#define TACNA_ASP1TX3_INPUT1				0x8220
#define TACNA_ASP1TX3_INPUT2				0x8224
#define TACNA_ASP1TX3_INPUT3				0x8228
#define TACNA_ASP1TX3_INPUT4				0x822c
#define TACNA_ASP1TX4_INPUT1				0x8230
#define TACNA_ASP1TX4_INPUT2				0x8234
#define TACNA_ASP1TX4_INPUT3				0x8238
#define TACNA_ASP1TX4_INPUT4				0x823c
#define TACNA_ASP1TX5_INPUT1				0x8240
#define TACNA_ASP1TX5_INPUT2				0x8244
#define TACNA_ASP1TX5_INPUT3				0x8248
#define TACNA_ASP1TX5_INPUT4				0x824c
#define TACNA_ASP1TX6_INPUT1				0x8250
#define TACNA_ASP1TX6_INPUT2				0x8254
#define TACNA_ASP1TX6_INPUT3				0x8258
#define TACNA_ASP1TX6_INPUT4				0x825c
#define TACNA_ASP1TX7_INPUT1				0x8260
#define TACNA_ASP1TX7_INPUT2				0x8264
#define TACNA_ASP1TX7_INPUT3				0x8268
#define TACNA_ASP1TX7_INPUT4				0x826c
#define TACNA_ASP1TX8_INPUT1				0x8270
#define TACNA_ASP1TX8_INPUT2				0x8274
#define TACNA_ASP1TX8_INPUT3				0x8278
#define TACNA_ASP1TX8_INPUT4				0x827c
#define TACNA_ASP2TX1_INPUT1				0x8300
#define TACNA_ASP2TX1_INPUT2				0x8304
#define TACNA_ASP2TX1_INPUT3				0x8308
#define TACNA_ASP2TX1_INPUT4				0x830c
#define TACNA_ASP2TX2_INPUT1				0x8310
#define TACNA_ASP2TX2_INPUT2				0x8314
#define TACNA_ASP2TX2_INPUT3				0x8318
#define TACNA_ASP2TX2_INPUT4				0x831c
#define TACNA_ASP2TX3_INPUT1				0x8320
#define TACNA_ASP2TX3_INPUT2				0x8324
#define TACNA_ASP2TX3_INPUT3				0x8328
#define TACNA_ASP2TX3_INPUT4				0x832c
#define TACNA_ASP2TX4_INPUT1				0x8330
#define TACNA_ASP2TX4_INPUT2				0x8334
#define TACNA_ASP2TX4_INPUT3				0x8338
#define TACNA_ASP2TX4_INPUT4				0x833c
#define TACNA_ASP2TX5_INPUT1				0x8340
#define TACNA_ASP2TX5_INPUT2				0x8344
#define TACNA_ASP2TX5_INPUT3				0x8348
#define TACNA_ASP2TX5_INPUT4				0x834c
#define TACNA_ASP2TX6_INPUT1				0x8350
#define TACNA_ASP2TX6_INPUT2				0x8354
#define TACNA_ASP2TX6_INPUT3				0x8358
#define TACNA_ASP2TX6_INPUT4				0x835c
#define TACNA_ASP2TX7_INPUT1				0x8360
#define TACNA_ASP2TX7_INPUT2				0x8364
#define TACNA_ASP2TX7_INPUT3				0x8368
#define TACNA_ASP2TX7_INPUT4				0x836c
#define TACNA_ASP2TX8_INPUT1				0x8370
#define TACNA_ASP2TX8_INPUT2				0x8374
#define TACNA_ASP2TX8_INPUT3				0x8378
#define TACNA_ASP2TX8_INPUT4				0x837c
#define TACNA_ASP3TX1_INPUT1				0x8400
#define TACNA_ASP3TX1_INPUT2				0x8404
#define TACNA_ASP3TX1_INPUT3				0x8408
#define TACNA_ASP3TX1_INPUT4				0x840c
#define TACNA_ASP3TX2_INPUT1				0x8410
#define TACNA_ASP3TX2_INPUT2				0x8414
#define TACNA_ASP3TX2_INPUT3				0x8418
#define TACNA_ASP3TX2_INPUT4				0x841c
#define TACNA_ASP3TX3_INPUT1				0x8420
#define TACNA_ASP3TX3_INPUT2				0x8424
#define TACNA_ASP3TX3_INPUT3				0x8428
#define TACNA_ASP3TX3_INPUT4				0x842c
#define TACNA_ASP3TX4_INPUT1				0x8430
#define TACNA_ASP3TX4_INPUT2				0x8434
#define TACNA_ASP3TX4_INPUT3				0x8438
#define TACNA_ASP3TX4_INPUT4				0x843c
#define TACNA_ASP3TX5_INPUT1				0x8440
#define TACNA_ASP3TX5_INPUT2				0x8444
#define TACNA_ASP3TX5_INPUT3				0x8448
#define TACNA_ASP3TX5_INPUT4				0x844c
#define TACNA_ASP3TX6_INPUT1				0x8450
#define TACNA_ASP3TX6_INPUT2				0x8454
#define TACNA_ASP3TX6_INPUT3				0x8458
#define TACNA_ASP3TX6_INPUT4				0x845c
#define TACNA_ASP3TX7_INPUT1				0x8460
#define TACNA_ASP3TX7_INPUT2				0x8464
#define TACNA_ASP3TX7_INPUT3				0x8468
#define TACNA_ASP3TX7_INPUT4				0x846c
#define TACNA_ASP3TX8_INPUT1				0x8470
#define TACNA_ASP3TX8_INPUT2				0x8474
#define TACNA_ASP3TX8_INPUT3				0x8478
#define TACNA_ASP3TX8_INPUT4				0x847c
#define TACNA_ASP4TX1_INPUT1				0x8500
#define TACNA_ASP4TX1_INPUT2				0x8504
#define TACNA_ASP4TX1_INPUT3				0x8508
#define TACNA_ASP4TX1_INPUT4				0x850c
#define TACNA_ASP4TX2_INPUT1				0x8510
#define TACNA_ASP4TX2_INPUT2				0x8514
#define TACNA_ASP4TX2_INPUT3				0x8518
#define TACNA_ASP4TX2_INPUT4				0x851c
#define TACNA_ASP4TX3_INPUT1				0x8520
#define TACNA_ASP4TX3_INPUT2				0x8524
#define TACNA_ASP4TX3_INPUT3				0x8528
#define TACNA_ASP4TX3_INPUT4				0x852c
#define TACNA_ASP4TX4_INPUT1				0x8530
#define TACNA_ASP4TX4_INPUT2				0x8534
#define TACNA_ASP4TX4_INPUT3				0x8538
#define TACNA_ASP4TX4_INPUT4				0x853c
#define TACNA_ASP4TX5_INPUT1				0x8540
#define TACNA_ASP4TX5_INPUT2				0x8544
#define TACNA_ASP4TX5_INPUT3				0x8548
#define TACNA_ASP4TX5_INPUT4				0x854c
#define TACNA_ASP4TX6_INPUT1				0x8550
#define TACNA_ASP4TX6_INPUT2				0x8554
#define TACNA_ASP4TX6_INPUT3				0x8558
#define TACNA_ASP4TX6_INPUT4				0x855c
#define TACNA_ASP4TX7_INPUT1				0x8560
#define TACNA_ASP4TX7_INPUT2				0x8564
#define TACNA_ASP4TX7_INPUT3				0x8568
#define TACNA_ASP4TX7_INPUT4				0x856c
#define TACNA_ASP4TX8_INPUT1				0x8570
#define TACNA_ASP4TX8_INPUT2				0x8574
#define TACNA_ASP4TX8_INPUT3				0x8578
#define TACNA_ASP4TX8_INPUT4				0x857c
#define TACNA_SLIMTX1_INPUT1				0x8600
#define TACNA_SLIMTX1_INPUT2				0x8604
#define TACNA_SLIMTX1_INPUT3				0x8608
#define TACNA_SLIMTX1_INPUT4				0x860c
#define TACNA_SLIMTX2_INPUT1				0x8610
#define TACNA_SLIMTX2_INPUT2				0x8614
#define TACNA_SLIMTX2_INPUT3				0x8618
#define TACNA_SLIMTX2_INPUT4				0x861c
#define TACNA_SLIMTX3_INPUT1				0x8620
#define TACNA_SLIMTX3_INPUT2				0x8624
#define TACNA_SLIMTX3_INPUT3				0x8628
#define TACNA_SLIMTX3_INPUT4				0x862c
#define TACNA_SLIMTX4_INPUT1				0x8630
#define TACNA_SLIMTX4_INPUT2				0x8634
#define TACNA_SLIMTX4_INPUT3				0x8638
#define TACNA_SLIMTX4_INPUT4				0x863c
#define TACNA_SLIMTX5_INPUT1				0x8640
#define TACNA_SLIMTX5_INPUT2				0x8644
#define TACNA_SLIMTX5_INPUT3				0x8648
#define TACNA_SLIMTX5_INPUT4				0x864c
#define TACNA_SLIMTX6_INPUT1				0x8650
#define TACNA_SLIMTX6_INPUT2				0x8654
#define TACNA_SLIMTX6_INPUT3				0x8658
#define TACNA_SLIMTX6_INPUT4				0x865c
#define TACNA_SLIMTX7_INPUT1				0x8660
#define TACNA_SLIMTX7_INPUT2				0x8664
#define TACNA_SLIMTX7_INPUT3				0x8668
#define TACNA_SLIMTX7_INPUT4				0x866c
#define TACNA_SLIMTX8_INPUT1				0x8670
#define TACNA_SLIMTX8_INPUT2				0x8674
#define TACNA_SLIMTX8_INPUT3				0x8678
#define TACNA_SLIMTX8_INPUT4				0x867c
#define TACNA_ASRC1_IN1L_INPUT1				0x8880
#define TACNA_ASRC1_IN1R_INPUT1				0x8890
#define TACNA_ASRC1_IN2L_INPUT1				0x88a0
#define TACNA_ASRC1_IN2R_INPUT1				0x88b0
#define TACNA_ASRC2_IN1L_INPUT1				0x88c0
#define TACNA_ASRC2_IN1R_INPUT1				0x88d0
#define TACNA_ASRC2_IN2L_INPUT1				0x88e0
#define TACNA_ASRC2_IN2R_INPUT1				0x88f0
#define CS48LX50_ASRC2_IN1L_INPUT1			0x8900
#define CS48LX50_ASRC2_IN1R_INPUT1			0x8910
#define CS48LX50_ASRC2_IN2L_INPUT1			0x8920
#define CS48LX50_ASRC2_IN2R_INPUT1			0x8930
#define TACNA_ISRC1INT1_INPUT1				0x8980
#define TACNA_ISRC1INT2_INPUT1				0x8990
#define TACNA_ISRC1INT3_INPUT1				0x89a0
#define TACNA_ISRC1INT4_INPUT1				0x89b0
#define TACNA_ISRC1DEC1_INPUT1				0x89c0
#define TACNA_ISRC1DEC2_INPUT1				0x89d0
#define TACNA_ISRC1DEC3_INPUT1				0x89e0
#define TACNA_ISRC1DEC4_INPUT1				0x89f0
#define TACNA_ISRC2INT1_INPUT1				0x8a00
#define TACNA_ISRC2INT2_INPUT1				0x8a10
#define TACNA_ISRC2DEC1_INPUT1				0x8a40
#define TACNA_ISRC2DEC2_INPUT1				0x8a50
#define TACNA_ISRC3INT1_INPUT1				0x8a80
#define TACNA_ISRC3INT2_INPUT1				0x8a90
#define TACNA_ISRC3DEC1_INPUT1				0x8ac0
#define TACNA_ISRC3DEC2_INPUT1				0x8ad0
#define TACNA_EQ1_INPUT1				0x8b80
#define TACNA_EQ1_INPUT2				0x8b84
#define TACNA_EQ1_INPUT3				0x8b88
#define TACNA_EQ1_INPUT4				0x8b8c
#define TACNA_EQ2_INPUT1				0x8b90
#define TACNA_EQ2_INPUT2				0x8b94
#define TACNA_EQ2_INPUT3				0x8b98
#define TACNA_EQ2_INPUT4				0x8b9c
#define TACNA_EQ3_INPUT1				0x8ba0
#define TACNA_EQ3_INPUT2				0x8ba4
#define TACNA_EQ3_INPUT3				0x8ba8
#define TACNA_EQ3_INPUT4				0x8bac
#define TACNA_EQ4_INPUT1				0x8bb0
#define TACNA_EQ4_INPUT2				0x8bb4
#define TACNA_EQ4_INPUT3				0x8bb8
#define TACNA_EQ4_INPUT4				0x8bbc
#define TACNA_DRC1L_INPUT1				0x8c00
#define TACNA_DRC1L_INPUT2				0x8c04
#define TACNA_DRC1L_INPUT3				0x8c08
#define TACNA_DRC1L_INPUT4				0x8c0c
#define TACNA_DRC1R_INPUT1				0x8c10
#define TACNA_DRC1R_INPUT2				0x8c14
#define TACNA_DRC1R_INPUT3				0x8c18
#define TACNA_DRC1R_INPUT4				0x8c1c
#define TACNA_DRC2L_INPUT1				0x8c20
#define TACNA_DRC2L_INPUT2				0x8c24
#define TACNA_DRC2L_INPUT3				0x8c28
#define TACNA_DRC2L_INPUT4				0x8c2c
#define TACNA_DRC2R_INPUT1				0x8c30
#define TACNA_DRC2R_INPUT2				0x8c34
#define TACNA_DRC2R_INPUT3				0x8c38
#define TACNA_DRC2R_INPUT4				0x8c3c
#define TACNA_LHPF1_INPUT1				0x8c80
#define TACNA_LHPF1_INPUT2				0x8c84
#define TACNA_LHPF1_INPUT3				0x8c88
#define TACNA_LHPF1_INPUT4				0x8c8c
#define TACNA_LHPF2_INPUT1				0x8c90
#define TACNA_LHPF2_INPUT2				0x8c94
#define TACNA_LHPF2_INPUT3				0x8c98
#define TACNA_LHPF2_INPUT4				0x8c9c
#define TACNA_LHPF3_INPUT1				0x8ca0
#define TACNA_LHPF3_INPUT2				0x8ca4
#define TACNA_LHPF3_INPUT3				0x8ca8
#define TACNA_LHPF3_INPUT4				0x8cac
#define TACNA_LHPF4_INPUT1				0x8cb0
#define TACNA_LHPF4_INPUT2				0x8cb4
#define TACNA_LHPF4_INPUT3				0x8cb8
#define TACNA_LHPF4_INPUT4				0x8cbc
#define TACNA_DFC1_CH1_INPUT1				0x8d00
#define TACNA_DFC1_CH2_INPUT1				0x8d10
#define TACNA_DFC1_CH3_INPUT1				0x8d20
#define TACNA_DFC1_CH4_INPUT1				0x8d30
#define TACNA_DFC1_CH5_INPUT1				0x8d40
#define TACNA_DFC1_CH6_INPUT1				0x8d50
#define TACNA_DFC1_CH7_INPUT1				0x8d60
#define TACNA_DFC1_CH8_INPUT1				0x8d70
#define TACNA_AOBRIDGE2_IN1_INPUT1			0x8e00
#define TACNA_AOBRIDGE2_IN1_INPUT2			0x8e04
#define TACNA_AOBRIDGE2_IN1_INPUT3			0x8e08
#define TACNA_AOBRIDGE2_IN1_INPUT4			0x8e0c
#define TACNA_AOBRIDGE2_IN2_INPUT1			0x8e10
#define TACNA_AOBRIDGE2_IN2_INPUT2			0x8e14
#define TACNA_AOBRIDGE2_IN2_INPUT3			0x8e18
#define TACNA_AOBRIDGE2_IN2_INPUT4			0x8e1c
#define TACNA_AOBRIDGE2_IN3_INPUT1			0x8e20
#define TACNA_AOBRIDGE2_IN3_INPUT2			0x8e24
#define TACNA_AOBRIDGE2_IN3_INPUT3			0x8e28
#define TACNA_AOBRIDGE2_IN3_INPUT4			0x8e2c
#define TACNA_AOBRIDGE2_IN4_INPUT1			0x8e30
#define TACNA_AOBRIDGE2_IN4_INPUT2			0x8e34
#define TACNA_AOBRIDGE2_IN4_INPUT3			0x8e38
#define TACNA_AOBRIDGE2_IN4_INPUT4			0x8e3c
#define TACNA_AOBRIDGE2_IN5_INPUT1			0x8e40
#define TACNA_AOBRIDGE2_IN5_INPUT2			0x8e44
#define TACNA_AOBRIDGE2_IN5_INPUT3			0x8e48
#define TACNA_AOBRIDGE2_IN5_INPUT4			0x8e4c
#define TACNA_AOBRIDGE2_IN6_INPUT1			0x8e50
#define TACNA_AOBRIDGE2_IN6_INPUT2			0x8e54
#define TACNA_AOBRIDGE2_IN6_INPUT3			0x8e58
#define TACNA_AOBRIDGE2_IN6_INPUT4			0x8e5c
#define TACNA_AOBRIDGE2_IN7_INPUT1			0x8e60
#define TACNA_AOBRIDGE2_IN7_INPUT2			0x8e64
#define TACNA_AOBRIDGE2_IN7_INPUT3			0x8e68
#define TACNA_AOBRIDGE2_IN7_INPUT4			0x8e6c
#define TACNA_AOBRIDGE2_IN8_INPUT1			0x8e70
#define TACNA_AOBRIDGE2_IN8_INPUT2			0x8e74
#define TACNA_AOBRIDGE2_IN8_INPUT3			0x8e78
#define TACNA_AOBRIDGE2_IN8_INPUT4			0x8e7c
#define TACNA_DSP1RX1_INPUT1				0x9000
#define TACNA_DSP1RX1_INPUT2				0x9004
#define TACNA_DSP1RX1_INPUT3				0x9008
#define TACNA_DSP1RX1_INPUT4				0x900c
#define TACNA_DSP1RX2_INPUT1				0x9010
#define TACNA_DSP1RX2_INPUT2				0x9014
#define TACNA_DSP1RX2_INPUT3				0x9018
#define TACNA_DSP1RX2_INPUT4				0x901c
#define TACNA_DSP1RX3_INPUT1				0x9020
#define TACNA_DSP1RX3_INPUT2				0x9024
#define TACNA_DSP1RX3_INPUT3				0x9028
#define TACNA_DSP1RX3_INPUT4				0x902c
#define TACNA_DSP1RX4_INPUT1				0x9030
#define TACNA_DSP1RX4_INPUT2				0x9034
#define TACNA_DSP1RX4_INPUT3				0x9038
#define TACNA_DSP1RX4_INPUT4				0x903c
#define TACNA_DSP1RX5_INPUT1				0x9040
#define TACNA_DSP1RX5_INPUT2				0x9044
#define TACNA_DSP1RX5_INPUT3				0x9048
#define TACNA_DSP1RX5_INPUT4				0x904c
#define TACNA_DSP1RX6_INPUT1				0x9050
#define TACNA_DSP1RX6_INPUT2				0x9054
#define TACNA_DSP1RX6_INPUT3				0x9058
#define TACNA_DSP1RX6_INPUT4				0x905c
#define TACNA_DSP1RX7_INPUT1				0x9060
#define TACNA_DSP1RX7_INPUT2				0x9064
#define TACNA_DSP1RX7_INPUT3				0x9068
#define TACNA_DSP1RX7_INPUT4				0x906c
#define TACNA_DSP1RX8_INPUT1				0x9070
#define TACNA_DSP1RX8_INPUT2				0x9074
#define TACNA_DSP1RX8_INPUT3				0x9078
#define TACNA_DSP1RX8_INPUT4				0x907c
#define TACNA_DSP1RX9_INPUT1				0x9080
#define TACNA_DSP1RX9_INPUT2				0x9084
#define TACNA_DSP1RX9_INPUT3				0x9088
#define TACNA_DSP1RX9_INPUT4				0x908c
#define TACNA_DSP1RX10_INPUT1				0x9090
#define TACNA_DSP1RX10_INPUT2				0x9094
#define TACNA_DSP1RX10_INPUT3				0x9098
#define TACNA_DSP1RX10_INPUT4				0x909c
#define TACNA_DSP1RX11_INPUT1				0x90a0
#define TACNA_DSP1RX11_INPUT2				0x90a4
#define TACNA_DSP1RX11_INPUT3				0x90a8
#define TACNA_DSP1RX11_INPUT4				0x90ac
#define TACNA_DSP1RX12_INPUT1				0x90b0
#define TACNA_DSP1RX12_INPUT2				0x90b4
#define TACNA_DSP1RX12_INPUT3				0x90b8
#define TACNA_DSP1RX12_INPUT4				0x90bc
#define TACNA_DSP2RX1_INPUT1				0x9100
#define TACNA_DSP2RX1_INPUT2				0x9104
#define TACNA_DSP2RX1_INPUT3				0x9108
#define TACNA_DSP2RX1_INPUT4				0x910c
#define TACNA_DSP2RX2_INPUT1				0x9110
#define TACNA_DSP2RX2_INPUT2				0x9114
#define TACNA_DSP2RX2_INPUT3				0x9118
#define TACNA_DSP2RX2_INPUT4				0x911c
#define TACNA_DSP2RX3_INPUT1				0x9120
#define TACNA_DSP2RX3_INPUT2				0x9124
#define TACNA_DSP2RX3_INPUT3				0x9128
#define TACNA_DSP2RX3_INPUT4				0x912c
#define TACNA_DSP2RX4_INPUT1				0x9130
#define TACNA_DSP2RX4_INPUT2				0x9134
#define TACNA_DSP2RX4_INPUT3				0x9138
#define TACNA_DSP2RX4_INPUT4				0x913c
#define TACNA_DSP2RX5_INPUT1				0x9140
#define TACNA_DSP2RX5_INPUT2				0x9144
#define TACNA_DSP2RX5_INPUT3				0x9148
#define TACNA_DSP2RX5_INPUT4				0x914c
#define TACNA_DSP2RX6_INPUT1				0x9150
#define TACNA_DSP2RX6_INPUT2				0x9154
#define TACNA_DSP2RX6_INPUT3				0x9158
#define TACNA_DSP2RX6_INPUT4				0x915c
#define TACNA_DSP2RX7_INPUT1				0x9160
#define TACNA_DSP2RX7_INPUT2				0x9164
#define TACNA_DSP2RX7_INPUT3				0x9168
#define TACNA_DSP2RX7_INPUT4				0x916c
#define TACNA_DSP2RX8_INPUT1				0x9170
#define TACNA_DSP2RX8_INPUT2				0x9174
#define TACNA_DSP2RX8_INPUT3				0x9178
#define TACNA_DSP2RX8_INPUT4				0x917c
#define TACNA_SWIRE1_DP1TX1_INPUT1			0x9800
#define TACNA_SWIRE1_DP1TX1_INPUT2			0x9804
#define TACNA_SWIRE1_DP1TX1_INPUT3			0x9808
#define TACNA_SWIRE1_DP1TX1_INPUT4			0x980c
#define TACNA_SWIRE1_DP1TX2_INPUT1			0x9810
#define TACNA_SWIRE1_DP1TX2_INPUT2			0x9814
#define TACNA_SWIRE1_DP1TX2_INPUT3			0x9818
#define TACNA_SWIRE1_DP1TX2_INPUT4			0x981c
#define TACNA_SWIRE1_DP1TX3_INPUT1			0x9820
#define TACNA_SWIRE1_DP1TX3_INPUT2			0x9824
#define TACNA_SWIRE1_DP1TX3_INPUT3			0x9828
#define TACNA_SWIRE1_DP1TX3_INPUT4			0x982c
#define TACNA_SWIRE1_DP1TX4_INPUT1			0x9830
#define TACNA_SWIRE1_DP1TX4_INPUT2			0x9834
#define TACNA_SWIRE1_DP1TX4_INPUT3			0x9838
#define TACNA_SWIRE1_DP1TX4_INPUT4			0x983c
#define TACNA_SWIRE1_DP1TX5_INPUT1			0x9840
#define TACNA_SWIRE1_DP1TX5_INPUT2			0x9844
#define TACNA_SWIRE1_DP1TX5_INPUT3			0x9848
#define TACNA_SWIRE1_DP1TX5_INPUT4			0x984c
#define TACNA_SWIRE1_DP1TX6_INPUT1			0x9850
#define TACNA_SWIRE1_DP1TX6_INPUT2			0x9854
#define TACNA_SWIRE1_DP1TX6_INPUT3			0x9858
#define TACNA_SWIRE1_DP1TX6_INPUT4			0x985c
#define TACNA_SWIRE1_DP1TX7_INPUT1			0x9860
#define TACNA_SWIRE1_DP1TX7_INPUT2			0x9864
#define TACNA_SWIRE1_DP1TX7_INPUT3			0x9868
#define TACNA_SWIRE1_DP1TX7_INPUT4			0x986c
#define TACNA_SWIRE1_DP1TX8_INPUT1			0x9870
#define TACNA_SWIRE1_DP1TX8_INPUT2			0x9874
#define TACNA_SWIRE1_DP1TX8_INPUT3			0x9878
#define TACNA_SWIRE1_DP1TX8_INPUT4			0x987c
#define TACNA_SWIRE1_DP2TX1_INPUT1			0x9880
#define TACNA_SWIRE1_DP2TX1_INPUT2			0x9884
#define TACNA_SWIRE1_DP2TX1_INPUT3			0x9888
#define TACNA_SWIRE1_DP2TX1_INPUT4			0x988c
#define TACNA_SWIRE1_DP2TX2_INPUT1			0x9890
#define TACNA_SWIRE1_DP2TX2_INPUT2			0x9894
#define TACNA_SWIRE1_DP2TX2_INPUT3			0x9898
#define TACNA_SWIRE1_DP2TX2_INPUT4			0x989c
#define TACNA_SWIRE1_DP2TX3_INPUT1			0x98a0
#define TACNA_SWIRE1_DP2TX3_INPUT2			0x98a4
#define TACNA_SWIRE1_DP2TX3_INPUT3			0x98a8
#define TACNA_SWIRE1_DP2TX3_INPUT4			0x98ac
#define TACNA_SWIRE1_DP2TX4_INPUT1			0x98b0
#define TACNA_SWIRE1_DP2TX4_INPUT2			0x98b4
#define TACNA_SWIRE1_DP2TX4_INPUT3			0x98b8
#define TACNA_SWIRE1_DP2TX4_INPUT4			0x98bc
#define TACNA_SWIRE1_DP2TX5_INPUT1			0x98c0
#define TACNA_SWIRE1_DP2TX5_INPUT2			0x98c4
#define TACNA_SWIRE1_DP2TX5_INPUT3			0x98c8
#define TACNA_SWIRE1_DP2TX5_INPUT4			0x98cc
#define TACNA_SWIRE1_DP2TX6_INPUT1			0x98d0
#define TACNA_SWIRE1_DP2TX6_INPUT2			0x98d4
#define TACNA_SWIRE1_DP2TX6_INPUT3			0x98d8
#define TACNA_SWIRE1_DP2TX6_INPUT4			0x98dc
#define TACNA_SWIRE1_DP2TX7_INPUT1			0x98e0
#define TACNA_SWIRE1_DP2TX7_INPUT2			0x98e4
#define TACNA_SWIRE1_DP2TX7_INPUT3			0x98e8
#define TACNA_SWIRE1_DP2TX7_INPUT4			0x98ec
#define TACNA_SWIRE1_DP2TX8_INPUT1			0x98f0
#define TACNA_SWIRE1_DP2TX8_INPUT2			0x98f4
#define TACNA_SWIRE1_DP2TX8_INPUT3			0x98f8
#define TACNA_SWIRE1_DP2TX8_INPUT4			0x98fc
#define TACNA_SWM1_DP1TX1_INPUT1			0x9c00
#define TACNA_SWM1_DP1TX1_INPUT2			0x9c04
#define TACNA_SWM1_DP1TX1_INPUT3			0x9c08
#define TACNA_SWM1_DP1TX1_INPUT4			0x9c0c
#define TACNA_SWM1_DP1TX2_INPUT1			0x9c10
#define TACNA_SWM1_DP1TX2_INPUT2			0x9c14
#define TACNA_SWM1_DP1TX2_INPUT3			0x9c18
#define TACNA_SWM1_DP1TX2_INPUT4			0x9c1c
#define TACNA_SWM1_DP2TX1_INPUT1			0x9c80
#define TACNA_SWM1_DP2TX1_INPUT2			0x9c84
#define TACNA_SWM1_DP2TX1_INPUT3			0x9c88
#define TACNA_SWM1_DP2TX1_INPUT4			0x9c8c
#define TACNA_SWM1_DP2TX2_INPUT1			0x9c90
#define TACNA_SWM1_DP2TX2_INPUT2			0x9c94
#define TACNA_SWM1_DP2TX2_INPUT3			0x9c98
#define TACNA_SWM1_DP2TX2_INPUT4			0x9c9c
#define TACNA_ASRC1_ENABLE				0xa000
#define TACNA_ASRC1_STATUS				0xa004
#define TACNA_ASRC1_CONTROL1				0xa008
#define TACNA_ASRC2_ENABLE				0xa080
#define TACNA_ASRC2_STATUS				0xa084
#define TACNA_ASRC2_CONTROL1				0xa088
#define TACNA_ISRC1_CONTROL1				0xa400
#define TACNA_ISRC1_CONTROL2				0xa404
#define TACNA_ISRC2_CONTROL1				0xa510
#define TACNA_ISRC2_CONTROL2				0xa514
#define TACNA_ISRC3_CONTROL1				0xa620
#define TACNA_ISRC3_CONTROL2				0xa624
#define TACNA_FX_SAMPLE_RATE				0xa800
#define TACNA_FX_STATUS					0xa804
#define TACNA_EQ_CONTROL1				0xa808
#define TACNA_EQ_CONTROL2				0xa80c
#define TACNA_EQ1_GAIN1					0xa810
#define TACNA_EQ1_GAIN2					0xa814
#define TACNA_EQ1_BAND1_COEFF1				0xa818
#define TACNA_EQ1_BAND1_COEFF2				0xa81c
#define TACNA_EQ1_BAND1_PG				0xa820
#define TACNA_EQ1_BAND2_COEFF1				0xa824
#define TACNA_EQ1_BAND2_COEFF2				0xa828
#define TACNA_EQ1_BAND2_PG				0xa82c
#define TACNA_EQ1_BAND3_COEFF1				0xa830
#define TACNA_EQ1_BAND3_COEFF2				0xa834
#define TACNA_EQ1_BAND3_PG				0xa838
#define TACNA_EQ1_BAND4_COEFF1				0xa83c
#define TACNA_EQ1_BAND4_COEFF2				0xa840
#define TACNA_EQ1_BAND4_PG				0xa844
#define TACNA_EQ1_BAND5_COEFF1				0xa848
#define TACNA_EQ1_BAND5_PG				0xa850
#define TACNA_EQ2_GAIN1					0xa854
#define TACNA_EQ2_GAIN2					0xa858
#define TACNA_EQ2_BAND1_COEFF1				0xa85c
#define TACNA_EQ2_BAND1_COEFF2				0xa860
#define TACNA_EQ2_BAND1_PG				0xa864
#define TACNA_EQ2_BAND2_COEFF1				0xa868
#define TACNA_EQ2_BAND2_COEFF2				0xa86c
#define TACNA_EQ2_BAND2_PG				0xa870
#define TACNA_EQ2_BAND3_COEFF1				0xa874
#define TACNA_EQ2_BAND3_COEFF2				0xa878
#define TACNA_EQ2_BAND3_PG				0xa87c
#define TACNA_EQ2_BAND4_COEFF1				0xa880
#define TACNA_EQ2_BAND4_COEFF2				0xa884
#define TACNA_EQ2_BAND4_PG				0xa888
#define TACNA_EQ2_BAND5_COEFF1				0xa88c
#define TACNA_EQ2_BAND5_PG				0xa894
#define TACNA_EQ3_GAIN1					0xa898
#define TACNA_EQ3_GAIN2					0xa89c
#define TACNA_EQ3_BAND1_COEFF1				0xa8a0
#define TACNA_EQ3_BAND1_COEFF2				0xa8a4
#define TACNA_EQ3_BAND1_PG				0xa8a8
#define TACNA_EQ3_BAND2_COEFF1				0xa8ac
#define TACNA_EQ3_BAND2_COEFF2				0xa8b0
#define TACNA_EQ3_BAND2_PG				0xa8b4
#define TACNA_EQ3_BAND3_COEFF1				0xa8b8
#define TACNA_EQ3_BAND3_COEFF2				0xa8bc
#define TACNA_EQ3_BAND3_PG				0xa8c0
#define TACNA_EQ3_BAND4_COEFF1				0xa8c4
#define TACNA_EQ3_BAND4_COEFF2				0xa8c8
#define TACNA_EQ3_BAND4_PG				0xa8cc
#define TACNA_EQ3_BAND5_COEFF1				0xa8d0
#define TACNA_EQ3_BAND5_PG				0xa8d8
#define TACNA_EQ4_GAIN1					0xa8dc
#define TACNA_EQ4_GAIN2					0xa8e0
#define TACNA_EQ4_BAND1_COEFF1				0xa8e4
#define TACNA_EQ4_BAND1_COEFF2				0xa8e8
#define TACNA_EQ4_BAND1_PG				0xa8ec
#define TACNA_EQ4_BAND2_COEFF1				0xa8f0
#define TACNA_EQ4_BAND2_COEFF2				0xa8f4
#define TACNA_EQ4_BAND2_PG				0xa8f8
#define TACNA_EQ4_BAND3_COEFF1				0xa8fc
#define TACNA_EQ4_BAND3_COEFF2				0xa900
#define TACNA_EQ4_BAND3_PG				0xa904
#define TACNA_EQ4_BAND4_COEFF1				0xa908
#define TACNA_EQ4_BAND4_COEFF2				0xa90c
#define TACNA_EQ4_BAND4_PG				0xa910
#define TACNA_EQ4_BAND5_COEFF1				0xa914
#define TACNA_EQ4_BAND5_PG				0xa91c
#define TACNA_LHPF_CONTROL1				0xaa30
#define TACNA_LHPF_CONTROL2				0xaa34
#define TACNA_LHPF1_COEFF				0xaa38
#define TACNA_LHPF2_COEFF				0xaa3c
#define TACNA_LHPF3_COEFF				0xaa40
#define TACNA_LHPF4_COEFF				0xaa44
#define TACNA_DRC1_CONTROL1				0xab00
#define TACNA_DRC1_CONTROL2				0xab04
#define TACNA_DRC1_CONTROL3				0xab08
#define TACNA_DRC1_CONTROL4				0xab0c
#define TACNA_DRC2_CONTROL1				0xab14
#define TACNA_DRC2_CONTROL2				0xab18
#define TACNA_DRC2_CONTROL3				0xab1c
#define TACNA_DRC2_CONTROL4				0xab20
#define TACNA_DFC1_CH1_CTRL				0xac00
#define TACNA_DFC1_CH1_RX				0xac04
#define TACNA_DFC1_CH1_TX				0xac08
#define TACNA_DFC1_CH2_CTRL				0xac0c
#define TACNA_DFC1_CH2_RX				0xac10
#define TACNA_DFC1_CH2_TX				0xac14
#define TACNA_DFC1_CH3_CTRL				0xac18
#define TACNA_DFC1_CH3_RX				0xac1c
#define TACNA_DFC1_CH3_TX				0xac20
#define TACNA_DFC1_CH4_CTRL				0xac24
#define TACNA_DFC1_CH4_RX				0xac28
#define TACNA_DFC1_CH4_TX				0xac2c
#define TACNA_DFC1_CH5_CTRL				0xac30
#define TACNA_DFC1_CH5_RX				0xac34
#define TACNA_DFC1_CH5_TX				0xac38
#define TACNA_DFC1_CH6_CTRL				0xac3c
#define TACNA_DFC1_CH6_RX				0xac40
#define TACNA_DFC1_CH6_TX				0xac44
#define TACNA_DFC1_CH7_CTRL				0xac48
#define TACNA_DFC1_CH7_RX				0xac4c
#define TACNA_DFC1_CH7_TX				0xac50
#define TACNA_DFC1_CH8_CTRL				0xac54
#define TACNA_DFC1_CH8_RX				0xac58
#define TACNA_DFC1_CH8_TX				0xac5c
#define TACNA_DFC1_STATUS				0xacc0
#define TACNA_DFC1_DITHER				0xacc4
#define TACNA_TONE_GENERATOR1				0xb000
#define TACNA_TONE_GENERATOR2				0xb004
#define TACNA_TONE_GENERATOR3				0xb008
#define TACNA_COMFORT_NOISE_GENERATOR			0xb400
#define TACNA_US_CONTROL				0xb800
#define TACNA_US1_CONTROL				0xb804
#define TACNA_US1_DET_CONTROL				0xb808
#define TACNA_US2_CONTROL				0xb814
#define TACNA_US2_DET_CONTROL				0xb818
#define TACNA_PWM_DRIVE_1				0xc000
#define TACNA_PWM_DRIVE_2				0xc004
#define TACNA_PWM_DRIVE_3				0xc008
#define TACNA_HAPTICS_CONTROL1				0xc400
#define TACNA_HAPTICS_CONTROL2				0xc404
#define TACNA_HAPTICS_CONTROL3				0xc408
#define TACNA_HAPTICS_CONTROL4				0xc40c
#define TACNA_HAPTICS_CONTROL5				0xc410
#define TACNA_HAPTICS_STATUS				0xc414
#define TACNA_ANC_CTRL_1				0xc800
#define TACNA_ANC_CTRL_2				0xc804
#define TACNA_ANC_CTRL_3				0xc808
#define TACNA_ANC_CTRL_4				0xc900
#define TACNA_ANC_CTRL_13				0xc924
#define TACNA_ANC_L_CTRL_1				0xca00
#define TACNA_ANC_L_CTRL_2				0xca04
#define TACNA_ANC_L_CTRL_3				0xca08
#define TACNA_ANC_L_CTRL_66				0xcb08
#define TACNA_ANC_L_FBF_CONTROL				0xcb20
#define TACNA_ANC_L_FBF_GAIN				0xcb24
#define TACNA_ANC_L_FBF_COEFF_UPDATE			0xcb28
#define TACNA_ANC_L_FBF_COEFF2_1			0xcb30
#define TACNA_ANC_L_FBF_COEFF128_127			0xcc2c
#define TACNA_ANC_L_FB_IIR_CONTROL			0xcc60
#define TACNA_ANC_L_FB_IIR_COEFF_UPDATE			0xcc64
#define TACNA_ANC_L_FB_IIR1_B0				0xcc6c
#define TACNA_ANC_L_FB_IIR2_A2				0xcc98
#define TACNA_ANC_L_FF_IIR_CONTROL			0xcd20
#define TACNA_ANC_L_FF_IIR_COEFF_UPDATE			0xcd24
#define TACNA_ANC_L_FF_IIR1_B0				0xcd2c
#define TACNA_ANC_L_FF_IIR2_A2				0xcd5c
#define TACNA_AOBRIDGE1_ENABLE				0xd800
#define TACNA_AOBRIDGE2_ENABLE				0xd804
#define TACNA_AOBRIDGE1_CH1_CTRL			0xd80c
#define TACNA_AOBRIDGE1_CH2_CTRL			0xd810
#define TACNA_AOBRIDGE1_CH3_CTRL			0xd814
#define TACNA_AOBRIDGE1_CH4_CTRL			0xd818
#define TACNA_AOBRIDGE1_CH5_CTRL			0xd81c
#define TACNA_AOBRIDGE1_CH6_CTRL			0xd820
#define TACNA_AOBRIDGE1_CH7_CTRL			0xd824
#define TACNA_AOBRIDGE1_CH8_CTRL			0xd828
#define TACNA_AOBRIDGE2_CH1_CTRL			0xd84c
#define TACNA_AOBRIDGE2_CH2_CTRL			0xd850
#define TACNA_AOBRIDGE2_CH3_CTRL			0xd854
#define TACNA_AOBRIDGE2_CH4_CTRL			0xd858
#define TACNA_AOBRIDGE2_CH5_CTRL			0xd85c
#define TACNA_AOBRIDGE2_CH6_CTRL			0xd860
#define TACNA_AOBRIDGE2_CH7_CTRL			0xd864
#define TACNA_AOBRIDGE2_CH8_CTRL			0xd868
#define TACNA_CLOCK32KAO				0xe000
#define TACNA_SYSTEM_CLOCK1AO				0xe004
#define TACNA_SYSTEM_CLOCK2AO				0xe008
#define TACNA_SYSTEM_CLOCK6AO				0xe018
#define TACNA_AO_SAMPLE_RATE1				0xe020
#define TACNA_AO_SAMPLE_RATE2				0xe024
#define TACNA_AO_SAMPLE_RATE3				0xe028
#define TACNA_AO_SAMPLE_RATE_STATUS1			0xe040
#define TACNA_AO_SAMPLE_RATE_STATUS2			0xe044
#define TACNA_AO_SAMPLE_RATE_STATUS3			0xe048
#define TACNA_FLL1AO_CONTROL1				0xe400
#define TACNA_FLL1AO_CONTROL2				0xe404
#define TACNA_FLL1AO_CONTROL3				0xe408
#define TACNA_FLL1AO_CONTROL4				0xe40c
#define TACNA_FLL1AO_CONTROL5				0xe410
#define TACNA_FLL1AO_CONTROL6				0xe414
#define TACNA_FLL1AO_GPIO_CLOCK				0xe4a0
#define TACNA_AO_INPUT_CONTROL				0xe800
#define TACNA_AO_INPUT_STATUS				0xe804
#define TACNA_AO_INPUT_RATE_CONTROL			0xe808
#define TACNA_AO_INPUT_CONTROL3				0xe814
#define TACNA_AO_US_ADC_CONTROL				0xe818
#define TACNA_IN1LAO_CONTROL2				0xe828
#define TACNA_IN1RAO_CONTROL2				0xe848
#define TACNA_INPUT5AO_CONTROL1				0xe920
#define TACNA_IN5LAO_CONTROL1				0xe924
#define TACNA_IN5L_CONTROL2				0xe928
#define TACNA_IN5RAO_CONTROL1				0xe944
#define TACNA_IN5R_CONTROL2				0xe948
#define TACNA_INPUT6AO_CONTROL1				0xe960
#define TACNA_IN6LAO_CONTROL1				0xe964
#define TACNA_IN6L_CONTROL2				0xe968
#define TACNA_IN6RAO_CONTROL1				0xe984
#define TACNA_IN6R_CONTROL2				0xe988
#define TACNA_INPUT7AO_CONTROL1				0xe9a0
#define TACNA_IN7LAO_CONTROL1				0xe9a4
#define TACNA_IN7L_CONTROL2				0xe9a8
#define TACNA_IN7RAO_CONTROL1				0xe9c4
#define TACNA_IN7R_CONTROL2				0xe9c8
#define TACNA_AO_IN_SIG_DET_CONTROL			0xea40
#define TACNA_AO_INPUT_HPF_CONTROL			0xea44
#define TACNA_AO_INPUT_VOL_CONTROL			0xea48
#define TACNA_ASP1AO_ENABLES1				0xf000
#define TACNA_ASP1AO_CONTROL1				0xf004
#define TACNA_ASP1AO_CONTROL2				0xf008
#define TACNA_ASP1AO_CONTROL3				0xf00c
#define TACNA_ASP1AO_FRAME_CONTROL1			0xf010
#define TACNA_ASP1AO_FRAME_CONTROL5			0xf020
#define TACNA_ASP1AO_DATA_CONTROL1			0xf030
#define TACNA_ASP1AO_DATA_CONTROL5			0xf040
#define TACNA_ASP1AOTX1_INPUT1				0xf410
#define TACNA_ASP1AOTX2_INPUT1				0xf420
#define TACNA_ASP1AOTX3_INPUT1				0xf430
#define TACNA_ASP1AOTX4_INPUT1				0xf440
#define TACNA_DSP1AORX1_INPUT1				0xf450
#define TACNA_DSP1AORX2_INPUT1				0xf460
#define TACNA_DSP1AORX3_INPUT1				0xf470
#define TACNA_DSP1AORX4_INPUT1				0xf480
#define TACNA_DSP1AORX5_INPUT1				0xf490
#define TACNA_DSP1AORX6_INPUT1				0xf4a0
#define TACNA_DSP1AORX7_INPUT1				0xf4b0
#define TACNA_DSP1AORX8_INPUT1				0xf4c0
#define TACNA_AOBRIDGE1_IN1_INPUT1			0xf560
#define TACNA_AOBRIDGE1_IN2_INPUT1			0xf570
#define TACNA_AOBRIDGE1_IN3_INPUT1			0xf580
#define TACNA_AOBRIDGE1_IN4_INPUT1			0xf590
#define TACNA_AOBRIDGE1_IN5_INPUT1			0xf5a0
#define TACNA_AOBRIDGE1_IN6_INPUT1			0xf5b0
#define TACNA_AOBRIDGE1_IN7_INPUT1			0xf5c0
#define TACNA_AOBRIDGE1_IN8_INPUT1			0xf5d0
#define TACNA_AO_US_CONTROL				0xfc00
#define TACNA_US1AO_CONTROL				0xfc04
#define TACNA_US1AO_DET_CONTROL				0xfc08
#define TACNA_US2AO_CONTROL				0xfc14
#define TACNA_US2AO_DET_CONTROL				0xfc18
#define TACNA_US3AO_CONTROL				0xfc24
#define TACNA_US3AO_DET_CONTROL				0xfc28
#define TACNA_AO_CTRL2					0x10004
#define TACNA_DSP1_CTRL_SETUP				0x17008
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_0			0x1700c
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_1			0x17010
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_2			0x17014
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_3			0x17018
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_4			0x1701c
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_5			0x17020
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_6			0x17024
#define TACNA_DSP1_XM_SRAM_IBUS_SETUP_7			0x17028
#define TACNA_DSP1_YM_SRAM_IBUS_SETUP_0			0x1702c
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_8		0x1702c
#define TACNA_DSP1_YM_SRAM_IBUS_SETUP_1			0x17030
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_9		0x17030
#define TACNA_DSP1_YM_SRAM_IBUS_SETUP_2			0x17034
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_10		0x17034
#define TACNA_DSP1_YM_SRAM_IBUS_SETUP_3			0x17038
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_11		0x17038
#define TACNA_DSP1_YM_SRAM_IBUS_SETUP_4			0x1703c
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_12		0x1703c
#define TACNA_DSP1_PM_SRAM_IBUS_SETUP_0			0x17040
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_13		0x17040
#define TACNA_DSP1_PM_SRAM_IBUS_SETUP_1			0x17044
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_14		0x17044
#define TACNA_DSP1_PM_SRAM_IBUS_SETUP_2			0x17048
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_15		0x17048
#define TACNA_DSP1_PM_SRAM_IBUS_SETUP_3			0x1704c
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_16		0x1704c
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_17		0x17050
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_18		0x17054
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_19		0x17058
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_20		0x1705c
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_21		0x17060
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_22		0x17064
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_23		0x17068
#define CS48L32_DSP1_XM_SRAM_IBUS_SETUP_24		0x1706c
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_0		0x17070
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_1		0x17074
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_2		0x17078
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_3		0x1707c
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_4		0x17080
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_5		0x17084
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_6		0x17088
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_7		0x1708c
#define CS48L32_DSP1_YM_SRAM_IBUS_SETUP_8		0x17090
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_0		0x17094
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_1		0x17098
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_2		0x1709c
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_3		0x170a0
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_4		0x170a4
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_5		0x170a8
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_6		0x170ac
#define CS48L32_DSP1_PM_SRAM_IBUS_SETUP_7		0x170b0
#define TACNA_DSP2_CTRL_SETUP				0x17108
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_0			0x1710c
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_1			0x17110
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_2			0x17114
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_3			0x17118
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_4			0x1711c
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_5			0x17120
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_6			0x17124
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_7			0x17128
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_8			0x1712c
#define TACNA_DSP2_XM_SRAM_IBUS_SETUP_9			0x17130
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_0			0x17134
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_1			0x17138
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_2			0x1713c
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_3			0x17140
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_4			0x17144
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_5			0x17148
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_6			0x1714c
#define TACNA_DSP2_YM_SRAM_IBUS_SETUP_7			0x17150
#define TACNA_DSP2_PM_SRAM_IBUS_SETUP_0			0x17154
#define TACNA_DSP2_PM_SRAM_IBUS_SETUP_1			0x17158
#define TACNA_DSP2_PM_SRAM_IBUS_SETUP_2			0x1715c
#define TACNA_DSP2_PM_SRAM_IBUS_SETUP_3			0x17160
#define TACNA_DSP1AO_CTRL_SETUP				0x17208
#define TACNA_CODEC_AO_BRIDGE_ERR_HADDR_ERR		0x17554
#define TACNA_AO_CODEC_BRIDGE_ERR_HADDR_ERR		0x17558
#define TACNA_FLL_DSP_CTRL				0x17560
#define TACNA_IN_PDMCLK_SEL				0x17580
#define TACNA_AUXPDM_SWM_SEL				0x17584
#define TACNA_ASP2_OUT5_SEL				0x17588
#define TACNA_CHIP_CTRL1				0x17590
#define TACNA_HOST_SCRATCH				0x175a0
#define TACNA_IRQ1_CFG					0x18000
#define TACNA_IRQ1_STATUS				0x18004
#define TACNA_IRQ1_EINT_1				0x18010
#define TACNA_IRQ1_EINT_2				0x18014
#define TACNA_IRQ1_EINT_3				0x18018
#define TACNA_IRQ1_EINT_4				0x1801c
#define TACNA_IRQ1_EINT_5				0x18020
#define TACNA_IRQ1_EINT_6				0x18024
#define TACNA_IRQ1_EINT_7				0x18028
#define TACNA_IRQ1_EINT_8				0x1802c
#define TACNA_IRQ1_EINT_9				0x18030
#define TACNA_IRQ1_EINT_10				0x18034
#define TACNA_IRQ1_EINT_11				0x18038
#define TACNA_IRQ1_EINT_12				0x1803c
#define TACNA_IRQ1_EINT_13				0x18040
#define TACNA_IRQ1_EINT_19				0x18058
#define TACNA_IRQ1_STS_1				0x18090
#define TACNA_IRQ1_STS_2				0x18094
#define TACNA_IRQ1_STS_3				0x18098
#define TACNA_IRQ1_STS_4				0x1809c
#define TACNA_IRQ1_STS_5				0x180a0
#define TACNA_IRQ1_STS_6				0x180a4
#define TACNA_IRQ1_STS_7				0x180a8
#define TACNA_IRQ1_STS_8				0x180ac
#define TACNA_IRQ1_STS_9				0x180b0
#define TACNA_IRQ1_STS_10				0x180b4
#define TACNA_IRQ1_STS_11				0x180b8
#define TACNA_IRQ1_STS_12				0x180bc
#define TACNA_IRQ1_STS_13				0x180c0
#define TACNA_IRQ1_STS_19				0x180d8
#define TACNA_IRQ1_MASK_1				0x18110
#define TACNA_IRQ1_MASK_2				0x18114
#define TACNA_IRQ1_MASK_3				0x18118
#define TACNA_IRQ1_MASK_4				0x1811c
#define TACNA_IRQ1_MASK_5				0x18120
#define TACNA_IRQ1_MASK_6				0x18124
#define TACNA_IRQ1_MASK_7				0x18128
#define TACNA_IRQ1_MASK_8				0x1812c
#define TACNA_IRQ1_MASK_9				0x18130
#define TACNA_IRQ1_MASK_10				0x18134
#define TACNA_IRQ1_MASK_11				0x18138
#define TACNA_IRQ1_MASK_12				0x1813c
#define TACNA_IRQ1_MASK_13				0x18140
#define TACNA_IRQ1_MASK_19				0x18158
#define TACNA_IRQ1_EDGE_11				0x18238
#define TACNA_SW_TRIGGER_MSTR1				0x19000
#define TACNA_SW_TRIGGER_MSTR2				0x19004
#define TACNA_SLIMBUS_DSP_CLK				0x109000
#define TACNA_SLIMBUS_BULK_STATUS			0x109004
#define TACNA_SLIMBUS_BULK_ENABLE			0x109008
#define TACNA_SLIMBUS_RX9_START_ADDR			0x10900c
#define TACNA_SLIMBUS_RX9_BLOCK_LENGTH			0x109010
#define TACNA_SLIMBUS_RX9_NUM_BLOCKS			0x109014
#define TACNA_SLIMBUS_RX9_LENGTH			0x109018
#define TACNA_SLIMBUS_RX9_PORT_STATUS			0x10901c
#define TACNA_SLIMBUS_RX9_BLOCK_LENGTH_CUR		0x109020
#define TACNA_SLIMBUS_RX9_BLOCK_CUR			0x109024
#define TACNA_SLIMBUS_RX9_BYTE_COUNT			0x109028
#define TACNA_SLIMBUS_RX9_RESYNC_EN			0x10902c
#define TACNA_SLIMBUS_RX9_RESYNC_THR			0x109030
#define TACNA_SLIMBUS_RX9_RESYNC_SRC			0x109034
#define TACNA_SLIMBUS_RX9_PORTS				0x109038
#define TACNA_SLIMBUS_RX9_LEFT_JUSTIFY			0x10903c
#define TACNA_SLIMBUS_RX9_ADDITIONAL_SHIFT		0x109040
#define TACNA_SLIMBUS_RX10_START_ADDR			0x109044
#define TACNA_SLIMBUS_RX10_BLOCK_LENGTH			0x109048
#define TACNA_SLIMBUS_RX10_NUM_BLOCKS			0x10904c
#define TACNA_SLIMBUS_RX10_LENGTH			0x109050
#define TACNA_SLIMBUS_RX10_PORT_STATUS			0x109054
#define TACNA_SLIMBUS_RX10_BLOCK_LENGTH_CUR		0x109058
#define TACNA_SLIMBUS_RX10_BLOCK_CUR			0x10905c
#define TACNA_SLIMBUS_RX10_BYTE_COUNT			0x109060
#define TACNA_SLIMBUS_RX10_RESYNC_EN			0x109064
#define TACNA_SLIMBUS_RX10_RESYNC_THR			0x109068
#define TACNA_SLIMBUS_RX10_RESYNC_SRC			0x10906c
#define TACNA_SLIMBUS_RX10_PORTS			0x109070
#define TACNA_SLIMBUS_RX10_LEFT_JUSTIFY			0x109074
#define TACNA_SLIMBUS_RX10_ADDITIONAL_SHIFT		0x109078
#define TACNA_SLIMBUS_TX9_START_ADDR			0x10907c
#define TACNA_SLIMBUS_TX9_BLOCK_LENGTH			0x109080
#define TACNA_SLIMBUS_TX9_NUM_BLOCKS			0x109084
#define TACNA_SLIMBUS_TX9_LENGTH			0x109088
#define TACNA_SLIMBUS_TX9_PORT_STATUS			0x10908c
#define TACNA_SLIMBUS_TX9_BLOCK_LENGTH_CUR		0x109090
#define TACNA_SLIMBUS_TX9_BLOCK_CUR			0x109094
#define TACNA_SLIMBUS_TX9_BYTE_COUNT			0x109098
#define TACNA_SLIMBUS_TX9_RESYNC_EN			0x10909c
#define TACNA_SLIMBUS_TX9_RESYNC_THR			0x1090a0
#define TACNA_SLIMBUS_TX9_RESYNC_SRC			0x1090a4
#define TACNA_SLIMBUS_TX9_PORTS				0x1090a8
#define TACNA_SLIMBUS_TX9_LEFT_JUSTIFY			0x1090ac
#define TACNA_SLIMBUS_TX9_ADDITIONAL_SHIFT		0x1090b0
#define TACNA_SLIMBUS_TX10_START_ADDR			0x1090b4
#define TACNA_SLIMBUS_TX10_BLOCK_LENGTH			0x1090b8
#define TACNA_SLIMBUS_TX10_NUM_BLOCKS			0x1090bc
#define TACNA_SLIMBUS_TX10_LENGTH			0x1090c0
#define TACNA_SLIMBUS_TX10_PORT_STATUS			0x1090c4
#define TACNA_SLIMBUS_TX10_BLOCK_LENGTH_CUR		0x1090c8
#define TACNA_SLIMBUS_TX10_BLOCK_CUR			0x1090cc
#define TACNA_SLIMBUS_TX10_BYTE_COUNT			0x1090d0
#define TACNA_SLIMBUS_TX10_RESYNC_EN			0x1090d4
#define TACNA_SLIMBUS_TX10_RESYNC_THR			0x1090d8
#define TACNA_SLIMBUS_TX10_RESYNC_SRC			0x1090dc
#define TACNA_SLIMBUS_TX10_PORTS			0x1090e0
#define TACNA_SLIMBUS_TX10_LEFT_JUSTIFY			0x1090e4
#define TACNA_SLIMBUS_TX10_ADDITIONAL_SHIFT		0x1090e8
#define TACNA_SLIMBUS_RESYNC_ERR			0x1090ec
#define TACNA_CPF1_RX_GPR_CONTROL1			0x200400
#define TACNA_CPF1_TX_GPR_STATUS1			0x200404
#define TACNA_CPF1_RX_STATUS5				0x200408
#define TACNA_CPF1_TX_STATUS5				0x20040c
#define TACNA_CPF1_RX_WRDATA				0x208000
#define TACNA_CPF1_TX_RDDATA1				0x210000
#define TACNA_CPF1_TX_RDDATA2				0x218000
#define TACNA_DSP1_XMEM_PACKED_0			0x2000000
#define TACNA_DSP2_XMEM_PACKED_0			0x4000000
#define TACNA_DSP1_XMEM_UNPACKED32_0			0x2400000
#define TACNA_DSP2_XMEM_UNPACKED32_0			0x4400000
#define TACNA_DSP1_TIMESTAMP_COUNT			0x25c0800
#define TACNA_DSP2_TIMESTAMP_COUNT			0x45c0800
#define TACNA_DSP1_SYS_INFO_ID				0x25e0000
#define TACNA_DSP1_SYS_INFO_VERSION			0x25e0004
#define TACNA_DSP1_SYS_INFO_CORE_ID			0x25e0008
#define TACNA_DSP1_SYS_INFO_AHB_ADDR			0x25e000c
#define TACNA_DSP1_SYS_INFO_XM_SRAM_SIZE		0x25e0010
#define TACNA_DSP1_SYS_INFO_YM_SRAM_SIZE		0x25e0018
#define TACNA_DSP1_SYS_INFO_PM_SRAM_SIZE		0x25e0020
#define TACNA_DSP1_SYS_INFO_PM_BOOT_SIZE		0x25e0028
#define TACNA_DSP1_SYS_INFO_FEATURES			0x25e002c
#define TACNA_DSP1_SYS_INFO_FIR_FILTERS			0x25e0030
#define TACNA_DSP1_SYS_INFO_LMS_FILTERS			0x25e0034
#define TACNA_DSP1_SYS_INFO_XM_BANK_SIZE		0x25e0038
#define TACNA_DSP1_SYS_INFO_YM_BANK_SIZE		0x25e003c
#define TACNA_DSP1_SYS_INFO_PM_BANK_SIZE		0x25e0040
#define TACNA_DSP2_SYS_INFO_ID				0x45e0000
#define TACNA_DSP2_SYS_INFO_VERSION			0x45e0004
#define TACNA_DSP2_SYS_INFO_CORE_ID			0x45e0008
#define TACNA_DSP2_SYS_INFO_AHB_ADDR			0x45e000c
#define TACNA_DSP2_SYS_INFO_XM_SRAM_SIZE		0x45e0010
#define TACNA_DSP2_SYS_INFO_YM_SRAM_SIZE		0x45e0018
#define TACNA_DSP2_SYS_INFO_PM_SRAM_SIZE		0x45e0020
#define TACNA_DSP2_SYS_INFO_PM_BOOT_SIZE		0x45e0028
#define TACNA_DSP2_SYS_INFO_FEATURES			0x45e002c
#define TACNA_DSP2_SYS_INFO_FIR_FILTERS			0x45e0030
#define TACNA_DSP2_SYS_INFO_LMS_FILTERS			0x45e0034
#define TACNA_DSP2_SYS_INFO_XM_BANK_SIZE		0x45e0038
#define TACNA_DSP2_SYS_INFO_YM_BANK_SIZE		0x45e003c
#define TACNA_DSP2_SYS_INFO_PM_BANK_SIZE		0x45e0040
#define TACNA_DSP1_XMEM_UNPACKED24_0			0x2800000
#define TACNA_DSP2_XMEM_UNPACKED24_0			0x4800000
#define TACNA_DSP1_CLOCK_FREQ				0x2b80000
#define TACNA_DSP1_CLOCK_STATUS				0x2b80008
#define TACNA_DSP1_CORE_SOFT_RESET			0x2b80010
#define TACNA_DSP1_DEBUG				0x2b80040
#define TACNA_DSP1_TIMER_CONTROL			0x2b80048
#define TACNA_DSP1_STREAM_ARB_CONTROL			0x2b80050
#define TACNA_DSP1_SAMPLE_RATE_RX1			0x2b80080
#define TACNA_DSP1_SAMPLE_RATE_RX2			0x2b80088
#define TACNA_DSP1_SAMPLE_RATE_RX3			0x2b80090
#define TACNA_DSP1_SAMPLE_RATE_RX4			0x2b80098
#define TACNA_DSP1_SAMPLE_RATE_RX5			0x2b800a0
#define TACNA_DSP1_SAMPLE_RATE_RX6			0x2b800a8
#define TACNA_DSP1_SAMPLE_RATE_RX7			0x2b800b0
#define TACNA_DSP1_SAMPLE_RATE_RX8			0x2b800b8
#define TACNA_DSP1_SAMPLE_RATE_RX9			0x2b800c0
#define TACNA_DSP1_SAMPLE_RATE_RX10			0x2b800c8
#define TACNA_DSP1_SAMPLE_RATE_RX11			0x2b800d0
#define TACNA_DSP1_SAMPLE_RATE_RX12			0x2b800d8
#define TACNA_DSP1_SAMPLE_RATE_TX1			0x2b80280
#define TACNA_DSP1_SAMPLE_RATE_TX2			0x2b80288
#define TACNA_DSP1_SAMPLE_RATE_TX3			0x2b80290
#define TACNA_DSP1_SAMPLE_RATE_TX4			0x2b80298
#define TACNA_DSP1_SAMPLE_RATE_TX5			0x2b802a0
#define TACNA_DSP1_SAMPLE_RATE_TX6			0x2b802a8
#define TACNA_DSP1_SAMPLE_RATE_TX7			0x2b802b0
#define TACNA_DSP1_SAMPLE_RATE_TX8			0x2b802b8
#define TACNA_DSP1_SAMPLE_RATE_TX9			0x2b802c0
#define TACNA_DSP2_CLOCK_FREQ				0x4b80000
#define TACNA_DSP2_CLOCK_STATUS				0x4b80008
#define TACNA_DSP2_CORE_SOFT_RESET			0x4b80010
#define TACNA_DSP2_DEBUG				0x4b80040
#define TACNA_DSP2_TIMER_CONTROL			0x4b80048
#define TACNA_DSP2_STREAM_ARB_CONTROL			0x4b80050
#define TACNA_DSP2_SAMPLE_RATE_RX1			0x4b80080
#define TACNA_DSP2_SAMPLE_RATE_RX2			0x4b80088
#define TACNA_DSP2_SAMPLE_RATE_RX3			0x4b80090
#define TACNA_DSP2_SAMPLE_RATE_RX4			0x4b80098
#define TACNA_DSP2_SAMPLE_RATE_RX5			0x4b800a0
#define TACNA_DSP2_SAMPLE_RATE_RX6			0x4b800a8
#define TACNA_DSP2_SAMPLE_RATE_RX7			0x4b800b0
#define TACNA_DSP2_SAMPLE_RATE_RX8			0x4b800b8
#define TACNA_DSP2_SAMPLE_RATE_TX1			0x4b80280
#define TACNA_DSP2_SAMPLE_RATE_TX2			0x4b80288
#define TACNA_DSP2_SAMPLE_RATE_TX3			0x4b80290
#define TACNA_DSP2_SAMPLE_RATE_TX4			0x4b80298
#define TACNA_DSP2_SAMPLE_RATE_TX5			0x4b802a0
#define TACNA_DSP2_SAMPLE_RATE_TX6			0x4b802a8
#define TACNA_DSP2_SAMPLE_RATE_TX7			0x4b802b0
#define TACNA_DSP2_SAMPLE_RATE_TX8			0x4b802b8
#define TACNA_DSP1_CCM_CORE_CONTROL			0x2bc1000
#define TACNA_DSP1_YMEM_PACKED_0			0x2c00000
#define TACNA_DSP2_YMEM_PACKED_0			0x4c00000
#define TACNA_DSP1_YMEM_UNPACKED32_0			0x3000000
#define TACNA_DSP2_YMEM_UNPACKED32_0			0x5000000
#define TACNA_DSP1_YMEM_UNPACKED24_0			0x3400000
#define TACNA_DSP2_YMEM_UNPACKED24_0			0x5400000
#define TACNA_DSP1_PMEM_0				0x3800000
#define TACNA_DSP2_PMEM_0				0x5800000

/* (0x0) DEVID */
#define TACNA_DEVID_MASK				0x00ffffff
#define TACNA_DEVID_SHIFT					 0
#define TACNA_DEVID_WIDTH					24

/* (0x4) REVID */
#define TACNA_AREVID_MASK				0x000000f0
#define TACNA_AREVID_SHIFT					 4
#define TACNA_AREVID_WIDTH					 4
#define TACNA_MTLREVID_MASK				0x0000000f
#define TACNA_MTLREVID_SHIFT					 0
#define TACNA_MTLREVID_WIDTH					 4

/* (0x8) FABID */
#define TACNA_FABID_MASK				0x000000ff
#define TACNA_FABID_SHIFT					 0
#define TACNA_FABID_WIDTH					 8

/* (0xc) RELID */
#define TACNA_RELID_MASK				0x000000ff
#define TACNA_RELID_SHIFT					 0
#define TACNA_RELID_WIDTH					 8

/* (0x10) OTPID */
#define TACNA_OTPID_MASK				0x0000000f
#define TACNA_OTPID_SHIFT					 0
#define TACNA_OTPID_WIDTH					 4

/* (0x20) SFT_RESET */
#define TACNA_SFT_RESET_MASK				0xff000000
#define TACNA_SFT_RESET_SHIFT					24
#define TACNA_SFT_RESET_WIDTH					 8

/* (0x34) USER_KEY_CTRL */
#define TACNA_USER_KEY_CTRL_MASK			0x000000ff
#define TACNA_USER_KEY_CTRL_SHIFT				 0
#define TACNA_USER_KEY_CTRL_WIDTH				 8

/* (0xA8) CTRL_IF_DEBUG3 */
#define TACNA_CTRL_SCRATCH_MASK				0xffffffff
#define TACNA_CTRL_SCRATCH_SHIFT				 0
#define TACNA_CTRL_SCRATCH_WIDTH				32

/* (0x0414) OTP_CTRL6 */
#define TACNA_OTP_ECC_ERR_STS_MASK			0x00000006
#define TACNA_OTP_ECC_ERR_STS_SHIFT				 1
#define TACNA_OTP_ECC_ERR_STS_WIDTH				 2

/* (0x0804) MCU_CTRL1 */
#define TACNA_MCU_STS_MASK				0x0000ff00
#define TACNA_MCU_STS_SHIFT					 8
#define TACNA_MCU_STS_WIDTH					 8

/* (0xc00) GPIO_STATUS1 */
#define TACNA_GP28_STS					0x08000000
#define TACNA_GP28_STS_MASK				0x08000000
#define TACNA_GP28_STS_SHIFT					27
#define TACNA_GP28_STS_WIDTH					 1
#define TACNA_GP27_STS					0x04000000
#define TACNA_GP27_STS_MASK				0x04000000
#define TACNA_GP27_STS_SHIFT					26
#define TACNA_GP27_STS_WIDTH					 1
#define TACNA_GP26_STS					0x02000000
#define TACNA_GP26_STS_MASK				0x02000000
#define TACNA_GP26_STS_SHIFT					25
#define TACNA_GP26_STS_WIDTH					 1
#define TACNA_GP25_STS					0x01000000
#define TACNA_GP25_STS_MASK				0x01000000
#define TACNA_GP25_STS_SHIFT					24
#define TACNA_GP25_STS_WIDTH					 1
#define TACNA_GP24_STS					0x00800000
#define TACNA_GP24_STS_MASK				0x00800000
#define TACNA_GP24_STS_SHIFT					23
#define TACNA_GP24_STS_WIDTH					 1
#define TACNA_GP23_STS					0x00400000
#define TACNA_GP23_STS_MASK				0x00400000
#define TACNA_GP23_STS_SHIFT					22
#define TACNA_GP23_STS_WIDTH					 1
#define TACNA_GP22_STS					0x00200000
#define TACNA_GP22_STS_MASK				0x00200000
#define TACNA_GP22_STS_SHIFT					21
#define TACNA_GP22_STS_WIDTH					 1
#define TACNA_GP21_STS					0x00100000
#define TACNA_GP21_STS_MASK				0x00100000
#define TACNA_GP21_STS_SHIFT					20
#define TACNA_GP21_STS_WIDTH					 1
#define TACNA_GP20_STS					0x00080000
#define TACNA_GP20_STS_MASK				0x00080000
#define TACNA_GP20_STS_SHIFT					19
#define TACNA_GP20_STS_WIDTH					 1
#define TACNA_GP19_STS					0x00040000
#define TACNA_GP19_STS_MASK				0x00040000
#define TACNA_GP19_STS_SHIFT					18
#define TACNA_GP19_STS_WIDTH					 1
#define TACNA_GP18_STS					0x00020000
#define TACNA_GP18_STS_MASK				0x00020000
#define TACNA_GP18_STS_SHIFT					17
#define TACNA_GP18_STS_WIDTH					 1
#define TACNA_GP17_STS					0x00010000
#define TACNA_GP17_STS_MASK				0x00010000
#define TACNA_GP17_STS_SHIFT					16
#define TACNA_GP17_STS_WIDTH					 1
#define TACNA_GP16_STS					0x00008000
#define TACNA_GP16_STS_MASK				0x00008000
#define TACNA_GP16_STS_SHIFT					15
#define TACNA_GP16_STS_WIDTH					 1
#define TACNA_GP15_STS					0x00004000
#define TACNA_GP15_STS_MASK				0x00004000
#define TACNA_GP15_STS_SHIFT					14
#define TACNA_GP15_STS_WIDTH					 1
#define TACNA_GP14_STS					0x00002000
#define TACNA_GP14_STS_MASK				0x00002000
#define TACNA_GP14_STS_SHIFT					13
#define TACNA_GP14_STS_WIDTH					 1
#define TACNA_GP13_STS					0x00001000
#define TACNA_GP13_STS_MASK				0x00001000
#define TACNA_GP13_STS_SHIFT					12
#define TACNA_GP13_STS_WIDTH					 1
#define TACNA_GP12_STS					0x00000800
#define TACNA_GP12_STS_MASK				0x00000800
#define TACNA_GP12_STS_SHIFT					11
#define TACNA_GP12_STS_WIDTH					 1
#define TACNA_GP11_STS					0x00000400
#define TACNA_GP11_STS_MASK				0x00000400
#define TACNA_GP11_STS_SHIFT					10
#define TACNA_GP11_STS_WIDTH					 1
#define TACNA_GP10_STS					0x00000200
#define TACNA_GP10_STS_MASK				0x00000200
#define TACNA_GP10_STS_SHIFT					 9
#define TACNA_GP10_STS_WIDTH					 1
#define TACNA_GP9_STS					0x00000100
#define TACNA_GP9_STS_MASK				0x00000100
#define TACNA_GP9_STS_SHIFT					 8
#define TACNA_GP9_STS_WIDTH					 1
#define TACNA_GP8_STS					0x00000080
#define TACNA_GP8_STS_MASK				0x00000080
#define TACNA_GP8_STS_SHIFT					 7
#define TACNA_GP8_STS_WIDTH					 1
#define TACNA_GP7_STS					0x00000040
#define TACNA_GP7_STS_MASK				0x00000040
#define TACNA_GP7_STS_SHIFT					 6
#define TACNA_GP7_STS_WIDTH					 1
#define TACNA_GP6_STS					0x00000020
#define TACNA_GP6_STS_MASK				0x00000020
#define TACNA_GP6_STS_SHIFT					 5
#define TACNA_GP6_STS_WIDTH					 1
#define TACNA_GP5_STS					0x00000010
#define TACNA_GP5_STS_MASK				0x00000010
#define TACNA_GP5_STS_SHIFT					 4
#define TACNA_GP5_STS_WIDTH					 1
#define TACNA_GP4_STS					0x00000008
#define TACNA_GP4_STS_MASK				0x00000008
#define TACNA_GP4_STS_SHIFT					 3
#define TACNA_GP4_STS_WIDTH					 1
#define TACNA_GP3_STS					0x00000004
#define TACNA_GP3_STS_MASK				0x00000004
#define TACNA_GP3_STS_SHIFT					 2
#define TACNA_GP3_STS_WIDTH					 1
#define TACNA_GP2_STS					0x00000002
#define TACNA_GP2_STS_MASK				0x00000002
#define TACNA_GP2_STS_SHIFT					 1
#define TACNA_GP2_STS_WIDTH					 1
#define TACNA_GP1_STS					0x00000001
#define TACNA_GP1_STS_MASK				0x00000001
#define TACNA_GP1_STS_SHIFT					 0
#define TACNA_GP1_STS_WIDTH					 1

/* (0xc08) GPIO1_CTRL1 */
#define TACNA_GP1_DIR					0x80000000
#define TACNA_GP1_DIR_MASK				0x80000000
#define TACNA_GP1_DIR_SHIFT					31
#define TACNA_GP1_DIR_WIDTH					 1
#define TACNA_GP1_PU					0x40000000
#define TACNA_GP1_PU_MASK				0x40000000
#define TACNA_GP1_PU_SHIFT					30
#define TACNA_GP1_PU_WIDTH					 1
#define TACNA_GP1_PD					0x20000000
#define TACNA_GP1_PD_MASK				0x20000000
#define TACNA_GP1_PD_SHIFT					29
#define TACNA_GP1_PD_WIDTH					 1
#define TACNA_GP1_DRV_STR_MASK				0x03000000
#define TACNA_GP1_DRV_STR_SHIFT					24
#define TACNA_GP1_DRV_STR_WIDTH					 2
#define TACNA_GP1_DBTIME_MASK				0x000f0000
#define TACNA_GP1_DBTIME_SHIFT					16
#define TACNA_GP1_DBTIME_WIDTH					 4
#define TACNA_GP1_LVL					0x00008000
#define TACNA_GP1_LVL_MASK				0x00008000
#define TACNA_GP1_LVL_SHIFT					15
#define TACNA_GP1_LVL_WIDTH					 1
#define TACNA_GP1_OP_CFG				0x00004000
#define TACNA_GP1_OP_CFG_MASK				0x00004000
#define TACNA_GP1_OP_CFG_SHIFT					14
#define TACNA_GP1_OP_CFG_WIDTH					 1
#define TACNA_GP1_DB					0x00002000
#define TACNA_GP1_DB_MASK				0x00002000
#define TACNA_GP1_DB_SHIFT					13
#define TACNA_GP1_DB_WIDTH					 1
#define TACNA_GP1_POL					0x00001000
#define TACNA_GP1_POL_MASK				0x00001000
#define TACNA_GP1_POL_SHIFT					12
#define TACNA_GP1_POL_WIDTH					 1
#define TACNA_GP1_FN_MASK				0x000007ff
#define TACNA_GP1_FN_SHIFT					 0
#define TACNA_GP1_FN_WIDTH					11

/* (0x1004) SPI1_CFG_1 */
#define TACNA_SPI1_MOSI_DRV_STR				0x00000200
#define TACNA_SPI1_MOSI_DRV_STR_MASK			0x00000200
#define TACNA_SPI1_MOSI_DRV_STR_SHIFT				 9
#define TACNA_SPI1_MOSI_DRV_STR_WIDTH				 1
#define TACNA_SPI1_MISO_DRV_STR				0x00000100
#define TACNA_SPI1_MISO_DRV_STR_MASK			0x00000100
#define TACNA_SPI1_MISO_DRV_STR_SHIFT				 8
#define TACNA_SPI1_MISO_DRV_STR_WIDTH				 1
#define TACNA_SPI1_MISO_PD				0x00000080
#define TACNA_SPI1_MISO_PD_MASK				0x00000080
#define TACNA_SPI1_MISO_PD_SHIFT				 7
#define TACNA_SPI1_MISO_PD_WIDTH				 1

/* (0x1010) CTRL_IF_CFG2 */
#define TACNA_I2C1_SDA_DRV_STR				0x00000200
#define TACNA_I2C1_SDA_DRV_STR_MASK			0x00000200
#define TACNA_I2C1_SDA_DRV_STR_SHIFT				 9
#define TACNA_I2C1_SDA_DRV_STR_WIDTH				 1

/* (0x1018) CTRL_IF_CFG3 */
#define TACNA_SPI2_SIO4_PU				0x08000000
#define TACNA_SPI2_SIO4_PU_MASK				0x08000000
#define TACNA_SPI2_SIO4_PU_SHIFT				27
#define TACNA_SPI2_SIO4_PU_WIDTH				 1
#define TACNA_SPI2_SIO4_PD				0x04000000
#define TACNA_SPI2_SIO4_PD_MASK				0x04000000
#define TACNA_SPI2_SIO4_PD_SHIFT				26
#define TACNA_SPI2_SIO4_PD_WIDTH				 1
#define TACNA_SPI2_SIO3_PU				0x02000000
#define TACNA_SPI2_SIO3_PU_MASK				0x02000000
#define TACNA_SPI2_SIO3_PU_SHIFT				25
#define TACNA_SPI2_SIO3_PU_WIDTH				 1
#define TACNA_SPI2_SIO3_PD				0x01000000
#define TACNA_SPI2_SIO3_PD_MASK				0x01000000
#define TACNA_SPI2_SIO3_PD_SHIFT				24
#define TACNA_SPI2_SIO3_PD_WIDTH				 1
#define TACNA_SPI2_SIO2_PU				0x00800000
#define TACNA_SPI2_SIO2_PU_MASK				0x00800000
#define TACNA_SPI2_SIO2_PU_SHIFT				23
#define TACNA_SPI2_SIO2_PU_WIDTH				 1
#define TACNA_SPI2_SIO2_PD				0x00400000
#define TACNA_SPI2_SIO2_PD_MASK				0x00400000
#define TACNA_SPI2_SIO2_PD_SHIFT				22
#define TACNA_SPI2_SIO2_PD_WIDTH				 1
#define TACNA_SPI2_SIO1_PU				0x00200000
#define TACNA_SPI2_SIO1_PU_MASK				0x00200000
#define TACNA_SPI2_SIO1_PU_SHIFT				21
#define TACNA_SPI2_SIO1_PU_WIDTH				 1
#define TACNA_SPI2_SIO1_PD				0x00100000
#define TACNA_SPI2_SIO1_PD_MASK				0x00100000
#define TACNA_SPI2_SIO1_PD_SHIFT				20
#define TACNA_SPI2_SIO1_PD_WIDTH				 1
#define TACNA_SPI2_SS_B_PU				0x00080000
#define TACNA_SPI2_SS_B_PU_MASK				0x00080000
#define TACNA_SPI2_SS_B_PU_SHIFT				19
#define TACNA_SPI2_SS_B_PU_WIDTH				 1
#define TACNA_SPI2_SS_B_PD				0x00040000
#define TACNA_SPI2_SS_B_PD_MASK				0x00040000
#define TACNA_SPI2_SS_B_PD_SHIFT				18
#define TACNA_SPI2_SS_B_PD_WIDTH				 1
#define TACNA_SPI2_SCK_PU				0x00020000
#define TACNA_SPI2_SCK_PU_MASK				0x00020000
#define TACNA_SPI2_SCK_PU_SHIFT					17
#define TACNA_SPI2_SCK_PU_WIDTH					 1
#define TACNA_SPI2_SCK_PD				0x00010000
#define TACNA_SPI2_SCK_PD_MASK				0x00010000
#define TACNA_SPI2_SCK_PD_SHIFT					16
#define TACNA_SPI2_SCK_PD_WIDTH					 1
#define TACNA_SPI2_SIO4_DRV_STR_MASK			0x00000c00
#define TACNA_SPI2_SIO4_DRV_STR_SHIFT				10
#define TACNA_SPI2_SIO4_DRV_STR_WIDTH				 2
#define TACNA_SPI2_SIO3_DRV_STR_MASK			0x00000300
#define TACNA_SPI2_SIO3_DRV_STR_SHIFT				 8
#define TACNA_SPI2_SIO3_DRV_STR_WIDTH				 2
#define TACNA_SPI2_SIO2_DRV_STR_MASK			0x000000c0
#define TACNA_SPI2_SIO2_DRV_STR_SHIFT				 6
#define TACNA_SPI2_SIO2_DRV_STR_WIDTH				 2
#define TACNA_SPI2_SIO1_DRV_STR_MASK			0x00000030
#define TACNA_SPI2_SIO1_DRV_STR_SHIFT				 4
#define TACNA_SPI2_SIO1_DRV_STR_WIDTH				 2
#define TACNA_SPI2_SS_B_DRV_STR_MASK			0x0000000c
#define TACNA_SPI2_SS_B_DRV_STR_SHIFT				 2
#define TACNA_SPI2_SS_B_DRV_STR_WIDTH				 2
#define TACNA_SPI2_SCK_DRV_STR_MASK			0x00000003
#define TACNA_SPI2_SCK_DRV_STR_SHIFT				 0
#define TACNA_SPI2_SCK_DRV_STR_WIDTH				 2

/* (0x1020) OUTPUT_SYS_CLK */
#define TACNA_OPCLK_EN					0x00008000
#define TACNA_OPCLK_EN_MASK				0x00008000
#define TACNA_OPCLK_EN_SHIFT					15
#define TACNA_OPCLK_EN_WIDTH					 1
#define TACNA_OPCLK_DIV_MASK				0x000000f8
#define TACNA_OPCLK_DIV_SHIFT					 3
#define TACNA_OPCLK_DIV_WIDTH					 5
#define TACNA_OPCLK_SEL_MASK				0x00000007
#define TACNA_OPCLK_SEL_SHIFT					 0
#define TACNA_OPCLK_SEL_WIDTH					 3

/* (0x1024) OUTPUT_ASYNC_CLK */
#define TACNA_OPCLK_ASYNC_EN				0x00008000
#define TACNA_OPCLK_ASYNC_EN_MASK			0x00008000
#define TACNA_OPCLK_ASYNC_EN_SHIFT				15
#define TACNA_OPCLK_ASYNC_EN_WIDTH				 1
#define TACNA_OPCLK_ASYNC_DIV_MASK			0x000000f8
#define TACNA_OPCLK_ASYNC_DIV_SHIFT				 3
#define TACNA_OPCLK_ASYNC_DIV_WIDTH				 5
#define TACNA_OPCLK_ASYNC_SEL_MASK			0x00000007
#define TACNA_OPCLK_ASYNC_SEL_SHIFT				 0
#define TACNA_OPCLK_ASYNC_SEL_WIDTH				 3

/* (0x102c) SLIMBUS_PAD_CTRL */
#define TACNA_SLIM_DATA1_DRV_STR			0x00000004
#define TACNA_SLIM_DATA1_DRV_STR_MASK			0x00000004
#define TACNA_SLIM_DATA1_DRV_STR_SHIFT				 2
#define TACNA_SLIM_DATA1_DRV_STR_WIDTH				 1
#define TACNA_SLIM_DATA0_DRV_STR			0x00000002
#define TACNA_SLIM_DATA0_DRV_STR_MASK			0x00000002
#define TACNA_SLIM_DATA0_DRV_STR_SHIFT				 1
#define TACNA_SLIM_DATA0_DRV_STR_WIDTH				 1
#define TACNA_SLIM_CLK_DRV_STR				0x00000001
#define TACNA_SLIM_CLK_DRV_STR_MASK			0x00000001
#define TACNA_SLIM_CLK_DRV_STR_SHIFT				 0
#define TACNA_SLIM_CLK_DRV_STR_WIDTH				 1

/* (0x1030) CLKGEN_PAD_CTRL */
#define TACNA_MCLK3_PD					0x00000200
#define TACNA_MCLK3_PD_MASK				0x00000200
#define TACNA_MCLK3_PD_SHIFT					 9
#define TACNA_MCLK3_PD_WIDTH					 1
#define TACNA_MCLK2_PD					0x00000100
#define TACNA_MCLK2_PD_MASK				0x00000100
#define TACNA_MCLK2_PD_SHIFT					 8
#define TACNA_MCLK2_PD_WIDTH					 1
#define TACNA_MCLK1_PD					0x00000080
#define TACNA_MCLK1_PD_MASK				0x00000080
#define TACNA_MCLK1_PD_SHIFT					 7
#define TACNA_MCLK1_PD_WIDTH					 1

/* (0x1034) DMIC_PAD_CTRL */
#define TACNA_IN2_PDMCLK_DRV_STR			0x00000200
#define TACNA_IN2_PDMCLK_DRV_STR_MASK			0x00000200
#define TACNA_IN2_PDMCLK_DRV_STR_SHIFT				 9
#define TACNA_IN2_PDMCLK_DRV_STR_WIDTH				 1
#define TACNA_IN1_PDMCLK_DRV_STR			0x00000100
#define TACNA_IN1_PDMCLK_DRV_STR_MASK			0x00000100
#define TACNA_IN1_PDMCLK_DRV_STR_SHIFT				 8
#define TACNA_IN1_PDMCLK_DRV_STR_WIDTH				 1
#define TACNA_IN2_PDMDATA_PU				0x00000080
#define TACNA_IN2_PDMDATA_PU_MASK			0x00000080
#define TACNA_IN2_PDMDATA_PU_SHIFT				 7
#define TACNA_IN2_PDMDATA_PU_WIDTH				 1
#define TACNA_IN1_PDMDATA_PU				0x00000040
#define TACNA_IN1_PDMDATA_PU_MASK			0x00000040
#define TACNA_IN1_PDMDATA_PU_SHIFT				 6
#define TACNA_IN1_PDMDATA_PU_WIDTH				 1
#define TACNA_IN2_PDMDATA_PD				0x00000020
#define TACNA_IN2_PDMDATA_PD_MASK			0x00000020
#define TACNA_IN2_PDMDATA_PD_SHIFT				 5
#define TACNA_IN2_PDMDATA_PD_WIDTH				 1
#define TACNA_IN1_PDMDATA_PD				0x00000010
#define TACNA_IN1_PDMDATA_PD_MASK			0x00000010
#define TACNA_IN1_PDMDATA_PD_SHIFT				 4
#define TACNA_IN1_PDMDATA_PD_WIDTH				 1
#define TACNA_IN2_PDMCLK_PU				0x00000008
#define TACNA_IN2_PDMCLK_PU_MASK			0x00000008
#define TACNA_IN2_PDMCLK_PU_SHIFT				 3
#define TACNA_IN2_PDMCLK_PU_WIDTH				 1
#define TACNA_IN1_PDMCLK_PU				0x00000004
#define TACNA_IN1_PDMCLK_PU_MASK			0x00000004
#define TACNA_IN1_PDMCLK_PU_SHIFT				 2
#define TACNA_IN1_PDMCLK_PU_WIDTH				 1
#define TACNA_IN2_PDMCLK_PD				0x00000002
#define TACNA_IN2_PDMCLK_PD_MASK			0x00000002
#define TACNA_IN2_PDMCLK_PD_SHIFT				 1
#define TACNA_IN2_PDMCLK_PD_WIDTH				 1
#define TACNA_IN1_PDMCLK_PD				0x00000001
#define TACNA_IN1_PDMCLK_PD_MASK			0x00000001
#define TACNA_IN1_PDMCLK_PD_SHIFT				 0
#define TACNA_IN1_PDMCLK_PD_WIDTH				 1

/* (0x1040) SOUNDWIRE_CTRL */
#define TACNA_SWIRE1_DATA1_BUS_KEEP			0x00004000
#define TACNA_SWIRE1_DATA1_BUS_KEEP_MASK		0x00004000
#define TACNA_SWIRE1_DATA1_BUS_KEEP_SHIFT			14
#define TACNA_SWIRE1_DATA1_BUS_KEEP_WIDTH			 1
#define TACNA_SWIRE1_DATA0_BUS_KEEP			0x00002000
#define TACNA_SWIRE1_DATA0_BUS_KEEP_MASK		0x00002000
#define TACNA_SWIRE1_DATA0_BUS_KEEP_SHIFT			13
#define TACNA_SWIRE1_DATA0_BUS_KEEP_WIDTH			 1
#define TACNA_SWIRE1_CLK_BUS_KEEP			0x00001000
#define TACNA_SWIRE1_CLK_BUS_KEEP_MASK			0x00001000
#define TACNA_SWIRE1_CLK_BUS_KEEP_SHIFT				12
#define TACNA_SWIRE1_CLK_BUS_KEEP_WIDTH				 1
#define TACNA_SWIRE1_DATA1_DELAY_EN			0x00000800
#define TACNA_SWIRE1_DATA1_DELAY_EN_MASK		0x00000800
#define TACNA_SWIRE1_DATA1_DELAY_EN_SHIFT			11
#define TACNA_SWIRE1_DATA1_DELAY_EN_WIDTH			 1
#define TACNA_SWIRE1_DATA0_DELAY_EN			0x00000400
#define TACNA_SWIRE1_DATA0_DELAY_EN_MASK		0x00000400
#define TACNA_SWIRE1_DATA0_DELAY_EN_SHIFT			10
#define TACNA_SWIRE1_DATA0_DELAY_EN_WIDTH			 1
#define TACNA_SWIRE1_CLK_DELAY_EN			0x00000200
#define TACNA_SWIRE1_CLK_DELAY_EN_MASK			0x00000200
#define TACNA_SWIRE1_CLK_DELAY_EN_SHIFT				 9
#define TACNA_SWIRE1_CLK_DELAY_EN_WIDTH				 1
#define TACNA_SWIRE1_DATA1_PU				0x00000100
#define TACNA_SWIRE1_DATA1_PU_MASK			0x00000100
#define TACNA_SWIRE1_DATA1_PU_SHIFT				 8
#define TACNA_SWIRE1_DATA1_PU_WIDTH				 1
#define TACNA_SWIRE1_DATA0_PU				0x00000080
#define TACNA_SWIRE1_DATA0_PU_MASK			0x00000080
#define TACNA_SWIRE1_DATA0_PU_SHIFT				 7
#define TACNA_SWIRE1_DATA0_PU_WIDTH				 1
#define TACNA_SWIRE1_CLK_PU				0x00000040
#define TACNA_SWIRE1_CLK_PU_MASK			0x00000040
#define TACNA_SWIRE1_CLK_PU_SHIFT				 6
#define TACNA_SWIRE1_CLK_PU_WIDTH				 1
#define TACNA_SWIRE1_DATA1_PD				0x00000020
#define TACNA_SWIRE1_DATA1_PD_MASK			0x00000020
#define TACNA_SWIRE1_DATA1_PD_SHIFT				 5
#define TACNA_SWIRE1_DATA1_PD_WIDTH				 1
#define TACNA_SWIRE1_DATA0_PD				0x00000010
#define TACNA_SWIRE1_DATA0_PD_MASK			0x00000010
#define TACNA_SWIRE1_DATA0_PD_SHIFT				 4
#define TACNA_SWIRE1_DATA0_PD_WIDTH				 1
#define TACNA_SWIRE1_CLK_PD				0x00000008
#define TACNA_SWIRE1_CLK_PD_MASK			0x00000008
#define TACNA_SWIRE1_CLK_PD_SHIFT				 3
#define TACNA_SWIRE1_CLK_PD_WIDTH				 1

/* (0x1044) AUXPDM_CTRL */
#define TACNA_AUXPDM3_CLK_PU				0x00200000
#define TACNA_AUXPDM3_CLK_PU_MASK			0x00200000
#define TACNA_AUXPDM3_CLK_PU_SHIFT				21
#define TACNA_AUXPDM3_CLK_PU_WIDTH				 1
#define TACNA_AUXPDM3_CLK_PD				0x00100000
#define TACNA_AUXPDM3_CLK_PD_MASK			0x00100000
#define TACNA_AUXPDM3_CLK_PD_SHIFT				20
#define TACNA_AUXPDM3_CLK_PD_WIDTH				 1
#define TACNA_AUXPDM2_CLK_PU				0x00080000
#define TACNA_AUXPDM2_CLK_PU_MASK			0x00080000
#define TACNA_AUXPDM2_CLK_PU_SHIFT				19
#define TACNA_AUXPDM2_CLK_PU_WIDTH				 1
#define TACNA_AUXPDM2_CLK_PD				0x00040000
#define TACNA_AUXPDM2_CLK_PD_MASK			0x00040000
#define TACNA_AUXPDM2_CLK_PD_SHIFT				18
#define TACNA_AUXPDM2_CLK_PD_WIDTH				 1
#define TACNA_AUXPDM1_CLK_PU				0x00020000
#define TACNA_AUXPDM1_CLK_PU_MASK			0x00020000
#define TACNA_AUXPDM1_CLK_PU_SHIFT				17
#define TACNA_AUXPDM1_CLK_PU_WIDTH				 1
#define TACNA_AUXPDM1_CLK_PD				0x00010000
#define TACNA_AUXPDM1_CLK_PD_MASK			0x00010000
#define TACNA_AUXPDM1_CLK_PD_SHIFT				16
#define TACNA_AUXPDM1_CLK_PD_WIDTH				 1
#define TACNA_AUXPDM3_CLK_DRV_STR			0x00000020
#define TACNA_AUXPDM3_CLK_DRV_STR_MASK			0x00000020
#define TACNA_AUXPDM3_CLK_DRV_STR_SHIFT				 5
#define TACNA_AUXPDM3_CLK_DRV_STR_WIDTH				 1
#define TACNA_AUXPDM3_DOUT_DRV_STR			0x00000010
#define TACNA_AUXPDM3_DOUT_DRV_STR_MASK			0x00000010
#define TACNA_AUXPDM3_DOUT_DRV_STR_SHIFT			 4
#define TACNA_AUXPDM3_DOUT_DRV_STR_WIDTH			 1
#define TACNA_AUXPDM2_CLK_DRV_STR			0x00000008
#define TACNA_AUXPDM2_CLK_DRV_STR_MASK			0x00000008
#define TACNA_AUXPDM2_CLK_DRV_STR_SHIFT				 3
#define TACNA_AUXPDM2_CLK_DRV_STR_WIDTH				 1
#define TACNA_AUXPDM2_DOUT_DRV_STR			0x00000004
#define TACNA_AUXPDM2_DOUT_DRV_STR_MASK			0x00000004
#define TACNA_AUXPDM2_DOUT_DRV_STR_SHIFT			 2
#define TACNA_AUXPDM2_DOUT_DRV_STR_WIDTH			 1
#define TACNA_AUXPDM1_CLK_DRV_STR			0x00000002
#define TACNA_AUXPDM1_CLK_DRV_STR_MASK			0x00000002
#define TACNA_AUXPDM1_CLK_DRV_STR_SHIFT				 1
#define TACNA_AUXPDM1_CLK_DRV_STR_WIDTH				 1
#define TACNA_AUXPDM1_DOUT_DRV_STR			0x00000001
#define TACNA_AUXPDM1_DOUT_DRV_STR_MASK			0x00000001
#define TACNA_AUXPDM1_DOUT_DRV_STR_SHIFT			 0
#define TACNA_AUXPDM1_DOUT_DRV_STR_WIDTH			 1

/* (0x1048) ASP1_DSD_CTRL */
#define TACNA_DSD1_IF_SEL				0x00008000
#define TACNA_DSD1_IF_SEL_MASK				0x00008000
#define TACNA_DSD1_IF_SEL_SHIFT					15
#define TACNA_DSD1_IF_SEL_WIDTH					 1
#define TACNA_ASP1_DOUT_DRV_STR				0x00000800
#define TACNA_ASP1_DOUT_DRV_STR_MASK			0x00000800
#define TACNA_ASP1_DOUT_DRV_STR_SHIFT				11
#define TACNA_ASP1_DOUT_DRV_STR_WIDTH				 1
#define TACNA_ASP1_DIN_DRV_STR				0x00000400
#define TACNA_ASP1_DIN_DRV_STR_MASK			0x00000400
#define TACNA_ASP1_DIN_DRV_STR_SHIFT				10
#define TACNA_ASP1_DIN_DRV_STR_WIDTH				 1
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_DRV_STR		0x00000200
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_DRV_STR_MASK	0x00000200
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_DRV_STR_SHIFT		 9
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_DRV_STR_WIDTH		 1
#define TACNA_ASP1_BCLK_DSD_CLK_2_DRV_STR		0x00000100
#define TACNA_ASP1_BCLK_DSD_CLK_2_DRV_STR_MASK		0x00000100
#define TACNA_ASP1_BCLK_DSD_CLK_2_DRV_STR_SHIFT			 8
#define TACNA_ASP1_BCLK_DSD_CLK_2_DRV_STR_WIDTH			 1
#define TACNA_ASP1_DSD_SEL				0x00000040
#define TACNA_ASP1_DSD_SEL_MASK				0x00000040
#define TACNA_ASP1_DSD_SEL_SHIFT				 6
#define TACNA_ASP1_DSD_SEL_WIDTH				 1
#define TACNA_ASP1_DIN_DSD_DIN2_2_PU			0x00000020
#define TACNA_ASP1_DIN_DSD_DIN2_2_PU_MASK		0x00000020
#define TACNA_ASP1_DIN_DSD_DIN2_2_PU_SHIFT			 5
#define TACNA_ASP1_DIN_DSD_DIN2_2_PU_WIDTH			 1
#define TACNA_ASP1_DIN_DSD_DIN2_2_PD			0x00000010
#define TACNA_ASP1_DIN_DSD_DIN2_2_PD_MASK		0x00000010
#define TACNA_ASP1_DIN_DSD_DIN2_2_PD_SHIFT			 4
#define TACNA_ASP1_DIN_DSD_DIN2_2_PD_WIDTH			 1
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PU			0x00000008
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PU_MASK		0x00000008
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PU_SHIFT			 3
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PU_WIDTH			 1
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PD			0x00000004
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PD_MASK		0x00000004
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PD_SHIFT			 2
#define TACNA_ASP1_FSYNC_DSD_DIN1_2_PD_WIDTH			 1
#define TACNA_ASP1_BCLK_DSD_CLK_2_PU			0x00000002
#define TACNA_ASP1_BCLK_DSD_CLK_2_PU_MASK		0x00000002
#define TACNA_ASP1_BCLK_DSD_CLK_2_PU_SHIFT			 1
#define TACNA_ASP1_BCLK_DSD_CLK_2_PU_WIDTH			 1
#define TACNA_ASP1_BCLK_DSD_CLK_2_PD			0x00000001
#define TACNA_ASP1_BCLK_DSD_CLK_2_PD_MASK		0x00000001
#define TACNA_ASP1_BCLK_DSD_CLK_2_PD_SHIFT			 0
#define TACNA_ASP1_BCLK_DSD_CLK_2_PD_WIDTH			 1

/* (0x105c) AUXPDM_CTRL2 */
#define TACNA_AUXPDMDAT2_SRC_MASK			0x000000f0
#define TACNA_AUXPDMDAT2_SRC_SHIFT				 4
#define TACNA_AUXPDMDAT2_SRC_WIDTH				 4
#define TACNA_AUXPDMDAT1_SRC_MASK			0x0000000f
#define TACNA_AUXPDMDAT1_SRC_SHIFT				 0
#define TACNA_AUXPDMDAT1_SRC_WIDTH				 4

/* (0x104c) OUTPUT_DSP_CLK */
#define TACNA_OPCLK_DSP_EN				0x00008000
#define TACNA_OPCLK_DSP_EN_MASK				0x00008000
#define TACNA_OPCLK_DSP_EN_SHIFT				15
#define TACNA_OPCLK_DSP_EN_WIDTH				 1
#define TACNA_OPCLK_DSP_DIV_MASK			0x000000f8
#define TACNA_OPCLK_DSP_DIV_SHIFT				 3
#define TACNA_OPCLK_DSP_DIV_WIDTH				 5
#define TACNA_OPCLK_DSP_SEL_MASK			0x00000007
#define TACNA_OPCLK_DSP_SEL_SHIFT				 0
#define TACNA_OPCLK_DSP_SEL_WIDTH				 3

/* (0x1054) SPI2_CFG_1 */
#define TACNA_SPI2_MOSI_DRV_STR				0x00000200
#define TACNA_SPI2_MOSI_DRV_STR_MASK			0x00000200
#define TACNA_SPI2_MOSI_DRV_STR_SHIFT				 9
#define TACNA_SPI2_MOSI_DRV_STR_WIDTH				 1
#define TACNA_SPI2_MISO_DRV_STR				0x00000100
#define TACNA_SPI2_MISO_DRV_STR_MASK			0x00000100
#define TACNA_SPI2_MISO_DRV_STR_SHIFT				 8
#define TACNA_SPI2_MISO_DRV_STR_WIDTH				 1
#define TACNA_SPI2_MISO_PD				0x00000080
#define TACNA_SPI2_MISO_PD_MASK				0x00000080
#define TACNA_SPI2_MISO_PD_SHIFT				 7
#define TACNA_SPI2_MISO_PD_WIDTH				 1

/* (0x1060) OUTPUT_AO_CLK */
#define TACNA_OPCLK_AO_EN				0x00008000
#define TACNA_OPCLK_AO_EN_MASK				0x00008000
#define TACNA_OPCLK_AO_EN_SHIFT					15
#define TACNA_OPCLK_AO_EN_WIDTH					 1
#define TACNA_OPCLK_AO_DIV_MASK				0x000000f8
#define TACNA_OPCLK_AO_DIV_SHIFT				 3
#define TACNA_OPCLK_AO_DIV_WIDTH				 5
#define TACNA_OPCLK_AO_SEL_MASK				0x00000007
#define TACNA_OPCLK_AO_SEL_SHIFT				 0
#define TACNA_OPCLK_AO_SEL_WIDTH				 3

/* (0x1400) CLOCK32K */
#define TACNA_CLK_32K_EN				0x00000040
#define TACNA_CLK_32K_EN_MASK				0x00000040
#define TACNA_CLK_32K_EN_SHIFT					 6
#define TACNA_CLK_32K_EN_WIDTH					 1
#define TACNA_CLK_32K_SRC_MASK				0x00000003
#define TACNA_CLK_32K_SRC_SHIFT					 0
#define TACNA_CLK_32K_SRC_WIDTH					 2

/* (0x1404) SYSTEM_CLOCK1 */
#define TACNA_SYSCLK_FRAC				0x00008000
#define TACNA_SYSCLK_FRAC_MASK				0x00008000
#define TACNA_SYSCLK_FRAC_SHIFT					15
#define TACNA_SYSCLK_FRAC_WIDTH					 1
#define TACNA_SYSCLK_FREQ_MASK				0x00000700
#define TACNA_SYSCLK_FREQ_SHIFT					 8
#define TACNA_SYSCLK_FREQ_WIDTH					 3
#define TACNA_SYSCLK_EN					0x00000040
#define TACNA_SYSCLK_EN_MASK				0x00000040
#define TACNA_SYSCLK_EN_SHIFT					 6
#define TACNA_SYSCLK_EN_WIDTH					 1
#define TACNA_SYSCLK_SRC_MASK				0x0000001f
#define TACNA_SYSCLK_SRC_SHIFT					 0
#define TACNA_SYSCLK_SRC_WIDTH					 5

/* (0x1408) SYSTEM_CLOCK2 */
#define TACNA_SYSCLK_FREQ_STS_MASK			0x00000700
#define TACNA_SYSCLK_FREQ_STS_SHIFT				 8
#define TACNA_SYSCLK_FREQ_STS_WIDTH				 3
#define TACNA_SYSCLK_STS				0x00000040
#define TACNA_SYSCLK_STS_MASK				0x00000040
#define TACNA_SYSCLK_STS_SHIFT					 6
#define TACNA_SYSCLK_STS_WIDTH					 1
#define TACNA_SYSCLK_SRC_STS_MASK			0x0000001f
#define TACNA_SYSCLK_SRC_STS_SHIFT				 0
#define TACNA_SYSCLK_SRC_STS_WIDTH				 5

/* (0x1418) SYSTEM_CLOCK6 */
#define TACNA_SYS_FRAME_SLV_MASK			0x00000003
#define TACNA_SYS_FRAME_SLV_SHIFT				 0
#define TACNA_SYS_FRAME_SLV_WIDTH				 2

/* (0x1420) SAMPLE_RATE1 */
#define TACNA_SAMPLE_RATE_1_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_1_SHIFT				 0
#define TACNA_SAMPLE_RATE_1_WIDTH				 5

/* (0x1424) SAMPLE_RATE2 */
#define TACNA_SAMPLE_RATE_2_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_2_SHIFT				 0
#define TACNA_SAMPLE_RATE_2_WIDTH				 5

/* (0x1428) SAMPLE_RATE3 */
#define TACNA_SAMPLE_RATE_3_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_3_SHIFT				 0
#define TACNA_SAMPLE_RATE_3_WIDTH				 5

/* (0x142c) SAMPLE_RATE4 */
#define TACNA_SAMPLE_RATE_4_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_4_SHIFT				 0
#define TACNA_SAMPLE_RATE_4_WIDTH				 5

/* (0x1440) SAMPLE_RATE_STATUS1 */
#define TACNA_SAMPLE_RATE_1_STS_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_1_STS_SHIFT				 0
#define TACNA_SAMPLE_RATE_1_STS_WIDTH				 5

/* (0x1444) SAMPLE_RATE_STATUS2 */
#define TACNA_SAMPLE_RATE_2_STS_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_2_STS_SHIFT				 0
#define TACNA_SAMPLE_RATE_2_STS_WIDTH				 5

/* (0x1448) SAMPLE_RATE_STATUS3 */
#define TACNA_SAMPLE_RATE_3_STS_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_3_STS_SHIFT				 0
#define TACNA_SAMPLE_RATE_3_STS_WIDTH				 5

/* (0x144c) SAMPLE_RATE_STATUS4 */
#define TACNA_SAMPLE_RATE_4_STS_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_4_STS_SHIFT				 0
#define TACNA_SAMPLE_RATE_4_STS_WIDTH				 5

/* (0x1460) ASYNC_CLOCK1 */
#define TACNA_ASYNC_CLK_FREQ_MASK			0x00000700
#define TACNA_ASYNC_CLK_FREQ_SHIFT				 8
#define TACNA_ASYNC_CLK_FREQ_WIDTH				 3
#define TACNA_ASYNC_CLK_EN				0x00000040
#define TACNA_ASYNC_CLK_EN_MASK				0x00000040
#define TACNA_ASYNC_CLK_EN_SHIFT				 6
#define TACNA_ASYNC_CLK_EN_WIDTH				 1
#define TACNA_ASYNC_CLK_SRC_MASK			0x0000001f
#define TACNA_ASYNC_CLK_SRC_SHIFT				 0
#define TACNA_ASYNC_CLK_SRC_WIDTH				 5

/* (0x1464) ASYNC_CLOCK2 */
#define TACNA_ASYNC_CLK_FREQ_STS_MASK			0x00000700
#define TACNA_ASYNC_CLK_FREQ_STS_SHIFT				 8
#define TACNA_ASYNC_CLK_FREQ_STS_WIDTH				 3
#define TACNA_ASYNC_CLK_STS				0x00000040
#define TACNA_ASYNC_CLK_STS_MASK			0x00000040
#define TACNA_ASYNC_CLK_STS_SHIFT				 6
#define TACNA_ASYNC_CLK_STS_WIDTH				 1
#define TACNA_ASYNC_CLK_SRC_STS_MASK			0x0000001f
#define TACNA_ASYNC_CLK_SRC_STS_SHIFT				 0
#define TACNA_ASYNC_CLK_SRC_STS_WIDTH				 5

/* (0x1470) ASYNC_CLOCK5 */
#define TACNA_ASYNC_FRAME_SLV_MASK			0x00000003
#define TACNA_ASYNC_FRAME_SLV_SHIFT				 0
#define TACNA_ASYNC_FRAME_SLV_WIDTH				 2

/* (0x1480) ASYNC_SAMPLE_RATE1 */
#define TACNA_ASYNC_SAMPLE_RATE_1_MASK			0x0000001f
#define TACNA_ASYNC_SAMPLE_RATE_1_SHIFT				 0
#define TACNA_ASYNC_SAMPLE_RATE_1_WIDTH				 5

/* (0x1484) ASYNC_SAMPLE_RATE2 */
#define TACNA_ASYNC_SAMPLE_RATE_2_MASK			0x0000001f
#define TACNA_ASYNC_SAMPLE_RATE_2_SHIFT				 0
#define TACNA_ASYNC_SAMPLE_RATE_2_WIDTH				 5

/* (0x14a0) ASYNC_SAMPLE_RATE_STATUS1 */
#define TACNA_ASYNC_SAMPLE_RATE_1_STS_MASK		0x0000001f
#define TACNA_ASYNC_SAMPLE_RATE_1_STS_SHIFT			 0
#define TACNA_ASYNC_SAMPLE_RATE_1_STS_WIDTH			 5

/* (0x14a4) ASYNC_SAMPLE_RATE_STATUS2 */
#define TACNA_ASYNC_SAMPLE_RATE_2_STS_MASK		0x0000001f
#define TACNA_ASYNC_SAMPLE_RATE_2_STS_SHIFT			 0
#define TACNA_ASYNC_SAMPLE_RATE_2_STS_WIDTH			 5

/* (0x1510) DSP_CLOCK1 */
#define TACNA_DSP_CLK_FREQ_MASK				0xffff0000
#define TACNA_DSP_CLK_FREQ_SHIFT				16
#define TACNA_DSP_CLK_FREQ_WIDTH				16
#define TACNA_DSP_CLK_EN				0x00000040
#define TACNA_DSP_CLK_EN_MASK				0x00000040
#define TACNA_DSP_CLK_EN_SHIFT					 6
#define TACNA_DSP_CLK_EN_WIDTH					 1
#define TACNA_DSP_CLK_SRC_MASK				0x0000001f
#define TACNA_DSP_CLK_SRC_SHIFT					 0
#define TACNA_DSP_CLK_SRC_WIDTH					 5

/* (0x1514) DSP_CLOCK2 */
#define TACNA_DSP_AO_FREQ_MASK				0x0000ffff
#define TACNA_DSP_AO_FREQ_SHIFT					 0
#define TACNA_DSP_AO_FREQ_WIDTH					16

/* (0x151c) DSP_CLOCK3 */
#define TACNA_DSP_CLK_FREQ_STS_MASK			0x0000ffff
#define TACNA_DSP_CLK_FREQ_STS_SHIFT				 0
#define TACNA_DSP_CLK_FREQ_STS_WIDTH				16

/* (0x1520) DSP_CLOCK4 */
#define TACNA_DSP_CLK_STS				0x00000040
#define TACNA_DSP_CLK_STS_MASK				0x00000040
#define TACNA_DSP_CLK_STS_SHIFT					 6
#define TACNA_DSP_CLK_STS_WIDTH					 1
#define TACNA_DSP_CLK_SRC_STS_MASK			0x0000001f
#define TACNA_DSP_CLK_SRC_STS_SHIFT				 0
#define TACNA_DSP_CLK_SRC_STS_WIDTH				 5

/* (0x1530) RATE_ESTIMATOR1 */
#define TACNA_TRIG_ON_STARTUP				0x00000010
#define TACNA_TRIG_ON_STARTUP_MASK			0x00000010
#define TACNA_TRIG_ON_STARTUP_SHIFT				 4
#define TACNA_TRIG_ON_STARTUP_WIDTH				 1
#define TACNA_FSYNC_SRC_MASK				0x0000000e
#define TACNA_FSYNC_SRC_SHIFT					 1
#define TACNA_FSYNC_SRC_WIDTH					 3
#define TACNA_RATE_EST_EN				0x00000001
#define TACNA_RATE_EST_EN_MASK				0x00000001
#define TACNA_RATE_EST_EN_SHIFT					 0
#define TACNA_RATE_EST_EN_WIDTH					 1

/* (0x1534) RATE_ESTIMATOR2 */
#define TACNA_SAMPLE_RATE_DETECT_A_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_DETECT_A_SHIFT			 0
#define TACNA_SAMPLE_RATE_DETECT_A_WIDTH			 5

/* (0x1538) RATE_ESTIMATOR3 */
#define TACNA_SAMPLE_RATE_DETECT_B_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_DETECT_B_SHIFT			 0
#define TACNA_SAMPLE_RATE_DETECT_B_WIDTH			 5

/* (0x153c) RATE_ESTIMATOR4 */
#define TACNA_SAMPLE_RATE_DETECT_C_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_DETECT_C_SHIFT			 0
#define TACNA_SAMPLE_RATE_DETECT_C_WIDTH			 5

/* (0x1540) RATE_ESTIMATOR5 */
#define TACNA_SAMPLE_RATE_DETECT_D_MASK			0x0000001f
#define TACNA_SAMPLE_RATE_DETECT_D_SHIFT			 0
#define TACNA_SAMPLE_RATE_DETECT_D_WIDTH			 5

/* (0x1c00) FLL1_CONTROL1 */
#define TACNA_FLL1_CTRL_UPD				0x00000004
#define TACNA_FLL1_CTRL_UPD_MASK			0x00000004
#define TACNA_FLL1_CTRL_UPD_SHIFT				 2
#define TACNA_FLL1_CTRL_UPD_WIDTH				 1
#define TACNA_FLL1_HOLD					0x00000002
#define TACNA_FLL1_HOLD_MASK				0x00000002
#define TACNA_FLL1_HOLD_SHIFT					 1
#define TACNA_FLL1_HOLD_WIDTH					 1
#define TACNA_FLL1_EN					0x00000001
#define TACNA_FLL1_EN_MASK				0x00000001
#define TACNA_FLL1_EN_SHIFT					 0
#define TACNA_FLL1_EN_WIDTH					 1

/* (0x1c04) FLL1_CONTROL2 */
#define TACNA_FLL1_LOCKDET_THR_MASK			0xf0000000
#define TACNA_FLL1_LOCKDET_THR_SHIFT				28
#define TACNA_FLL1_LOCKDET_THR_WIDTH				 4
#define TACNA_FLL1_LOCKDET				0x08000000
#define TACNA_FLL1_LOCKDET_MASK				0x08000000
#define TACNA_FLL1_LOCKDET_SHIFT				27
#define TACNA_FLL1_LOCKDET_WIDTH				 1
#define TACNA_FLL1_CLK_VCO_FAST_SRC_MASK		0x03000000
#define TACNA_FLL1_CLK_VCO_FAST_SRC_SHIFT			24
#define TACNA_FLL1_CLK_VCO_FAST_SRC_WIDTH			 2
#define TACNA_FLL1_PHASEDET				0x00400000
#define TACNA_FLL1_PHASEDET_MASK			0x00400000
#define TACNA_FLL1_PHASEDET_SHIFT				22
#define TACNA_FLL1_PHASEDET_WIDTH				 1
#define TACNA_FLL1_REFDET				0x00200000
#define TACNA_FLL1_REFDET_MASK				0x00200000
#define TACNA_FLL1_REFDET_SHIFT					21
#define TACNA_FLL1_REFDET_WIDTH					 1
#define TACNA_FLL1_REFCLK_DIV_MASK			0x00030000
#define TACNA_FLL1_REFCLK_DIV_SHIFT				16
#define TACNA_FLL1_REFCLK_DIV_WIDTH				 2
#define TACNA_FLL1_REFCLK_SRC_MASK			0x0000f000
#define TACNA_FLL1_REFCLK_SRC_SHIFT				12
#define TACNA_FLL1_REFCLK_SRC_WIDTH				 4
#define TACNA_FLL1_N_MASK				0x000003ff
#define TACNA_FLL1_N_SHIFT					 0
#define TACNA_FLL1_N_WIDTH					10

/* (0x1c08) FLL1_CONTROL3 */
#define TACNA_FLL1_LAMBDA_MASK				0xffff0000
#define TACNA_FLL1_LAMBDA_SHIFT					16
#define TACNA_FLL1_LAMBDA_WIDTH					16
#define TACNA_FLL1_THETA_MASK				0x0000ffff
#define TACNA_FLL1_THETA_SHIFT					 0
#define TACNA_FLL1_THETA_WIDTH					16

/* (0x1c0c) FLL1_CONTROL4 */
#define TACNA_FLL1_PD_GAIN_FINE_MASK			0xf0000000
#define TACNA_FLL1_PD_GAIN_FINE_SHIFT				28
#define TACNA_FLL1_PD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL1_PD_GAIN_COARSE_MASK			0x0f000000
#define TACNA_FLL1_PD_GAIN_COARSE_SHIFT				24
#define TACNA_FLL1_PD_GAIN_COARSE_WIDTH				 4
#define TACNA_FLL1_FD_GAIN_FINE_MASK			0x00f00000
#define TACNA_FLL1_FD_GAIN_FINE_SHIFT				20
#define TACNA_FLL1_FD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL1_FD_GAIN_COARSE_MASK			0x000f0000
#define TACNA_FLL1_FD_GAIN_COARSE_SHIFT				16
#define TACNA_FLL1_FD_GAIN_COARSE_WIDTH				 4
#define TACNA_FLL1_INTEG_DLY_MODE			0x00004000
#define TACNA_FLL1_INTEG_DLY_MODE_MASK			0x00004000
#define TACNA_FLL1_INTEG_DLY_MODE_SHIFT				14
#define TACNA_FLL1_INTEG_DLY_MODE_WIDTH				 1
#define TACNA_FLL1_HP_MASK				0x00003000
#define TACNA_FLL1_HP_SHIFT					12
#define TACNA_FLL1_HP_WIDTH					 2
#define TACNA_FLL1_FB_DIV_MASK				0x000003ff
#define TACNA_FLL1_FB_DIV_SHIFT					 0
#define TACNA_FLL1_FB_DIV_WIDTH					10

/* (0x1c10) FLL1_CONTROL5 */
#define TACNA_FLL1_FRC_INTEG_UPD			0x00008000
#define TACNA_FLL1_FRC_INTEG_UPD_MASK			0x00008000
#define TACNA_FLL1_FRC_INTEG_UPD_SHIFT				15
#define TACNA_FLL1_FRC_INTEG_UPD_WIDTH				 1
#define TACNA_FLL1_FRC_INTEG_VAL_MASK			0x00003fff
#define TACNA_FLL1_FRC_INTEG_VAL_SHIFT				 0
#define TACNA_FLL1_FRC_INTEG_VAL_WIDTH				14

/* (0x1c14) FLL1_CONTROL6 */
#define TACNA_FLL1_INTEG_VALID				0x00008000
#define TACNA_FLL1_INTEG_VALID_MASK			0x00008000
#define TACNA_FLL1_INTEG_VALID_SHIFT				15
#define TACNA_FLL1_INTEG_VALID_WIDTH				 1
#define TACNA_FLL1_INTEG_MASK				0x00003fff
#define TACNA_FLL1_INTEG_SHIFT					 0
#define TACNA_FLL1_INTEG_WIDTH					14

/* (0x1c18) FLL1_CONTROL7 */
#define TACNA_FLL1_PROTECT_EN				0x00000001
#define TACNA_FLL1_PROTECT_EN_MASK			0x00000001
#define TACNA_FLL1_PROTECT_EN_SHIFT				 0
#define TACNA_FLL1_PROTECT_EN_WIDTH				 1

/* (0x1c34) FLL1_DIGITAL_TEST2 */
#define TACNA_FLL1_FB_DIV_SDM_ORD2_EN			0x00000400
#define TACNA_FLL1_FB_DIV_SDM_ORD2_EN_MASK		0x00000400
#define TACNA_FLL1_FB_DIV_SDM_ORD2_EN_SHIFT			10
#define TACNA_FLL1_FB_DIV_SDM_ORD2_EN_WIDTH			 1

/* (0x1ca0) FLL1_GPIO_CLOCK */
#define TACNA_FLL1_GPCLK_SRC_MASK			0x00000c00
#define TACNA_FLL1_GPCLK_SRC_SHIFT				10
#define TACNA_FLL1_GPCLK_SRC_WIDTH				 2
#define TACNA_FLL1_GPCLK_DIV_MASK			0x000000fe
#define TACNA_FLL1_GPCLK_DIV_SHIFT				 1
#define TACNA_FLL1_GPCLK_DIV_WIDTH				 7
#define TACNA_FLL1_GPCLK_EN				0x00000001
#define TACNA_FLL1_GPCLK_EN_MASK			0x00000001
#define TACNA_FLL1_GPCLK_EN_SHIFT				 0
#define TACNA_FLL1_GPCLK_EN_WIDTH				 1

/* (0x1d00) FLL2_CONTROL1 */
#define TACNA_FLL2_CTRL_UPD				0x00000004
#define TACNA_FLL2_CTRL_UPD_MASK			0x00000004
#define TACNA_FLL2_CTRL_UPD_SHIFT				 2
#define TACNA_FLL2_CTRL_UPD_WIDTH				 1
#define TACNA_FLL2_HOLD					0x00000002
#define TACNA_FLL2_HOLD_MASK				0x00000002
#define TACNA_FLL2_HOLD_SHIFT					 1
#define TACNA_FLL2_HOLD_WIDTH					 1
#define TACNA_FLL2_EN					0x00000001
#define TACNA_FLL2_EN_MASK				0x00000001
#define TACNA_FLL2_EN_SHIFT					 0
#define TACNA_FLL2_EN_WIDTH					 1

/* (0x1d04) FLL2_CONTROL2 */
#define TACNA_FLL2_LOCKDET_THR_MASK			0xf0000000
#define TACNA_FLL2_LOCKDET_THR_SHIFT				28
#define TACNA_FLL2_LOCKDET_THR_WIDTH				 4
#define TACNA_FLL2_LOCKDET				0x08000000
#define TACNA_FLL2_LOCKDET_MASK				0x08000000
#define TACNA_FLL2_LOCKDET_SHIFT				27
#define TACNA_FLL2_LOCKDET_WIDTH				 1
#define TACNA_FLL2_CLK_VCO_FAST_SRC_MASK		0x03000000
#define TACNA_FLL2_CLK_VCO_FAST_SRC_SHIFT			24
#define TACNA_FLL2_CLK_VCO_FAST_SRC_WIDTH			 2
#define TACNA_FLL2_PHASEDET				0x00400000
#define TACNA_FLL2_PHASEDET_MASK			0x00400000
#define TACNA_FLL2_PHASEDET_SHIFT				22
#define TACNA_FLL2_PHASEDET_WIDTH				 1
#define TACNA_FLL2_REFDET				0x00200000
#define TACNA_FLL2_REFDET_MASK				0x00200000
#define TACNA_FLL2_REFDET_SHIFT					21
#define TACNA_FLL2_REFDET_WIDTH					 1
#define TACNA_FLL2_REFCLK_DIV_MASK			0x00030000
#define TACNA_FLL2_REFCLK_DIV_SHIFT				16
#define TACNA_FLL2_REFCLK_DIV_WIDTH				 2
#define TACNA_FLL2_REFCLK_SRC_MASK			0x0000f000
#define TACNA_FLL2_REFCLK_SRC_SHIFT				12
#define TACNA_FLL2_REFCLK_SRC_WIDTH				 4
#define TACNA_FLL2_N_MASK				0x000003ff
#define TACNA_FLL2_N_SHIFT					 0
#define TACNA_FLL2_N_WIDTH					10

/* (0x1d08) FLL2_CONTROL3 */
#define TACNA_FLL2_LAMBDA_MASK				0xffff0000
#define TACNA_FLL2_LAMBDA_SHIFT					16
#define TACNA_FLL2_LAMBDA_WIDTH					16
#define TACNA_FLL2_THETA_MASK				0x0000ffff
#define TACNA_FLL2_THETA_SHIFT					 0
#define TACNA_FLL2_THETA_WIDTH					16

/* (0x1d0c) FLL2_CONTROL4 */
#define TACNA_FLL2_PD_GAIN_FINE_MASK			0xf0000000
#define TACNA_FLL2_PD_GAIN_FINE_SHIFT				28
#define TACNA_FLL2_PD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL2_PD_GAIN_COARSE_MASK			0x0f000000
#define TACNA_FLL2_PD_GAIN_COARSE_SHIFT				24
#define TACNA_FLL2_PD_GAIN_COARSE_WIDTH				 4
#define TACNA_FLL2_FD_GAIN_FINE_MASK			0x00f00000
#define TACNA_FLL2_FD_GAIN_FINE_SHIFT				20
#define TACNA_FLL2_FD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL2_FD_GAIN_COARSE_MASK			0x000f0000
#define TACNA_FLL2_FD_GAIN_COARSE_SHIFT				16
#define TACNA_FLL2_FD_GAIN_COARSE_WIDTH				 4
#define TACNA_FLL2_INTEG_DLY_MODE			0x00004000
#define TACNA_FLL2_INTEG_DLY_MODE_MASK			0x00004000
#define TACNA_FLL2_INTEG_DLY_MODE_SHIFT				14
#define TACNA_FLL2_INTEG_DLY_MODE_WIDTH				 1
#define TACNA_FLL2_HP_MASK				0x00003000
#define TACNA_FLL2_HP_SHIFT					12
#define TACNA_FLL2_HP_WIDTH					 2
#define TACNA_FLL2_FB_DIV_MASK				0x000003ff
#define TACNA_FLL2_FB_DIV_SHIFT					 0
#define TACNA_FLL2_FB_DIV_WIDTH					10

/* (0x1d10) FLL2_CONTROL5 */
#define TACNA_FLL2_FRC_INTEG_UPD			0x00008000
#define TACNA_FLL2_FRC_INTEG_UPD_MASK			0x00008000
#define TACNA_FLL2_FRC_INTEG_UPD_SHIFT				15
#define TACNA_FLL2_FRC_INTEG_UPD_WIDTH				 1
#define TACNA_FLL2_FRC_INTEG_VAL_MASK			0x00003fff
#define TACNA_FLL2_FRC_INTEG_VAL_SHIFT				 0
#define TACNA_FLL2_FRC_INTEG_VAL_WIDTH				14

/* (0x1d14) FLL2_CONTROL6 */
#define TACNA_FLL2_INTEG_VALID				0x00008000
#define TACNA_FLL2_INTEG_VALID_MASK			0x00008000
#define TACNA_FLL2_INTEG_VALID_SHIFT				15
#define TACNA_FLL2_INTEG_VALID_WIDTH				 1
#define TACNA_FLL2_INTEG_MASK				0x00003fff
#define TACNA_FLL2_INTEG_SHIFT					 0
#define TACNA_FLL2_INTEG_WIDTH					14

/* (0x1d18) FLL2_CONTROL7 */
#define TACNA_FLL2_PROTECT_EN				0x00000001
#define TACNA_FLL2_PROTECT_EN_MASK			0x00000001
#define TACNA_FLL2_PROTECT_EN_SHIFT				 0
#define TACNA_FLL2_PROTECT_EN_WIDTH				 1

/* (0x1da0) FLL2_GPIO_CLOCK */
#define TACNA_FLL2_GPCLK_SRC_MASK			0x00000c00
#define TACNA_FLL2_GPCLK_SRC_SHIFT				10
#define TACNA_FLL2_GPCLK_SRC_WIDTH				 2
#define TACNA_FLL2_GPCLK_DIV_MASK			0x000000fe
#define TACNA_FLL2_GPCLK_DIV_SHIFT				 1
#define TACNA_FLL2_GPCLK_DIV_WIDTH				 7
#define TACNA_FLL2_GPCLK_EN				0x00000001
#define TACNA_FLL2_GPCLK_EN_MASK			0x00000001
#define TACNA_FLL2_GPCLK_EN_SHIFT				 0
#define TACNA_FLL2_GPCLK_EN_WIDTH				 1

/* (0x1e00) FLL3_CONTROL1 */
#define TACNA_FLL3_CTRL_UPD				0x00000004
#define TACNA_FLL3_CTRL_UPD_MASK			0x00000004
#define TACNA_FLL3_CTRL_UPD_SHIFT				 2
#define TACNA_FLL3_CTRL_UPD_WIDTH				 1
#define TACNA_FLL3_HOLD					0x00000002
#define TACNA_FLL3_HOLD_MASK				0x00000002
#define TACNA_FLL3_HOLD_SHIFT					 1
#define TACNA_FLL3_HOLD_WIDTH					 1
#define TACNA_FLL3_EN					0x00000001
#define TACNA_FLL3_EN_MASK				0x00000001
#define TACNA_FLL3_EN_SHIFT					 0
#define TACNA_FLL3_EN_WIDTH					 1

/* (0x1e04) FLL3_CONTROL2 */
#define TACNA_FLL3_LOCKDET_THR_MASK			0xf0000000
#define TACNA_FLL3_LOCKDET_THR_SHIFT				28
#define TACNA_FLL3_LOCKDET_THR_WIDTH				 4
#define TACNA_FLL3_LOCKDET				0x08000000
#define TACNA_FLL3_LOCKDET_MASK				0x08000000
#define TACNA_FLL3_LOCKDET_SHIFT				27
#define TACNA_FLL3_LOCKDET_WIDTH				 1
#define TACNA_FLL3_CLK_VCO_FAST_SRC_MASK		0x03000000
#define TACNA_FLL3_CLK_VCO_FAST_SRC_SHIFT			24
#define TACNA_FLL3_CLK_VCO_FAST_SRC_WIDTH			 2
#define TACNA_FLL3_PHASEDET				0x00400000
#define TACNA_FLL3_PHASEDET_MASK			0x00400000
#define TACNA_FLL3_PHASEDET_SHIFT				22
#define TACNA_FLL3_PHASEDET_WIDTH				 1
#define TACNA_FLL3_REFDET				0x00200000
#define TACNA_FLL3_REFDET_MASK				0x00200000
#define TACNA_FLL3_REFDET_SHIFT					21
#define TACNA_FLL3_REFDET_WIDTH					 1
#define TACNA_FLL3_REFCLK_DIV_MASK			0x00030000
#define TACNA_FLL3_REFCLK_DIV_SHIFT				16
#define TACNA_FLL3_REFCLK_DIV_WIDTH				 2
#define TACNA_FLL3_REFCLK_SRC_MASK			0x0000f000
#define TACNA_FLL3_REFCLK_SRC_SHIFT				12
#define TACNA_FLL3_REFCLK_SRC_WIDTH				 4
#define TACNA_FLL3_N_MASK				0x000003ff
#define TACNA_FLL3_N_SHIFT					 0
#define TACNA_FLL3_N_WIDTH					10

/* (0x1e08) FLL3_CONTROL3 */
#define TACNA_FLL3_LAMBDA_MASK				0xffff0000
#define TACNA_FLL3_LAMBDA_SHIFT					16
#define TACNA_FLL3_LAMBDA_WIDTH					16
#define TACNA_FLL3_THETA_MASK				0x0000ffff
#define TACNA_FLL3_THETA_SHIFT					 0
#define TACNA_FLL3_THETA_WIDTH					16

/* (0x1e0c) FLL3_CONTROL4 */
#define TACNA_FLL3_PD_GAIN_FINE_MASK			0xf0000000
#define TACNA_FLL3_PD_GAIN_FINE_SHIFT				28
#define TACNA_FLL3_PD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL3_PD_GAIN_COARSE_MASK			0x0f000000
#define TACNA_FLL3_PD_GAIN_COARSE_SHIFT				24
#define TACNA_FLL3_PD_GAIN_COARSE_WIDTH				 4
#define TACNA_FLL3_FD_GAIN_FINE_MASK			0x00f00000
#define TACNA_FLL3_FD_GAIN_FINE_SHIFT				20
#define TACNA_FLL3_FD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL3_FD_GAIN_COARSE_MASK			0x000f0000
#define TACNA_FLL3_FD_GAIN_COARSE_SHIFT				16
#define TACNA_FLL3_FD_GAIN_COARSE_WIDTH				 4
#define TACNA_FLL3_INTEG_DLY_MODE			0x00004000
#define TACNA_FLL3_INTEG_DLY_MODE_MASK			0x00004000
#define TACNA_FLL3_INTEG_DLY_MODE_SHIFT				14
#define TACNA_FLL3_INTEG_DLY_MODE_WIDTH				 1
#define TACNA_FLL3_HP_MASK				0x00003000
#define TACNA_FLL3_HP_SHIFT					12
#define TACNA_FLL3_HP_WIDTH					 2
#define TACNA_FLL3_FB_DIV_MASK				0x000003ff
#define TACNA_FLL3_FB_DIV_SHIFT					 0
#define TACNA_FLL3_FB_DIV_WIDTH					10

/* (0x1e10) FLL3_CONTROL5 */
#define TACNA_FLL3_FRC_INTEG_UPD			0x00008000
#define TACNA_FLL3_FRC_INTEG_UPD_MASK			0x00008000
#define TACNA_FLL3_FRC_INTEG_UPD_SHIFT				15
#define TACNA_FLL3_FRC_INTEG_UPD_WIDTH				 1
#define TACNA_FLL3_FRC_INTEG_VAL_MASK			0x00003fff
#define TACNA_FLL3_FRC_INTEG_VAL_SHIFT				 0
#define TACNA_FLL3_FRC_INTEG_VAL_WIDTH				14

/* (0x1e14) FLL3_CONTROL6 */
#define TACNA_FLL3_INTEG_VALID				0x00008000
#define TACNA_FLL3_INTEG_VALID_MASK			0x00008000
#define TACNA_FLL3_INTEG_VALID_SHIFT				15
#define TACNA_FLL3_INTEG_VALID_WIDTH				 1
#define TACNA_FLL3_INTEG_MASK				0x00003fff
#define TACNA_FLL3_INTEG_SHIFT					 0
#define TACNA_FLL3_INTEG_WIDTH					14

/* (0x1e18) FLL3_CONTROL7 */
#define TACNA_FLL3_PROTECT_EN				0x00000001
#define TACNA_FLL3_PROTECT_EN_MASK			0x00000001
#define TACNA_FLL3_PROTECT_EN_SHIFT				 0
#define TACNA_FLL3_PROTECT_EN_WIDTH				 1

/* (0x1ea0) FLL3_GPIO_CLOCK */
#define TACNA_FLL3_GPCLK_SRC_MASK			0x00000c00
#define TACNA_FLL3_GPCLK_SRC_SHIFT				10
#define TACNA_FLL3_GPCLK_SRC_WIDTH				 2
#define TACNA_FLL3_GPCLK_DIV_MASK			0x000000fe
#define TACNA_FLL3_GPCLK_DIV_SHIFT				 1
#define TACNA_FLL3_GPCLK_DIV_WIDTH				 7
#define TACNA_FLL3_GPCLK_EN				0x00000001
#define TACNA_FLL3_GPCLK_EN_MASK			0x00000001
#define TACNA_FLL3_GPCLK_EN_SHIFT				 0
#define TACNA_FLL3_GPCLK_EN_WIDTH				 1

/* (0x2000) CHARGE_PUMP1 */
#define TACNA_CP2_DISCH					0x00000004
#define TACNA_CP2_DISCH_MASK				0x00000004
#define TACNA_CP2_DISCH_SHIFT					 2
#define TACNA_CP2_DISCH_WIDTH					 1
#define TACNA_CP2_BYPASS				0x00000002
#define TACNA_CP2_BYPASS_MASK				0x00000002
#define TACNA_CP2_BYPASS_SHIFT					 1
#define TACNA_CP2_BYPASS_WIDTH					 1
#define TACNA_CP2_EN					0x00000001
#define TACNA_CP2_EN_MASK				0x00000001
#define TACNA_CP2_EN_SHIFT					 0
#define TACNA_CP2_EN_WIDTH					 1

/* (0x2400) OUTPUT_RATE1 */
#define TACNA_CP_DAC_MODE_MASK				0x00000060
#define TACNA_CP_DAC_MODE_SHIFT					 5
#define TACNA_CP_DAC_MODE_WIDTH					 2

/* (0x2408) LDO2_CTRL1 */
#define TACNA_LDO2_VSEL_MASK				0x000007e0
#define TACNA_LDO2_VSEL_SHIFT					 5
#define TACNA_LDO2_VSEL_WIDTH					 6
#define TACNA_LDO2_FAST					0x00000010
#define TACNA_LDO2_FAST_MASK				0x00000010
#define TACNA_LDO2_FAST_SHIFT					 4
#define TACNA_LDO2_FAST_WIDTH					 1
#define TACNA_LDO2_DISCH				0x00000004
#define TACNA_LDO2_DISCH_MASK				0x00000004
#define TACNA_LDO2_DISCH_SHIFT					 2
#define TACNA_LDO2_DISCH_WIDTH					 1
#define TACNA_LDO2_BYPASS				0x00000002
#define TACNA_LDO2_BYPASS_MASK				0x00000002
#define TACNA_LDO2_BYPASS_SHIFT					 1
#define TACNA_LDO2_BYPASS_WIDTH					 1
#define TACNA_LDO2_EN					0x00000001
#define TACNA_LDO2_EN_MASK				0x00000001
#define TACNA_LDO2_EN_SHIFT					 0
#define TACNA_LDO2_EN_WIDTH					 1

/* (0x2410) MICBIAS_CTRL1 */
#define TACNA_MICB1_EXT_CAP				0x00008000
#define TACNA_MICB1_EXT_CAP_MASK			0x00008000
#define TACNA_MICB1_EXT_CAP_SHIFT				15
#define TACNA_MICB1_EXT_CAP_WIDTH				 1
#define TACNA_MICB1_SPARE				0x00000800
#define TACNA_MICB1_SPARE_MASK				0x00000800
#define TACNA_MICB1_SPARE_SHIFT					11
#define TACNA_MICB1_SPARE_WIDTH					 1
#define TACNA_MICB1_LVL_MASK				0x000001e0
#define TACNA_MICB1_LVL_SHIFT					 5
#define TACNA_MICB1_LVL_WIDTH					 4
#define TACNA_MICB1_FAST				0x00000010
#define TACNA_MICB1_FAST_MASK				0x00000010
#define TACNA_MICB1_FAST_SHIFT					 4
#define TACNA_MICB1_FAST_WIDTH					 1
#define TACNA_MICB1_RATE				0x00000008
#define TACNA_MICB1_RATE_MASK				0x00000008
#define TACNA_MICB1_RATE_SHIFT					 3
#define TACNA_MICB1_RATE_WIDTH					 1
#define TACNA_MICB1_DISCH				0x00000004
#define TACNA_MICB1_DISCH_MASK				0x00000004
#define TACNA_MICB1_DISCH_SHIFT					 2
#define TACNA_MICB1_DISCH_WIDTH					 1
#define TACNA_MICB1_BYPASS				0x00000002
#define TACNA_MICB1_BYPASS_MASK				0x00000002
#define TACNA_MICB1_BYPASS_SHIFT				 1
#define TACNA_MICB1_BYPASS_WIDTH				 1
#define TACNA_MICB1_EN					0x00000001
#define TACNA_MICB1_EN_MASK				0x00000001
#define TACNA_MICB1_EN_SHIFT					 0
#define TACNA_MICB1_EN_WIDTH					 1

/* (0x2414) MICBIAS_CTRL2 */
#define TACNA_MICB2_EXT_CAP				0x00008000
#define TACNA_MICB2_EXT_CAP_MASK			0x00008000
#define TACNA_MICB2_EXT_CAP_SHIFT				15
#define TACNA_MICB2_EXT_CAP_WIDTH				 1
#define TACNA_MICB2_SPARE				0x00000800
#define TACNA_MICB2_SPARE_MASK				0x00000800
#define TACNA_MICB2_SPARE_SHIFT					11
#define TACNA_MICB2_SPARE_WIDTH					 1
#define TACNA_MICB2_LVL_MASK				0x000001e0
#define TACNA_MICB2_LVL_SHIFT					 5
#define TACNA_MICB2_LVL_WIDTH					 4
#define TACNA_MICB2_FAST				0x00000010
#define TACNA_MICB2_FAST_MASK				0x00000010
#define TACNA_MICB2_FAST_SHIFT					 4
#define TACNA_MICB2_FAST_WIDTH					 1
#define TACNA_MICB2_RATE				0x00000008
#define TACNA_MICB2_RATE_MASK				0x00000008
#define TACNA_MICB2_RATE_SHIFT					 3
#define TACNA_MICB2_RATE_WIDTH					 1
#define TACNA_MICB2_DISCH				0x00000004
#define TACNA_MICB2_DISCH_MASK				0x00000004
#define TACNA_MICB2_DISCH_SHIFT					 2
#define TACNA_MICB2_DISCH_WIDTH					 1
#define TACNA_MICB2_BYPASS				0x00000002
#define TACNA_MICB2_BYPASS_MASK				0x00000002
#define TACNA_MICB2_BYPASS_SHIFT				 1
#define TACNA_MICB2_BYPASS_WIDTH				 1
#define TACNA_MICB2_EN					0x00000001
#define TACNA_MICB2_EN_MASK				0x00000001
#define TACNA_MICB2_EN_SHIFT					 0
#define TACNA_MICB2_EN_WIDTH					 1

/* (0x2418) MICBIAS_CTRL5 */
#define TACNA_MICB1D_BYP				0x00004000
#define TACNA_MICB1D_BYP_MASK				0x00004000
#define TACNA_MICB1D_BYP_SHIFT					14
#define TACNA_MICB1D_BYP_WIDTH					 1
#define TACNA_MICB1D_DISCH				0x00002000
#define TACNA_MICB1D_DISCH_MASK				0x00002000
#define TACNA_MICB1D_DISCH_SHIFT				13
#define TACNA_MICB1D_DISCH_WIDTH				 1
#define TACNA_MICB1D_EN					0x00001000
#define TACNA_MICB1D_EN_MASK				0x00001000
#define TACNA_MICB1D_EN_SHIFT					12
#define TACNA_MICB1D_EN_WIDTH					 1
#define TACNA_MICB1C_BYP				0x00000400
#define TACNA_MICB1C_BYP_MASK				0x00000400
#define TACNA_MICB1C_BYP_SHIFT					10
#define TACNA_MICB1C_BYP_WIDTH					 1
#define TACNA_MICB1C_DISCH				0x00000200
#define TACNA_MICB1C_DISCH_MASK				0x00000200
#define TACNA_MICB1C_DISCH_SHIFT				 9
#define TACNA_MICB1C_DISCH_WIDTH				 1
#define TACNA_MICB1C_EN					0x00000100
#define TACNA_MICB1C_EN_MASK				0x00000100
#define TACNA_MICB1C_EN_SHIFT					 8
#define TACNA_MICB1C_EN_WIDTH					 1
#define TACNA_MICB1B_BYP				0x00000040
#define TACNA_MICB1B_BYP_MASK				0x00000040
#define TACNA_MICB1B_BYP_SHIFT					 6
#define TACNA_MICB1B_BYP_WIDTH					 1
#define TACNA_MICB1B_DISCH				0x00000020
#define TACNA_MICB1B_DISCH_MASK				0x00000020
#define TACNA_MICB1B_DISCH_SHIFT				 5
#define TACNA_MICB1B_DISCH_WIDTH				 1
#define TACNA_MICB1B_EN					0x00000010
#define TACNA_MICB1B_EN_MASK				0x00000010
#define TACNA_MICB1B_EN_SHIFT					 4
#define TACNA_MICB1B_EN_WIDTH					 1
#define TACNA_MICB1A_BYP				0x00000004
#define TACNA_MICB1A_BYP_MASK				0x00000004
#define TACNA_MICB1A_BYP_SHIFT					 2
#define TACNA_MICB1A_BYP_WIDTH					 1
#define TACNA_MICB1A_DISCH				0x00000002
#define TACNA_MICB1A_DISCH_MASK				0x00000002
#define TACNA_MICB1A_DISCH_SHIFT				 1
#define TACNA_MICB1A_DISCH_WIDTH				 1
#define TACNA_MICB1A_EN					0x00000001
#define TACNA_MICB1A_EN_MASK				0x00000001
#define TACNA_MICB1A_EN_SHIFT					 0
#define TACNA_MICB1A_EN_WIDTH					 1

/* (0x241c) MICBIAS_CTRL6 */
#define TACNA_MICB2B_BYP				0x00000040
#define TACNA_MICB2B_BYP_MASK				0x00000040
#define TACNA_MICB2B_BYP_SHIFT					 6
#define TACNA_MICB2B_BYP_WIDTH					 1
#define TACNA_MICB2B_DISCH				0x00000020
#define TACNA_MICB2B_DISCH_MASK				0x00000020
#define TACNA_MICB2B_DISCH_SHIFT				 5
#define TACNA_MICB2B_DISCH_WIDTH				 1
#define TACNA_MICB2B_EN					0x00000010
#define TACNA_MICB2B_EN_MASK				0x00000010
#define TACNA_MICB2B_EN_SHIFT					 4
#define TACNA_MICB2B_EN_WIDTH					 1
#define TACNA_MICB2A_BYP				0x00000004
#define TACNA_MICB2A_BYP_MASK				0x00000004
#define TACNA_MICB2A_BYP_SHIFT					 2
#define TACNA_MICB2A_BYP_WIDTH					 1
#define TACNA_MICB2A_DISCH				0x00000002
#define TACNA_MICB2A_DISCH_MASK				0x00000002
#define TACNA_MICB2A_DISCH_SHIFT				 1
#define TACNA_MICB2A_DISCH_WIDTH				 1
#define TACNA_MICB2A_EN					0x00000001
#define TACNA_MICB2A_EN_MASK				0x00000001
#define TACNA_MICB2A_EN_SHIFT					 0
#define TACNA_MICB2A_EN_WIDTH					 1

/* (0x242c) HP_CTRL */
#define TACNA_OUT1R_HP2_CLAMP_EN			0x00010000
#define TACNA_OUT1R_HP2_CLAMP_EN_MASK			0x00010000
#define TACNA_OUT1R_HP2_CLAMP_EN_SHIFT				16
#define TACNA_OUT1R_HP2_CLAMP_EN_WIDTH				 1
#define TACNA_OUT1L_HP2_CLAMP_EN			0x00000100
#define TACNA_OUT1L_HP2_CLAMP_EN_MASK			0x00000100
#define TACNA_OUT1L_HP2_CLAMP_EN_SHIFT				 8
#define TACNA_OUT1L_HP2_CLAMP_EN_WIDTH				 1
#define TACNA_OUT1_MODE					0x00000001
#define TACNA_OUT1_MODE_MASK				0x00000001
#define TACNA_OUT1_MODE_SHIFT					 0
#define TACNA_OUT1_MODE_WIDTH					 1

/* (0x2430) HP1L_CTRL */
#define TACNA_CP_EN_HP1L				0x00000800
#define TACNA_CP_EN_HP1L_MASK				0x00000800
#define TACNA_CP_EN_HP1L_SHIFT					11
#define TACNA_CP_EN_HP1L_WIDTH					 1

/* (0x2434) HP1R_CTRL */
#define TACNA_CP_EN_HP1R				0x00000800
#define TACNA_CP_EN_HP1R_MASK				0x00000800
#define TACNA_CP_EN_HP1R_SHIFT					11
#define TACNA_CP_EN_HP1R_WIDTH					 1

/* (0x2438) HP2L_CTRL */
#define TACNA_CP_EN_HP2L				0x00000800
#define TACNA_CP_EN_HP2L_MASK				0x00000800
#define TACNA_CP_EN_HP2L_SHIFT					11
#define TACNA_CP_EN_HP2L_WIDTH					 1

/* (0x243c) HP2R_CTRL */
#define TACNA_CP_EN_HP2R				0x00000800
#define TACNA_CP_EN_HP2R_MASK				0x00000800
#define TACNA_CP_EN_HP2R_SHIFT					11
#define TACNA_CP_EN_HP2R_WIDTH					 1

/* (0x249c) OUTPUT_PATH_CFG1 */
#define TACNA_OUT1_GND_SEL_MASK				0x00000007
#define TACNA_OUT1_GND_SEL_SHIFT				 0
#define TACNA_OUT1_GND_SEL_WIDTH				 3

/* (0x24a0) OUTPUT_PATH_CFG2 */
#define TACNA_OUT2_GND_SEL_MASK				0x00000007
#define TACNA_OUT2_GND_SEL_SHIFT				 0
#define TACNA_OUT2_GND_SEL_WIDTH				 3

/* (0x24a4) OUTPUT_PATH_CFG3 */
#define TACNA_OUTH_GND_SEL_MASK				0x00000007
#define TACNA_OUTH_GND_SEL_SHIFT				 0
#define TACNA_OUTH_GND_SEL_WIDTH				 3

/* (0x24a8) OUTPUT_PATH_CFG4 */
#define TACNA_EP_SEL					0x00008000
#define TACNA_EP_SEL_MASK				0x00008000
#define TACNA_EP_SEL_SHIFT					15
#define TACNA_EP_SEL_WIDTH					 1

/* (0x2630) DAC_CLK_CONTROL1 */
#define TACNA_DAC_CLK_INV				0x00010000
#define TACNA_DAC_CLK_INV_MASK				0x00010000
#define TACNA_DAC_CLK_INV_SHIFT					16
#define TACNA_DAC_CLK_INV_WIDTH					 1
#define TACNA_DAC_CLK_SRC_FREQ_MASK			0x00000300
#define TACNA_DAC_CLK_SRC_FREQ_SHIFT				 8
#define TACNA_DAC_CLK_SRC_FREQ_WIDTH				 2
#define TACNA_DAC_CLK_SRC_SEL_MASK			0x00000007
#define TACNA_DAC_CLK_SRC_SEL_SHIFT				 0
#define TACNA_DAC_CLK_SRC_SEL_WIDTH				 3

/* (0x2634) DAC_CLK_CONTROL2 */
#define TACNA_DAC_CLK_EN				0x00000001
#define TACNA_DAC_CLK_EN_MASK				0x00000001
#define TACNA_DAC_CLK_EN_SHIFT					 0
#define TACNA_DAC_CLK_EN_WIDTH					 1

/* (0x2638) DAC_CLK_CONTROL3 */
#define TACNA_DAC_CLKDET_STS				0x00000002
#define TACNA_DAC_CLKDET_STS_MASK			0x00000002
#define TACNA_DAC_CLKDET_STS_SHIFT				 1
#define TACNA_DAC_CLKDET_STS_WIDTH				 1
#define TACNA_DAC_CLK_STS				0x00000001
#define TACNA_DAC_CLK_STS_MASK				0x00000001
#define TACNA_DAC_CLK_STS_SHIFT					 0
#define TACNA_DAC_CLK_STS_WIDTH					 1

/* (0x2644) CP_BYPASS_SW_CONTROL1 */
#define TACNA_BYPASS_QUICKCHARGE_PW_MASK		0x07000000
#define TACNA_BYPASS_QUICKCHARGE_PW_SHIFT			24
#define TACNA_BYPASS_QUICKCHARGE_PW_WIDTH			 3
#define TACNA_BYPASS_CLK_FREQ_MASK			0x00030000
#define TACNA_BYPASS_CLK_FREQ_SHIFT				16
#define TACNA_BYPASS_CLK_FREQ_WIDTH				 2
#define TACNA_OUT1R_BYPASS_EN				0x00000100
#define TACNA_OUT1R_BYPASS_EN_MASK			0x00000100
#define TACNA_OUT1R_BYPASS_EN_SHIFT				 8
#define TACNA_OUT1R_BYPASS_EN_WIDTH				 1
#define TACNA_OUT1L_BYPASS_EN				0x00000001
#define TACNA_OUT1L_BYPASS_EN_MASK			0x00000001
#define TACNA_OUT1L_BYPASS_EN_SHIFT				 0
#define TACNA_OUT1L_BYPASS_EN_WIDTH				 1

/* (0x2650) OUTHL_CONTROL1 */
#define TACNA_HPH1L_SHUTDOWN_DONE			0x00020000
#define TACNA_HPH1L_SHUTDOWN_DONE_MASK			0x00020000
#define TACNA_HPH1L_SHUTDOWN_DONE_SHIFT				17
#define TACNA_HPH1L_SHUTDOWN_DONE_WIDTH				 1
#define TACNA_HPH1L_STARTUP_DONE			0x00010000
#define TACNA_HPH1L_STARTUP_DONE_MASK			0x00010000
#define TACNA_HPH1L_STARTUP_DONE_SHIFT				16
#define TACNA_HPH1L_STARTUP_DONE_WIDTH				 1
#define TACNA_CP_EN_OUTHL_EN				0x00000001
#define TACNA_CP_EN_OUTHL_EN_MASK			0x00000001
#define TACNA_CP_EN_OUTHL_EN_SHIFT				 0
#define TACNA_CP_EN_OUTHL_EN_WIDTH				 1

/* (0x2654) OUTHR_CONTROL1 */
#define TACNA_HPH1R_SHUTDOWN_DONE			0x00020000
#define TACNA_HPH1R_SHUTDOWN_DONE_MASK			0x00020000
#define TACNA_HPH1R_SHUTDOWN_DONE_SHIFT				17
#define TACNA_HPH1R_SHUTDOWN_DONE_WIDTH				 1
#define TACNA_HPH1R_STARTUP_DONE			0x00010000
#define TACNA_HPH1R_STARTUP_DONE_MASK			0x00010000
#define TACNA_HPH1R_STARTUP_DONE_SHIFT				16
#define TACNA_HPH1R_STARTUP_DONE_WIDTH				 1
#define TACNA_CP_EN_OUTHR_EN				0x00000001
#define TACNA_CP_EN_OUTHR_EN_MASK			0x00000001
#define TACNA_CP_EN_OUTHR_EN_SHIFT				 0
#define TACNA_CP_EN_OUTHR_EN_WIDTH				 1

/* (0x2660) HP_XTALK_CONTROL1 */
#define TACNA_OUT2R_XTALK_RES_MASK			0x00700000
#define TACNA_OUT2R_XTALK_RES_SHIFT				20
#define TACNA_OUT2R_XTALK_RES_WIDTH				 3
#define TACNA_OUT2L_XTALK_RES_MASK			0x00070000
#define TACNA_OUT2L_XTALK_RES_SHIFT				16
#define TACNA_OUT2L_XTALK_RES_WIDTH				 3
#define TACNA_OUT1R_XTALK_RES_MASK			0x00000070
#define TACNA_OUT1R_XTALK_RES_SHIFT				 4
#define TACNA_OUT1R_XTALK_RES_WIDTH				 3
#define TACNA_OUT1L_XTALK_RES_MASK			0x00000007
#define TACNA_OUT1L_XTALK_RES_SHIFT				 0
#define TACNA_OUT1L_XTALK_RES_WIDTH				 3

/* (0x2700) MICD_CLAMP_CONTROL */
#define TACNA_MICD_CLAMP2_OVD				0x00000200
#define TACNA_MICD_CLAMP2_OVD_MASK			0x00000200
#define TACNA_MICD_CLAMP2_OVD_SHIFT				 9
#define TACNA_MICD_CLAMP2_OVD_WIDTH				 1
#define TACNA_MICD_CLAMP2_MODE_MASK			0x000001c0
#define TACNA_MICD_CLAMP2_MODE_SHIFT				 6
#define TACNA_MICD_CLAMP2_MODE_WIDTH				 3
#define TACNA_AOD_SPARE4				0x00000020
#define TACNA_AOD_SPARE4_MASK				0x00000020
#define TACNA_AOD_SPARE4_SHIFT					 5
#define TACNA_AOD_SPARE4_WIDTH					 1
#define TACNA_MICD_CLAMP1_OVD				0x00000010
#define TACNA_MICD_CLAMP1_OVD_MASK			0x00000010
#define TACNA_MICD_CLAMP1_OVD_SHIFT				 4
#define TACNA_MICD_CLAMP1_OVD_WIDTH				 1
#define TACNA_MICD_CLAMP1_MODE_MASK			0x0000000f
#define TACNA_MICD_CLAMP1_MODE_SHIFT				 0
#define TACNA_MICD_CLAMP1_MODE_WIDTH				 4

/* (0x2708) JACK_DETECT */
#define TACNA_MICB1A_AOD_EN				0x00004000
#define TACNA_MICB1A_AOD_EN_MASK			0x00004000
#define TACNA_MICB1A_AOD_EN_SHIFT				14
#define TACNA_MICB1A_AOD_EN_WIDTH				 1
#define TACNA_JD3_COMP_FRC				0x00002000
#define TACNA_JD3_COMP_FRC_MASK				0x00002000
#define TACNA_JD3_COMP_FRC_SHIFT				13
#define TACNA_JD3_COMP_FRC_WIDTH				 1
#define TACNA_JD3_COMP_HYST_EN				0x00001000
#define TACNA_JD3_COMP_HYST_EN_MASK			0x00001000
#define TACNA_JD3_COMP_HYST_EN_SHIFT				12
#define TACNA_JD3_COMP_HYST_EN_WIDTH				 1
#define TACNA_JD2_COMP_FRC				0x00000800
#define TACNA_JD2_COMP_FRC_MASK				0x00000800
#define TACNA_JD2_COMP_FRC_SHIFT				11
#define TACNA_JD2_COMP_FRC_WIDTH				 1
#define TACNA_JD1_COMP_FRC				0x00000400
#define TACNA_JD1_COMP_FRC_MASK				0x00000400
#define TACNA_JD1_COMP_FRC_SHIFT				10
#define TACNA_JD1_COMP_FRC_WIDTH				 1
#define TACNA_JD2_COMP_HYST_EN				0x00000200
#define TACNA_JD2_COMP_HYST_EN_MASK			0x00000200
#define TACNA_JD2_COMP_HYST_EN_SHIFT				 9
#define TACNA_JD2_COMP_HYST_EN_WIDTH				 1
#define TACNA_JD1_COMP_HYST_EN				0x00000100
#define TACNA_JD1_COMP_HYST_EN_MASK			0x00000100
#define TACNA_JD1_COMP_HYST_EN_SHIFT				 8
#define TACNA_JD1_COMP_HYST_EN_WIDTH				 1
#define TACNA_JD3_EN					0x00000004
#define TACNA_JD3_EN_MASK				0x00000004
#define TACNA_JD3_EN_SHIFT					 2
#define TACNA_JD3_EN_WIDTH					 1
#define TACNA_JD2_EN					0x00000002
#define TACNA_JD2_EN_MASK				0x00000002
#define TACNA_JD2_EN_SHIFT					 1
#define TACNA_JD2_EN_WIDTH					 1
#define TACNA_JD1_EN					0x00000001
#define TACNA_JD1_EN_MASK				0x00000001
#define TACNA_JD1_EN_SHIFT					 0
#define TACNA_JD1_EN_WIDTH					 1

/* (0x2710) IRQ1_CTRL_AOD */
#define TACNA_AOD_SPARE1				0x00004000
#define TACNA_AOD_SPARE1_MASK				0x00004000
#define TACNA_AOD_SPARE1_SHIFT					14
#define TACNA_AOD_SPARE1_WIDTH					 1
#define TACNA_AOD_SPARE0				0x00002000
#define TACNA_AOD_SPARE0_MASK				0x00002000
#define TACNA_AOD_SPARE0_SHIFT					13
#define TACNA_AOD_SPARE0_WIDTH					 1
#define TACNA_ISOLATE_AOD				0x00001000
#define TACNA_ISOLATE_AOD_MASK				0x00001000
#define TACNA_ISOLATE_AOD_SHIFT					12
#define TACNA_ISOLATE_AOD_WIDTH					 1
#define TACNA_IRQ1_MASK					0x00000800
#define TACNA_IRQ1_MASK_MASK				0x00000800
#define TACNA_IRQ1_MASK_SHIFT					11
#define TACNA_IRQ1_MASK_WIDTH					 1
#define TACNA_IRQ_POL					0x00000400
#define TACNA_IRQ_POL_MASK				0x00000400
#define TACNA_IRQ_POL_SHIFT					10
#define TACNA_IRQ_POL_WIDTH					 1
#define TACNA_IRQ_OP_CFG				0x00000200
#define TACNA_IRQ_OP_CFG_MASK				0x00000200
#define TACNA_IRQ_OP_CFG_SHIFT					 9
#define TACNA_IRQ_OP_CFG_WIDTH					 1

/* (0x2718) AOD_PAD_CTRL */
#define TACNA_AOD_SPARE6				0x00008000
#define TACNA_AOD_SPARE6_MASK				0x00008000
#define TACNA_AOD_SPARE6_SHIFT					15
#define TACNA_AOD_SPARE6_WIDTH					 1
#define TACNA_AOD_SPARE7				0x00004000
#define TACNA_AOD_SPARE7_MASK				0x00004000
#define TACNA_AOD_SPARE7_SHIFT					14
#define TACNA_AOD_SPARE7_WIDTH					 1
#define TACNA_AOD_SPARE3				0x00002000
#define TACNA_AOD_SPARE3_MASK				0x00002000
#define TACNA_AOD_SPARE3_SHIFT					13
#define TACNA_AOD_SPARE3_WIDTH					 1
#define TACNA_MICB1B_AOD_EN				0x00001000
#define TACNA_MICB1B_AOD_EN_MASK			0x00001000
#define TACNA_MICB1B_AOD_EN_SHIFT				12
#define TACNA_MICB1B_AOD_EN_WIDTH				 1
#define TACNA_RESET_PU					0x00000002
#define TACNA_RESET_PU_MASK				0x00000002
#define TACNA_RESET_PU_SHIFT					 1
#define TACNA_RESET_PU_WIDTH					 1
#define TACNA_RESET_PD					0x00000001
#define TACNA_RESET_PD_MASK				0x00000001
#define TACNA_RESET_PD_SHIFT					 0
#define TACNA_RESET_PD_WIDTH					 1

/* (0x2720) IRQ1_EINT_AOD */
#define TACNA_MICD_CLAMP2_FALL_EINT1			0x00000800
#define TACNA_MICD_CLAMP2_FALL_EINT1_MASK		0x00000800
#define TACNA_MICD_CLAMP2_FALL_EINT1_SHIFT			11
#define TACNA_MICD_CLAMP2_FALL_EINT1_WIDTH			 1
#define TACNA_MICD_CLAMP2_RISE_EINT1			0x00000400
#define TACNA_MICD_CLAMP2_RISE_EINT1_MASK		0x00000400
#define TACNA_MICD_CLAMP2_RISE_EINT1_SHIFT			10
#define TACNA_MICD_CLAMP2_RISE_EINT1_WIDTH			 1
#define TACNA_JD3_FALL_EINT1				0x00000200
#define TACNA_JD3_FALL_EINT1_MASK			0x00000200
#define TACNA_JD3_FALL_EINT1_SHIFT				 9
#define TACNA_JD3_FALL_EINT1_WIDTH				 1
#define TACNA_JD3_RISE_EINT1				0x00000100
#define TACNA_JD3_RISE_EINT1_MASK			0x00000100
#define TACNA_JD3_RISE_EINT1_SHIFT				 8
#define TACNA_JD3_RISE_EINT1_WIDTH				 1
#define TACNA_MICD_CLAMP1_FALL_EINT1			0x00000020
#define TACNA_MICD_CLAMP1_FALL_EINT1_MASK		0x00000020
#define TACNA_MICD_CLAMP1_FALL_EINT1_SHIFT			 5
#define TACNA_MICD_CLAMP1_FALL_EINT1_WIDTH			 1
#define TACNA_MICD_CLAMP1_RISE_EINT1			0x00000010
#define TACNA_MICD_CLAMP1_RISE_EINT1_MASK		0x00000010
#define TACNA_MICD_CLAMP1_RISE_EINT1_SHIFT			 4
#define TACNA_MICD_CLAMP1_RISE_EINT1_WIDTH			 1
#define TACNA_JD2_FALL_EINT1				0x00000008
#define TACNA_JD2_FALL_EINT1_MASK			0x00000008
#define TACNA_JD2_FALL_EINT1_SHIFT				 3
#define TACNA_JD2_FALL_EINT1_WIDTH				 1
#define TACNA_JD2_RISE_EINT1				0x00000004
#define TACNA_JD2_RISE_EINT1_MASK			0x00000004
#define TACNA_JD2_RISE_EINT1_SHIFT				 2
#define TACNA_JD2_RISE_EINT1_WIDTH				 1
#define TACNA_JD1_FALL_EINT1				0x00000002
#define TACNA_JD1_FALL_EINT1_MASK			0x00000002
#define TACNA_JD1_FALL_EINT1_SHIFT				 1
#define TACNA_JD1_FALL_EINT1_WIDTH				 1
#define TACNA_JD1_RISE_EINT1				0x00000001
#define TACNA_JD1_RISE_EINT1_MASK			0x00000001
#define TACNA_JD1_RISE_EINT1_SHIFT				 0
#define TACNA_JD1_RISE_EINT1_WIDTH				 1

/* (0x2728) IRQ1_MASK_AOD */
#define TACNA_MICD_CLAMP2_FALL_MASK1			0x00000800
#define TACNA_MICD_CLAMP2_FALL_MASK1_MASK		0x00000800
#define TACNA_MICD_CLAMP2_FALL_MASK1_SHIFT			11
#define TACNA_MICD_CLAMP2_FALL_MASK1_WIDTH			 1
#define TACNA_MICD_CLAMP2_RISE_MASK1			0x00000400
#define TACNA_MICD_CLAMP2_RISE_MASK1_MASK		0x00000400
#define TACNA_MICD_CLAMP2_RISE_MASK1_SHIFT			10
#define TACNA_MICD_CLAMP2_RISE_MASK1_WIDTH			 1
#define TACNA_JD3_FALL_MASK1				0x00000200
#define TACNA_JD3_FALL_MASK1_MASK			0x00000200
#define TACNA_JD3_FALL_MASK1_SHIFT				 9
#define TACNA_JD3_FALL_MASK1_WIDTH				 1
#define TACNA_JD3_RISE_MASK1				0x00000100
#define TACNA_JD3_RISE_MASK1_MASK			0x00000100
#define TACNA_JD3_RISE_MASK1_SHIFT				 8
#define TACNA_JD3_RISE_MASK1_WIDTH				 1
#define TACNA_MICD_CLAMP1_FALL_MASK1			0x00000020
#define TACNA_MICD_CLAMP1_FALL_MASK1_MASK		0x00000020
#define TACNA_MICD_CLAMP1_FALL_MASK1_SHIFT			 5
#define TACNA_MICD_CLAMP1_FALL_MASK1_WIDTH			 1
#define TACNA_MICD_CLAMP1_RISE_MASK1			0x00000010
#define TACNA_MICD_CLAMP1_RISE_MASK1_MASK		0x00000010
#define TACNA_MICD_CLAMP1_RISE_MASK1_SHIFT			 4
#define TACNA_MICD_CLAMP1_RISE_MASK1_WIDTH			 1
#define TACNA_JD2_FALL_MASK1				0x00000008
#define TACNA_JD2_FALL_MASK1_MASK			0x00000008
#define TACNA_JD2_FALL_MASK1_SHIFT				 3
#define TACNA_JD2_FALL_MASK1_WIDTH				 1
#define TACNA_JD2_RISE_MASK1				0x00000004
#define TACNA_JD2_RISE_MASK1_MASK			0x00000004
#define TACNA_JD2_RISE_MASK1_SHIFT				 2
#define TACNA_JD2_RISE_MASK1_WIDTH				 1
#define TACNA_JD1_FALL_MASK1				0x00000002
#define TACNA_JD1_FALL_MASK1_MASK			0x00000002
#define TACNA_JD1_FALL_MASK1_SHIFT				 1
#define TACNA_JD1_FALL_MASK1_WIDTH				 1
#define TACNA_JD1_RISE_MASK1				0x00000001
#define TACNA_JD1_RISE_MASK1_MASK			0x00000001
#define TACNA_JD1_RISE_MASK1_SHIFT				 0
#define TACNA_JD1_RISE_MASK1_WIDTH				 1

/* (0x272c) IRQ1_STS_AOD */
#define TACNA_JD2_HDRV_STS				0x00020000
#define TACNA_JD2_HDRV_STS_MASK				0x00020000
#define TACNA_JD2_HDRV_STS_SHIFT				17
#define TACNA_JD2_HDRV_STS_WIDTH				 1
#define TACNA_MICD_CLAMP_STS1				0x00010000
#define TACNA_MICD_CLAMP_STS1_MASK			0x00010000
#define TACNA_MICD_CLAMP_STS1_SHIFT				16
#define TACNA_MICD_CLAMP_STS1_WIDTH				 1
#define TACNA_JD3_STS1					0x00000400
#define TACNA_JD3_STS1_MASK				0x00000400
#define TACNA_JD3_STS1_SHIFT					10
#define TACNA_JD3_STS1_WIDTH					 1
#define TACNA_JD2_STS1					0x00000200
#define TACNA_JD2_STS1_MASK				0x00000200
#define TACNA_JD2_STS1_SHIFT					 9
#define TACNA_JD2_STS1_WIDTH					 1
#define TACNA_JD1_STS1					0x00000100
#define TACNA_JD1_STS1_MASK				0x00000100
#define TACNA_JD1_STS1_SHIFT					 8
#define TACNA_JD1_STS1_WIDTH					 1
#define TACNA_IRQ_EOS_STS1				0x00000002
#define TACNA_IRQ_EOS_STS1_MASK				0x00000002
#define TACNA_IRQ_EOS_STS1_SHIFT				 1
#define TACNA_IRQ_EOS_STS1_WIDTH				 1
#define TACNA_IRQ1_STS1					0x00000001
#define TACNA_IRQ1_STS1_MASK				0x00000001
#define TACNA_IRQ1_STS1_SHIFT					 0
#define TACNA_IRQ1_STS1_WIDTH					 1

/* (0x2730) AOD_EOS_STS */
#define TACNA_BROWNOUT_INT				0x00000200
#define TACNA_BROWNOUT_INT_MASK				0x00000200
#define TACNA_BROWNOUT_INT_SHIFT				 9
#define TACNA_BROWNOUT_INT_WIDTH				 1
#define TACNA_EOS_INT					0x00000100
#define TACNA_EOS_INT_MASK				0x00000100
#define TACNA_EOS_INT_SHIFT					 8
#define TACNA_EOS_INT_WIDTH					 1
#define TACNA_BROWNOUT_SLEEP_REG			0x00000080
#define TACNA_BROWNOUT_SLEEP_REG_MASK			0x00000080
#define TACNA_BROWNOUT_SLEEP_REG_SHIFT				 7
#define TACNA_BROWNOUT_SLEEP_REG_WIDTH				 1
#define TACNA_EOS_SPARE_REG				0x00000040
#define TACNA_EOS_SPARE_REG_MASK			0x00000040
#define TACNA_EOS_SPARE_REG_SHIFT				 6
#define TACNA_EOS_SPARE_REG_WIDTH				 1
#define TACNA_EOS_SHORT_PULSE_REG			0x00000020
#define TACNA_EOS_SHORT_PULSE_REG_MASK			0x00000020
#define TACNA_EOS_SHORT_PULSE_REG_SHIFT				 5
#define TACNA_EOS_SHORT_PULSE_REG_WIDTH				 1
#define TACNA_EOS_INF_REG				0x00000010
#define TACNA_EOS_INF_REG_MASK				0x00000010
#define TACNA_EOS_INF_REG_SHIFT					 4
#define TACNA_EOS_INF_REG_WIDTH					 1
#define TACNA_EOS_LONG_PULSE_REG			0x00000008
#define TACNA_EOS_LONG_PULSE_REG_MASK			0x00000008
#define TACNA_EOS_LONG_PULSE_REG_SHIFT				 3
#define TACNA_EOS_LONG_PULSE_REG_WIDTH				 1
#define TACNA_EOS_DURATION_REG				0x00000004
#define TACNA_EOS_DURATION_REG_MASK			0x00000004
#define TACNA_EOS_DURATION_REG_SHIFT				 2
#define TACNA_EOS_DURATION_REG_WIDTH				 1
#define TACNA_EOS_FALLING_REG				0x00000002
#define TACNA_EOS_FALLING_REG_MASK			0x00000002
#define TACNA_EOS_FALLING_REG_SHIFT				 1
#define TACNA_EOS_FALLING_REG_WIDTH				 1
#define TACNA_EOS_RISING_REG				0x00000001
#define TACNA_EOS_RISING_REG_MASK			0x00000001
#define TACNA_EOS_RISING_REG_SHIFT				 0
#define TACNA_EOS_RISING_REG_WIDTH				 1

/* (0x2734) IRQ_EOS_CTRL_AOD */
#define TACNA_IRQ_EOS_ISOLATE				0x00000200
#define TACNA_IRQ_EOS_ISOLATE_MASK			0x00000200
#define TACNA_IRQ_EOS_ISOLATE_SHIFT				 9
#define TACNA_IRQ_EOS_ISOLATE_WIDTH				 1
#define TACNA_IRQ_EOS_MODE				0x00000100
#define TACNA_IRQ_EOS_MODE_MASK				0x00000100
#define TACNA_IRQ_EOS_MODE_SHIFT				 8
#define TACNA_IRQ_EOS_MODE_WIDTH				 1
#define TACNA_IRQ_EOS_POL				0x00000080
#define TACNA_IRQ_EOS_POL_MASK				0x00000080
#define TACNA_IRQ_EOS_POL_SHIFT					 7
#define TACNA_IRQ_EOS_POL_WIDTH					 1
#define TACNA_IRQ_EOS_OP_CFG				0x00000040
#define TACNA_IRQ_EOS_OP_CFG_MASK			0x00000040
#define TACNA_IRQ_EOS_OP_CFG_SHIFT				 6
#define TACNA_IRQ_EOS_OP_CFG_WIDTH				 1
#define TACNA_EOS_CLAMP_MODE				0x00000020
#define TACNA_EOS_CLAMP_MODE_MASK			0x00000020
#define TACNA_EOS_CLAMP_MODE_SHIFT				 5
#define TACNA_EOS_CLAMP_MODE_WIDTH				 1
#define TACNA_BROWNOUT_BANDGAP_FRC			0x00000010
#define TACNA_BROWNOUT_BANDGAP_FRC_MASK			0x00000010
#define TACNA_BROWNOUT_BANDGAP_FRC_SHIFT			 4
#define TACNA_BROWNOUT_BANDGAP_FRC_WIDTH			 1
#define TACNA_EOS_CLAMP_MASK				0x00000008
#define TACNA_EOS_CLAMP_MASK_MASK			0x00000008
#define TACNA_EOS_CLAMP_MASK_SHIFT				 3
#define TACNA_EOS_CLAMP_MASK_WIDTH				 1
#define TACNA_BROWNOUT_MASK				0x00000004
#define TACNA_BROWNOUT_MASK_MASK			0x00000004
#define TACNA_BROWNOUT_MASK_SHIFT				 2
#define TACNA_BROWNOUT_MASK_WIDTH				 1
#define TACNA_EOS_CLAMP_FRC				0x00000002
#define TACNA_EOS_CLAMP_FRC_MASK			0x00000002
#define TACNA_EOS_CLAMP_FRC_SHIFT				 1
#define TACNA_EOS_CLAMP_FRC_WIDTH				 1
#define TACNA_BROWNOUT_FRC				0x00000001
#define TACNA_BROWNOUT_FRC_MASK				0x00000001
#define TACNA_BROWNOUT_FRC_SHIFT				 0
#define TACNA_BROWNOUT_FRC_WIDTH				 1

/* (0x2738) JACK_PUP_THRS_CTRL */
#define TACNA_JD2_THR_MASK				0x00000300
#define TACNA_JD2_THR_SHIFT					 8
#define TACNA_JD2_THR_WIDTH					 2
#define TACNA_JD1_THR_MASK				0x000000c0
#define TACNA_JD1_THR_SHIFT					 6
#define TACNA_JD1_THR_WIDTH					 2
#define TACNA_JD2_PU_MASK				0x00000038
#define TACNA_JD2_PU_SHIFT					 3
#define TACNA_JD2_PU_WIDTH					 3
#define TACNA_JD1_PU_MASK				0x00000007
#define TACNA_JD1_PU_SHIFT					 0
#define TACNA_JD1_PU_WIDTH					 3

/* (0x3000) HPDET1_CONTROL1 */
#define TACNA_HPD_OUT_SEL_MASK				0x70000000
#define TACNA_HPD_OUT_SEL_SHIFT					28
#define TACNA_HPD_OUT_SEL_WIDTH					 3
#define TACNA_HPD_FRC_SEL_MASK				0x0f000000
#define TACNA_HPD_FRC_SEL_SHIFT					24
#define TACNA_HPD_FRC_SEL_WIDTH					 4
#define TACNA_HPD_SENSE_SEL_MASK			0x00f00000
#define TACNA_HPD_SENSE_SEL_SHIFT				20
#define TACNA_HPD_SENSE_SEL_WIDTH				 4
#define TACNA_HPD_GND_SEL_MASK				0x00070000
#define TACNA_HPD_GND_SEL_SHIFT					16
#define TACNA_HPD_GND_SEL_WIDTH					 3
#define TACNA_HPD_IMPEDANCE_RANGE_MASK			0x00003000
#define TACNA_HPD_IMPEDANCE_RANGE_SHIFT				12
#define TACNA_HPD_IMPEDANCE_RANGE_WIDTH				 2
#define TACNA_HPD_CLK_DIV_MASK				0x00000300
#define TACNA_HPD_CLK_DIV_SHIFT					 8
#define TACNA_HPD_CLK_DIV_WIDTH					 2
#define TACNA_HPD_RATE_MASK				0x00000030
#define TACNA_HPD_RATE_SHIFT					 4
#define TACNA_HPD_RATE_WIDTH					 2
#define TACNA_HPD_OVD_EN				0x00000002
#define TACNA_HPD_OVD_EN_MASK				0x00000002
#define TACNA_HPD_OVD_EN_SHIFT					 1
#define TACNA_HPD_OVD_EN_WIDTH					 1
#define TACNA_HPD_POLL					0x00000001
#define TACNA_HPD_POLL_MASK				0x00000001
#define TACNA_HPD_POLL_SHIFT					 0
#define TACNA_HPD_POLL_WIDTH					 1

/* (0x300c) HPDET1_STATUS1 */
#define TACNA_HPD_DONE					0x80000000
#define TACNA_HPD_DONE_MASK				0x80000000
#define TACNA_HPD_DONE_SHIFT					31
#define TACNA_HPD_DONE_WIDTH					 1
#define TACNA_HPD_DACVAL_MASK				0x03ff0000
#define TACNA_HPD_DACVAL_SHIFT					16
#define TACNA_HPD_DACVAL_WIDTH					10
#define TACNA_HPD_LVL_MASK				0x00007fff
#define TACNA_HPD_LVL_SHIFT					 0
#define TACNA_HPD_LVL_WIDTH					15

/* (0x3200) MICDET1_CONTROL1 */
#define TACNA_MICD1_ADC_MODE				0x80000000
#define TACNA_MICD1_ADC_MODE_MASK			0x80000000
#define TACNA_MICD1_ADC_MODE_SHIFT				31
#define TACNA_MICD1_ADC_MODE_WIDTH				 1
#define TACNA_MICD1_SENSE_SEL_MASK			0x00f00000
#define TACNA_MICD1_SENSE_SEL_SHIFT				20
#define TACNA_MICD1_SENSE_SEL_WIDTH				 4
#define TACNA_MICD1_GND_SEL_MASK			0x00070000
#define TACNA_MICD1_GND_SEL_SHIFT				16
#define TACNA_MICD1_GND_SEL_WIDTH				 3
#define TACNA_MICD1_DELAY_MASK				0x0000f000
#define TACNA_MICD1_DELAY_SHIFT					12
#define TACNA_MICD1_DELAY_WIDTH					 4
#define TACNA_MICD1_RATE_MASK				0x00000f00
#define TACNA_MICD1_RATE_SHIFT					 8
#define TACNA_MICD1_RATE_WIDTH					 4
#define TACNA_MICD1_BIAS_SRC_MASK			0x000000f0
#define TACNA_MICD1_BIAS_SRC_SHIFT				 4
#define TACNA_MICD1_BIAS_SRC_WIDTH				 4
#define TACNA_MICD1_DBTIME				0x00000002
#define TACNA_MICD1_DBTIME_MASK				0x00000002
#define TACNA_MICD1_DBTIME_SHIFT				 1
#define TACNA_MICD1_DBTIME_WIDTH				 1
#define TACNA_MICD1_EN					0x00000001
#define TACNA_MICD1_EN_MASK				0x00000001
#define TACNA_MICD1_EN_SHIFT					 0
#define TACNA_MICD1_EN_WIDTH					 1

/* (0x3204) MICDET1_CONTROL2 */
#define TACNA_MICD1_LVL_SEL_MASK			0x000000ff
#define TACNA_MICD1_LVL_SEL_SHIFT				 0
#define TACNA_MICD1_LVL_SEL_WIDTH				 8

/* (0x3208) MICDET1_CONTROL3 */
#define TACNA_MICD1_SWVAL3_MASK				0x3f000000
#define TACNA_MICD1_SWVAL3_SHIFT				24
#define TACNA_MICD1_SWVAL3_WIDTH				 6
#define TACNA_MICD1_SWVAL2_MASK				0x003f0000
#define TACNA_MICD1_SWVAL2_SHIFT				16
#define TACNA_MICD1_SWVAL2_WIDTH				 6
#define TACNA_MICD1_SWVAL1_MASK				0x00003f00
#define TACNA_MICD1_SWVAL1_SHIFT				 8
#define TACNA_MICD1_SWVAL1_WIDTH				 6
#define TACNA_MICD1_SWVAL0_MASK				0x0000003f
#define TACNA_MICD1_SWVAL0_SHIFT				 0
#define TACNA_MICD1_SWVAL0_WIDTH				 6

/* (0x320c) MICDET1_CONTROL4 */
#define TACNA_MICD1_SWVAL7_MASK				0x3f000000
#define TACNA_MICD1_SWVAL7_SHIFT				24
#define TACNA_MICD1_SWVAL7_WIDTH				 6
#define TACNA_MICD1_SWVAL6_MASK				0x003f0000
#define TACNA_MICD1_SWVAL6_SHIFT				16
#define TACNA_MICD1_SWVAL6_WIDTH				 6
#define TACNA_MICD1_SWVAL5_MASK				0x00003f00
#define TACNA_MICD1_SWVAL5_SHIFT				 8
#define TACNA_MICD1_SWVAL5_WIDTH				 6
#define TACNA_MICD1_SWVAL4_MASK				0x0000003f
#define TACNA_MICD1_SWVAL4_SHIFT				 0
#define TACNA_MICD1_SWVAL4_WIDTH				 6

/* (0x3220) MICDET1_STATUS1 */
#define TACNA_MICD1_ADCVAL_DIFF_MASK			0xff000000
#define TACNA_MICD1_ADCVAL_DIFF_SHIFT				24
#define TACNA_MICD1_ADCVAL_DIFF_WIDTH				 8
#define TACNA_MICD1_ADCVAL_MASK				0x007f0000
#define TACNA_MICD1_ADCVAL_SHIFT				16
#define TACNA_MICD1_ADCVAL_WIDTH				 7
#define TACNA_MICD1_LVL_MASK				0x000007fc
#define TACNA_MICD1_LVL_SHIFT					 2
#define TACNA_MICD1_LVL_WIDTH					 9
#define TACNA_MICD1_VALID				0x00000002
#define TACNA_MICD1_VALID_MASK				0x00000002
#define TACNA_MICD1_VALID_SHIFT					 1
#define TACNA_MICD1_VALID_WIDTH					 1
#define TACNA_MICD1_STS					0x00000001
#define TACNA_MICD1_STS_MASK				0x00000001
#define TACNA_MICD1_STS_SHIFT					 0
#define TACNA_MICD1_STS_WIDTH					 1

/* (0x3230) MICDET2_CONTROL1 */
#define TACNA_MICD2_ADC_MODE				0x80000000
#define TACNA_MICD2_ADC_MODE_MASK			0x80000000
#define TACNA_MICD2_ADC_MODE_SHIFT				31
#define TACNA_MICD2_ADC_MODE_WIDTH				 1
#define TACNA_MICD2_SENSE_SEL_MASK			0x00f00000
#define TACNA_MICD2_SENSE_SEL_SHIFT				20
#define TACNA_MICD2_SENSE_SEL_WIDTH				 4
#define TACNA_MICD2_GND_SEL_MASK			0x00070000
#define TACNA_MICD2_GND_SEL_SHIFT				16
#define TACNA_MICD2_GND_SEL_WIDTH				 3
#define TACNA_MICD2_DELAY_MASK				0x0000f000
#define TACNA_MICD2_DELAY_SHIFT					12
#define TACNA_MICD2_DELAY_WIDTH					 4
#define TACNA_MICD2_RATE_MASK				0x00000f00
#define TACNA_MICD2_RATE_SHIFT					 8
#define TACNA_MICD2_RATE_WIDTH					 4
#define TACNA_MICD2_BIAS_SRC_MASK			0x000000f0
#define TACNA_MICD2_BIAS_SRC_SHIFT				 4
#define TACNA_MICD2_BIAS_SRC_WIDTH				 4
#define TACNA_MICD2_DBTIME				0x00000002
#define TACNA_MICD2_DBTIME_MASK				0x00000002
#define TACNA_MICD2_DBTIME_SHIFT				 1
#define TACNA_MICD2_DBTIME_WIDTH				 1
#define TACNA_MICD2_EN					0x00000001
#define TACNA_MICD2_EN_MASK				0x00000001
#define TACNA_MICD2_EN_SHIFT					 0
#define TACNA_MICD2_EN_WIDTH					 1

/* (0x3234) MICDET2_CONTROL2 */
#define TACNA_MICD2_LVL_SEL_MASK			0x000000ff
#define TACNA_MICD2_LVL_SEL_SHIFT				 0
#define TACNA_MICD2_LVL_SEL_WIDTH				 8

/* (0x3238) MICDET2_CONTROL3 */
#define TACNA_MICD2_SWVAL3_MASK				0x3f000000
#define TACNA_MICD2_SWVAL3_SHIFT				24
#define TACNA_MICD2_SWVAL3_WIDTH				 6
#define TACNA_MICD2_SWVAL2_MASK				0x003f0000
#define TACNA_MICD2_SWVAL2_SHIFT				16
#define TACNA_MICD2_SWVAL2_WIDTH				 6
#define TACNA_MICD2_SWVAL1_MASK				0x00003f00
#define TACNA_MICD2_SWVAL1_SHIFT				 8
#define TACNA_MICD2_SWVAL1_WIDTH				 6
#define TACNA_MICD2_SWVAL0_MASK				0x0000003f
#define TACNA_MICD2_SWVAL0_SHIFT				 0
#define TACNA_MICD2_SWVAL0_WIDTH				 6

/* (0x323c) MICDET2_CONTROL4 */
#define TACNA_MICD2_SWVAL7_MASK				0x3f000000
#define TACNA_MICD2_SWVAL7_SHIFT				24
#define TACNA_MICD2_SWVAL7_WIDTH				 6
#define TACNA_MICD2_SWVAL6_MASK				0x003f0000
#define TACNA_MICD2_SWVAL6_SHIFT				16
#define TACNA_MICD2_SWVAL6_WIDTH				 6
#define TACNA_MICD2_SWVAL5_MASK				0x00003f00
#define TACNA_MICD2_SWVAL5_SHIFT				 8
#define TACNA_MICD2_SWVAL5_WIDTH				 6
#define TACNA_MICD2_SWVAL4_MASK				0x0000003f
#define TACNA_MICD2_SWVAL4_SHIFT				 0
#define TACNA_MICD2_SWVAL4_WIDTH				 6

/* (0x3250) MICDET2_STATUS1 */
#define TACNA_MICD2_ADCVAL_DIFF_MASK			0xff000000
#define TACNA_MICD2_ADCVAL_DIFF_SHIFT				24
#define TACNA_MICD2_ADCVAL_DIFF_WIDTH				 8
#define TACNA_MICD2_ADCVAL_MASK				0x007f0000
#define TACNA_MICD2_ADCVAL_SHIFT				16
#define TACNA_MICD2_ADCVAL_WIDTH				 7
#define TACNA_MICD2_LVL_MASK				0x000007fc
#define TACNA_MICD2_LVL_SHIFT					 2
#define TACNA_MICD2_LVL_WIDTH					 9
#define TACNA_MICD2_VALID				0x00000002
#define TACNA_MICD2_VALID_MASK				0x00000002
#define TACNA_MICD2_VALID_SHIFT					 1
#define TACNA_MICD2_VALID_WIDTH					 1
#define TACNA_MICD2_STS					0x00000001
#define TACNA_MICD2_STS_MASK				0x00000001
#define TACNA_MICD2_STS_SHIFT					 0
#define TACNA_MICD2_STS_WIDTH					 1

/* (0x32c0) MICDET_COMP_CTRL */
#define TACNA_MICD_COMP_FRC				0x00000001
#define TACNA_MICD_COMP_FRC_MASK			0x00000001
#define TACNA_MICD_COMP_FRC_SHIFT				 0
#define TACNA_MICD_COMP_FRC_WIDTH				 1

/* (0x3300) GP_SWITCH */
#define TACNA_GPSW2_MODE_MASK				0x0000000c
#define TACNA_GPSW2_MODE_SHIFT					 2
#define TACNA_GPSW2_MODE_WIDTH					 2
#define TACNA_GPSW1_MODE_MASK				0x00000003
#define TACNA_GPSW1_MODE_SHIFT					 0
#define TACNA_GPSW1_MODE_WIDTH					 2

/* (0x3310) ACCDET_DEBOUNCE */
#define TACNA_ACCDET_DBTIME_MASK			0x00000f00
#define TACNA_ACCDET_DBTIME_SHIFT				 8
#define TACNA_ACCDET_DBTIME_WIDTH				 4
#define TACNA_MICD_CLAMP_DB				0x00000010
#define TACNA_MICD_CLAMP_DB_MASK			0x00000010
#define TACNA_MICD_CLAMP_DB_SHIFT				 4
#define TACNA_MICD_CLAMP_DB_WIDTH				 1
#define TACNA_JD3_DB					0x00000004
#define TACNA_JD3_DB_MASK				0x00000004
#define TACNA_JD3_DB_SHIFT					 2
#define TACNA_JD3_DB_WIDTH					 1
#define TACNA_JD2_DB					0x00000002
#define TACNA_JD2_DB_MASK				0x00000002
#define TACNA_JD2_DB_SHIFT					 1
#define TACNA_JD2_DB_WIDTH					 1
#define TACNA_JD1_DB					0x00000001
#define TACNA_JD1_DB_MASK				0x00000001
#define TACNA_JD1_DB_SHIFT					 0
#define TACNA_JD1_DB_WIDTH					 1

/* (0x3320) JACKDET2_PULSE_CTRL1 */
#define TACNA_JD2_HDRV_CLAMP_EN				0x02000000
#define TACNA_JD2_HDRV_CLAMP_EN_MASK			0x02000000
#define TACNA_JD2_HDRV_CLAMP_EN_SHIFT				25
#define TACNA_JD2_HDRV_CLAMP_EN_WIDTH				 1
#define TACNA_JD2_HDRV_CLAMP_POL			0x01000000
#define TACNA_JD2_HDRV_CLAMP_POL_MASK			0x01000000
#define TACNA_JD2_HDRV_CLAMP_POL_SHIFT				24
#define TACNA_JD2_HDRV_CLAMP_POL_WIDTH				 1
#define TACNA_JD2_HDRV_INACTIVE_DUR_MASK		0x007f0000
#define TACNA_JD2_HDRV_INACTIVE_DUR_SHIFT			16
#define TACNA_JD2_HDRV_INACTIVE_DUR_WIDTH			 7
#define TACNA_JD2_HDRV_PU_SEL_MASK			0x00000700
#define TACNA_JD2_HDRV_PU_SEL_SHIFT				 8
#define TACNA_JD2_HDRV_PU_SEL_WIDTH				 3
#define TACNA_JD2_HDRV_MODE_MASK			0x00000007
#define TACNA_JD2_HDRV_MODE_SHIFT				 0
#define TACNA_JD2_HDRV_MODE_WIDTH				 3

/* (0x3330) JACKDET1_COMP_CTRL */
#define TACNA_JD1_OUT_HP_MASK				0x00000300
#define TACNA_JD1_OUT_HP_SHIFT					 8
#define TACNA_JD1_OUT_HP_WIDTH					 2
#define TACNA_JD1_CTRL_MASK				0x00000007
#define TACNA_JD1_CTRL_SHIFT					 0
#define TACNA_JD1_CTRL_WIDTH					 3

/* (0x4000) INPUT_CONTROL */
#define TACNA_IN4L_EN					0x00000080
#define TACNA_IN4L_EN_MASK				0x00000080
#define TACNA_IN4L_EN_SHIFT					 7
#define TACNA_IN4L_EN_WIDTH					 1
#define TACNA_IN4R_EN					0x00000040
#define TACNA_IN4R_EN_MASK				0x00000040
#define TACNA_IN4R_EN_SHIFT					 6
#define TACNA_IN4R_EN_WIDTH					 1
#define TACNA_IN3L_EN					0x00000020
#define TACNA_IN3L_EN_MASK				0x00000020
#define TACNA_IN3L_EN_SHIFT					 5
#define TACNA_IN3L_EN_WIDTH					 1
#define TACNA_IN3R_EN					0x00000010
#define TACNA_IN3R_EN_MASK				0x00000010
#define TACNA_IN3R_EN_SHIFT					 4
#define TACNA_IN3R_EN_WIDTH					 1
#define TACNA_IN2L_EN					0x00000008
#define TACNA_IN2L_EN_MASK				0x00000008
#define TACNA_IN2L_EN_SHIFT					 3
#define TACNA_IN2L_EN_WIDTH					 1
#define TACNA_IN2R_EN					0x00000004
#define TACNA_IN2R_EN_MASK				0x00000004
#define TACNA_IN2R_EN_SHIFT					 2
#define TACNA_IN2R_EN_WIDTH					 1
#define TACNA_IN1L_EN					0x00000002
#define TACNA_IN1L_EN_MASK				0x00000002
#define TACNA_IN1L_EN_SHIFT					 1
#define TACNA_IN1L_EN_WIDTH					 1
#define TACNA_IN1R_EN					0x00000001
#define TACNA_IN1R_EN_MASK				0x00000001
#define TACNA_IN1R_EN_SHIFT					 0
#define TACNA_IN1R_EN_WIDTH					 1

/* (0x4004) INPUT_STATUS */
#define TACNA_IN4L_STS					0x00000080
#define TACNA_IN4L_STS_MASK				0x00000080
#define TACNA_IN4L_STS_SHIFT					 7
#define TACNA_IN4L_STS_WIDTH					 1
#define TACNA_IN4R_STS					0x00000040
#define TACNA_IN4R_STS_MASK				0x00000040
#define TACNA_IN4R_STS_SHIFT					 6
#define TACNA_IN4R_STS_WIDTH					 1
#define TACNA_IN3L_STS					0x00000020
#define TACNA_IN3L_STS_MASK				0x00000020
#define TACNA_IN3L_STS_SHIFT					 5
#define TACNA_IN3L_STS_WIDTH					 1
#define TACNA_IN3R_STS					0x00000010
#define TACNA_IN3R_STS_MASK				0x00000010
#define TACNA_IN3R_STS_SHIFT					 4
#define TACNA_IN3R_STS_WIDTH					 1
#define TACNA_IN2L_STS					0x00000008
#define TACNA_IN2L_STS_MASK				0x00000008
#define TACNA_IN2L_STS_SHIFT					 3
#define TACNA_IN2L_STS_WIDTH					 1
#define TACNA_IN2R_STS					0x00000004
#define TACNA_IN2R_STS_MASK				0x00000004
#define TACNA_IN2R_STS_SHIFT					 2
#define TACNA_IN2R_STS_WIDTH					 1
#define TACNA_IN1L_STS					0x00000002
#define TACNA_IN1L_STS_MASK				0x00000002
#define TACNA_IN1L_STS_SHIFT					 1
#define TACNA_IN1L_STS_WIDTH					 1
#define TACNA_IN1R_STS					0x00000001
#define TACNA_IN1R_STS_MASK				0x00000001
#define TACNA_IN1R_STS_SHIFT					 0
#define TACNA_IN1R_STS_WIDTH					 1

/* (0x4008) INPUT_RATE_CONTROL */
#define TACNA_IN_RATE_MASK				0x0000f800
#define TACNA_IN_RATE_SHIFT					11
#define TACNA_IN_RATE_WIDTH					 5
#define TACNA_IN_RATE_MODE				0x00000400
#define TACNA_IN_RATE_MODE_MASK				0x00000400
#define TACNA_IN_RATE_MODE_SHIFT				10
#define TACNA_IN_RATE_MODE_WIDTH				 1

/* (0x400c) INPUT_CONTROL2 */
#define TACNA_PDM_FLLCLK_SRC_MASK			0x0000000f
#define TACNA_PDM_FLLCLK_SRC_SHIFT				 0
#define TACNA_PDM_FLLCLK_SRC_WIDTH				 4

/* (0x4018) US_ADC_CONTROL */
#define TACNA_US3_ADC_SYNC				0x00040000
#define TACNA_US3_ADC_SYNC_MASK				0x00040000
#define TACNA_US3_ADC_SYNC_SHIFT				18
#define TACNA_US3_ADC_SYNC_WIDTH				 1
#define TACNA_US2_ADC_SYNC				0x00020000
#define TACNA_US2_ADC_SYNC_MASK				0x00020000
#define TACNA_US2_ADC_SYNC_SHIFT				17
#define TACNA_US2_ADC_SYNC_WIDTH				 1
#define TACNA_US1_ADC_SYNC				0x00010000
#define TACNA_US1_ADC_SYNC_MASK				0x00010000
#define TACNA_US1_ADC_SYNC_SHIFT				16
#define TACNA_US1_ADC_SYNC_WIDTH				 1
#define TACNA_US3_ADC_SRC_MASK				0x00000030
#define TACNA_US3_ADC_SRC_SHIFT					 4
#define TACNA_US3_ADC_SRC_WIDTH					 2
#define TACNA_US2_ADC_SRC_MASK				0x0000000c
#define TACNA_US2_ADC_SRC_SHIFT					 2
#define TACNA_US2_ADC_SRC_WIDTH					 2
#define TACNA_US1_ADC_SRC_MASK				0x00000003
#define TACNA_US1_ADC_SRC_SHIFT					 0
#define TACNA_US1_ADC_SRC_WIDTH					 2

/* (0x4020) INPUT1_CONTROL1 */
#define TACNA_IN1_CHANNEL_MIX_MASK			0x00300000
#define TACNA_IN1_CHANNEL_MIX_SHIFT				20
#define TACNA_IN1_CHANNEL_MIX_WIDTH				 2
#define TACNA_IN1_OSR_MASK				0x00070000
#define TACNA_IN1_OSR_SHIFT					16
#define TACNA_IN1_OSR_WIDTH					 3
#define TACNA_IN1_PDM_SUP_MASK				0x00000300
#define TACNA_IN1_PDM_SUP_SHIFT					 8
#define TACNA_IN1_PDM_SUP_WIDTH					 2
#define TACNA_IN1_PDMCLK_MSTR				0x00000020
#define TACNA_IN1_PDMCLK_MSTR_MASK			0x00000020
#define TACNA_IN1_PDMCLK_MSTR_SHIFT				 5
#define TACNA_IN1_PDMCLK_MSTR_WIDTH				 1
#define TACNA_IN1_MODE					0x00000001
#define TACNA_IN1_MODE_MASK				0x00000001
#define TACNA_IN1_MODE_SHIFT					 0
#define TACNA_IN1_MODE_WIDTH					 1

/* (0x4024) IN1L_CONTROL1 */
#define TACNA_IN1L_SRC_MASK				0x30000000
#define TACNA_IN1L_SRC_SHIFT					28
#define TACNA_IN1L_SRC_WIDTH					 2
#define TACNA_IN1L_RATE_MASK				0x0000f800
#define TACNA_IN1L_RATE_SHIFT					11
#define TACNA_IN1L_RATE_WIDTH					 5
#define TACNA_IN1L_HPF					0x00000004
#define TACNA_IN1L_HPF_MASK				0x00000004
#define TACNA_IN1L_HPF_SHIFT					 2
#define TACNA_IN1L_HPF_WIDTH					 1
#define TACNA_IN1L_SIG_DET_EN				0x00000002
#define TACNA_IN1L_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN1L_SIG_DET_EN_SHIFT				 1
#define TACNA_IN1L_SIG_DET_EN_WIDTH				 1
#define TACNA_IN1L_LP_MODE				0x00000001
#define TACNA_IN1L_LP_MODE_MASK				0x00000001
#define TACNA_IN1L_LP_MODE_SHIFT				 0
#define TACNA_IN1L_LP_MODE_WIDTH				 1

/* (0x4028) IN1L_CONTROL2 */
#define TACNA_IN1L_MUTE					0x10000000
#define TACNA_IN1L_MUTE_MASK				0x10000000
#define TACNA_IN1L_MUTE_SHIFT					28
#define TACNA_IN1L_MUTE_WIDTH					 1
#define TACNA_IN1L_VOL_MASK				0x00ff0000
#define TACNA_IN1L_VOL_SHIFT					16
#define TACNA_IN1L_VOL_WIDTH					 8
#define TACNA_IN1L_PGA_VOL_MASK				0x000000fe
#define TACNA_IN1L_PGA_VOL_SHIFT				 1
#define TACNA_IN1L_PGA_VOL_WIDTH				 7

/* (0x4044) IN1R_CONTROL1 */
#define TACNA_IN1R_SRC_MASK				0x30000000
#define TACNA_IN1R_SRC_SHIFT					28
#define TACNA_IN1R_SRC_WIDTH					 2
#define TACNA_IN1R_RATE_MASK				0x0000f800
#define TACNA_IN1R_RATE_SHIFT					11
#define TACNA_IN1R_RATE_WIDTH					 5
#define TACNA_IN1R_HPF					0x00000004
#define TACNA_IN1R_HPF_MASK				0x00000004
#define TACNA_IN1R_HPF_SHIFT					 2
#define TACNA_IN1R_HPF_WIDTH					 1
#define TACNA_IN1R_SIG_DET_EN				0x00000002
#define TACNA_IN1R_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN1R_SIG_DET_EN_SHIFT				 1
#define TACNA_IN1R_SIG_DET_EN_WIDTH				 1
#define TACNA_IN1R_LP_MODE				0x00000001
#define TACNA_IN1R_LP_MODE_MASK				0x00000001
#define TACNA_IN1R_LP_MODE_SHIFT				 0
#define TACNA_IN1R_LP_MODE_WIDTH				 1

/* (0x4048) IN1R_CONTROL2 */
#define TACNA_IN1R_MUTE					0x10000000
#define TACNA_IN1R_MUTE_MASK				0x10000000
#define TACNA_IN1R_MUTE_SHIFT					28
#define TACNA_IN1R_MUTE_WIDTH					 1
#define TACNA_IN1R_VOL_MASK				0x00ff0000
#define TACNA_IN1R_VOL_SHIFT					16
#define TACNA_IN1R_VOL_WIDTH					 8
#define TACNA_IN1R_PGA_VOL_MASK				0x000000fe
#define TACNA_IN1R_PGA_VOL_SHIFT				 1
#define TACNA_IN1R_PGA_VOL_WIDTH				 7

/* (0x4060) INPUT2_CONTROL1 */
#define TACNA_IN2_CHANNEL_MIX_MASK			0x00300000
#define TACNA_IN2_CHANNEL_MIX_SHIFT				20
#define TACNA_IN2_CHANNEL_MIX_WIDTH				 2
#define TACNA_IN2_OSR_MASK				0x00070000
#define TACNA_IN2_OSR_SHIFT					16
#define TACNA_IN2_OSR_WIDTH					 3
#define TACNA_IN2_PDM_SUP_MASK				0x00000300
#define TACNA_IN2_PDM_SUP_SHIFT					 8
#define TACNA_IN2_PDM_SUP_WIDTH					 2
#define TACNA_IN2_PDMCLK_MSTR				0x00000020
#define TACNA_IN2_PDMCLK_MSTR_MASK			0x00000020
#define TACNA_IN2_PDMCLK_MSTR_SHIFT				 5
#define TACNA_IN2_PDMCLK_MSTR_WIDTH				 1
#define TACNA_IN2_MODE					0x00000001
#define TACNA_IN2_MODE_MASK				0x00000001
#define TACNA_IN2_MODE_SHIFT					 0
#define TACNA_IN2_MODE_WIDTH					 1

/* (0x4064) IN2L_CONTROL1 */
#define TACNA_IN2L_SRC_MASK				0x30000000
#define TACNA_IN2L_SRC_SHIFT					28
#define TACNA_IN2L_SRC_WIDTH					 2
#define TACNA_IN2L_RATE_MASK				0x0000f800
#define TACNA_IN2L_RATE_SHIFT					11
#define TACNA_IN2L_RATE_WIDTH					 5
#define TACNA_IN2L_HPF					0x00000004
#define TACNA_IN2L_HPF_MASK				0x00000004
#define TACNA_IN2L_HPF_SHIFT					 2
#define TACNA_IN2L_HPF_WIDTH					 1
#define TACNA_IN2L_SIG_DET_EN				0x00000002
#define TACNA_IN2L_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN2L_SIG_DET_EN_SHIFT				 1
#define TACNA_IN2L_SIG_DET_EN_WIDTH				 1
#define TACNA_IN2L_LP_MODE				0x00000001
#define TACNA_IN2L_LP_MODE_MASK				0x00000001
#define TACNA_IN2L_LP_MODE_SHIFT				 0
#define TACNA_IN2L_LP_MODE_WIDTH				 1

/* (0x4068) IN2L_CONTROL2 */
#define TACNA_IN2L_MUTE					0x10000000
#define TACNA_IN2L_MUTE_MASK				0x10000000
#define TACNA_IN2L_MUTE_SHIFT					28
#define TACNA_IN2L_MUTE_WIDTH					 1
#define TACNA_IN2L_VOL_MASK				0x00ff0000
#define TACNA_IN2L_VOL_SHIFT					16
#define TACNA_IN2L_VOL_WIDTH					 8
#define TACNA_IN2L_PGA_VOL_MASK				0x000000fe
#define TACNA_IN2L_PGA_VOL_SHIFT				 1
#define TACNA_IN2L_PGA_VOL_WIDTH				 7

/* (0x4084) IN2R_CONTROL1 */
#define TACNA_IN2R_SRC_MASK				0x30000000
#define TACNA_IN2R_SRC_SHIFT					28
#define TACNA_IN2R_SRC_WIDTH					 2
#define TACNA_IN2R_RATE_MASK				0x0000f800
#define TACNA_IN2R_RATE_SHIFT					11
#define TACNA_IN2R_RATE_WIDTH					 5
#define TACNA_IN2R_HPF					0x00000004
#define TACNA_IN2R_HPF_MASK				0x00000004
#define TACNA_IN2R_HPF_SHIFT					 2
#define TACNA_IN2R_HPF_WIDTH					 1
#define TACNA_IN2R_SIG_DET_EN				0x00000002
#define TACNA_IN2R_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN2R_SIG_DET_EN_SHIFT				 1
#define TACNA_IN2R_SIG_DET_EN_WIDTH				 1
#define TACNA_IN2R_LP_MODE				0x00000001
#define TACNA_IN2R_LP_MODE_MASK				0x00000001
#define TACNA_IN2R_LP_MODE_SHIFT				 0
#define TACNA_IN2R_LP_MODE_WIDTH				 1

/* (0x4088) IN2R_CONTROL2 */
#define TACNA_IN2R_MUTE					0x10000000
#define TACNA_IN2R_MUTE_MASK				0x10000000
#define TACNA_IN2R_MUTE_SHIFT					28
#define TACNA_IN2R_MUTE_WIDTH					 1
#define TACNA_IN2R_VOL_MASK				0x00ff0000
#define TACNA_IN2R_VOL_SHIFT					16
#define TACNA_IN2R_VOL_WIDTH					 8
#define TACNA_IN2R_PGA_VOL_MASK				0x000000fe
#define TACNA_IN2R_PGA_VOL_SHIFT				 1
#define TACNA_IN2R_PGA_VOL_WIDTH				 7

/* (0x40a0) INPUT3_CONTROL1 */
#define TACNA_IN3_CHANNEL_MIX_MASK			0x00300000
#define TACNA_IN3_CHANNEL_MIX_SHIFT				20
#define TACNA_IN3_CHANNEL_MIX_WIDTH				 2
#define TACNA_IN3_OSR_MASK				0x00070000
#define TACNA_IN3_OSR_SHIFT					16
#define TACNA_IN3_OSR_WIDTH					 3
#define TACNA_IN3_PDMCLK_MSTR				0x00000020
#define TACNA_IN3_PDMCLK_MSTR_MASK			0x00000020
#define TACNA_IN3_PDMCLK_MSTR_SHIFT				 5
#define TACNA_IN3_PDMCLK_MSTR_WIDTH				 1

/* (0x40a4) IN3L_CONTROL1 */
#define TACNA_IN3L_RATE_MASK				0x0000f800
#define TACNA_IN3L_RATE_SHIFT					11
#define TACNA_IN3L_RATE_WIDTH					 5
#define TACNA_IN3L_HPF					0x00000004
#define TACNA_IN3L_HPF_MASK				0x00000004
#define TACNA_IN3L_HPF_SHIFT					 2
#define TACNA_IN3L_HPF_WIDTH					 1
#define TACNA_IN3L_SIG_DET_EN				0x00000002
#define TACNA_IN3L_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN3L_SIG_DET_EN_SHIFT				 1
#define TACNA_IN3L_SIG_DET_EN_WIDTH				 1

/* (0x40a8) IN3L_CONTROL2 */
#define TACNA_IN3L_MUTE					0x10000000
#define TACNA_IN3L_MUTE_MASK				0x10000000
#define TACNA_IN3L_MUTE_SHIFT					28
#define TACNA_IN3L_MUTE_WIDTH					 1
#define TACNA_IN3L_VOL_MASK				0x00ff0000
#define TACNA_IN3L_VOL_SHIFT					16
#define TACNA_IN3L_VOL_WIDTH					 8

/* (0x40c4) IN3R_CONTROL1 */
#define TACNA_IN3R_RATE_MASK				0x0000f800
#define TACNA_IN3R_RATE_SHIFT					11
#define TACNA_IN3R_RATE_WIDTH					 5
#define TACNA_IN3R_HPF					0x00000004
#define TACNA_IN3R_HPF_MASK				0x00000004
#define TACNA_IN3R_HPF_SHIFT					 2
#define TACNA_IN3R_HPF_WIDTH					 1
#define TACNA_IN3R_SIG_DET_EN				0x00000002
#define TACNA_IN3R_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN3R_SIG_DET_EN_SHIFT				 1
#define TACNA_IN3R_SIG_DET_EN_WIDTH				 1

/* (0x40c8) IN3R_CONTROL2 */
#define TACNA_IN3R_MUTE					0x10000000
#define TACNA_IN3R_MUTE_MASK				0x10000000
#define TACNA_IN3R_MUTE_SHIFT					28
#define TACNA_IN3R_MUTE_WIDTH					 1
#define TACNA_IN3R_VOL_MASK				0x00ff0000
#define TACNA_IN3R_VOL_SHIFT					16
#define TACNA_IN3R_VOL_WIDTH					 8

/* (0x40e0) INPUT4_CONTROL1 */
#define TACNA_IN4_CHANNEL_MIX_MASK			0x00300000
#define TACNA_IN4_CHANNEL_MIX_SHIFT				20
#define TACNA_IN4_CHANNEL_MIX_WIDTH				 2
#define TACNA_IN4_OSR_MASK				0x00070000
#define TACNA_IN4_OSR_SHIFT					16
#define TACNA_IN4_OSR_WIDTH					 3
#define TACNA_IN4_PDMCLK_MSTR				0x00000020
#define TACNA_IN4_PDMCLK_MSTR_MASK			0x00000020
#define TACNA_IN4_PDMCLK_MSTR_SHIFT				 5
#define TACNA_IN4_PDMCLK_MSTR_WIDTH				 1

/* (0x40e4) IN4L_CONTROL1 */
#define TACNA_IN4L_RATE_MASK				0x0000f800
#define TACNA_IN4L_RATE_SHIFT					11
#define TACNA_IN4L_RATE_WIDTH					 5
#define TACNA_IN4L_HPF					0x00000004
#define TACNA_IN4L_HPF_MASK				0x00000004
#define TACNA_IN4L_HPF_SHIFT					 2
#define TACNA_IN4L_HPF_WIDTH					 1
#define TACNA_IN4L_SIG_DET_EN				0x00000002
#define TACNA_IN4L_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN4L_SIG_DET_EN_SHIFT				 1
#define TACNA_IN4L_SIG_DET_EN_WIDTH				 1

/* (0x40e8) IN4L_CONTROL2 */
#define TACNA_IN4L_MUTE					0x10000000
#define TACNA_IN4L_MUTE_MASK				0x10000000
#define TACNA_IN4L_MUTE_SHIFT					28
#define TACNA_IN4L_MUTE_WIDTH					 1
#define TACNA_IN4L_VOL_MASK				0x00ff0000
#define TACNA_IN4L_VOL_SHIFT					16
#define TACNA_IN4L_VOL_WIDTH					 8

/* (0x4104) IN4R_CONTROL1 */
#define TACNA_IN4R_RATE_MASK				0x0000f800
#define TACNA_IN4R_RATE_SHIFT					11
#define TACNA_IN4R_RATE_WIDTH					 5
#define TACNA_IN4R_HPF					0x00000004
#define TACNA_IN4R_HPF_MASK				0x00000004
#define TACNA_IN4R_HPF_SHIFT					 2
#define TACNA_IN4R_HPF_WIDTH					 1
#define TACNA_IN4R_SIG_DET_EN				0x00000002
#define TACNA_IN4R_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN4R_SIG_DET_EN_SHIFT				 1
#define TACNA_IN4R_SIG_DET_EN_WIDTH				 1

/* (0x4108) IN4R_CONTROL2 */
#define TACNA_IN4R_MUTE					0x10000000
#define TACNA_IN4R_MUTE_MASK				0x10000000
#define TACNA_IN4R_MUTE_SHIFT					28
#define TACNA_IN4R_MUTE_WIDTH					 1
#define TACNA_IN4R_VOL_MASK				0x00ff0000
#define TACNA_IN4R_VOL_SHIFT					16
#define TACNA_IN4R_VOL_WIDTH					 8

/* (0x4240) IN_SIG_DET_CONTROL */
#define TACNA_IN_SIG_DET_THR_MASK			0x000001f0
#define TACNA_IN_SIG_DET_THR_SHIFT				 4
#define TACNA_IN_SIG_DET_THR_WIDTH				 5
#define TACNA_IN_SIG_DET_HOLD_MASK			0x0000000f
#define TACNA_IN_SIG_DET_HOLD_SHIFT				 0
#define TACNA_IN_SIG_DET_HOLD_WIDTH				 4

/* (0x4244) INPUT_HPF_CONTROL */
#define TACNA_IN_HPF_CUT_MASK				0x00000007
#define TACNA_IN_HPF_CUT_SHIFT					 0
#define TACNA_IN_HPF_CUT_WIDTH					 3

/* (0x4248) INPUT_VOL_CONTROL */
#define TACNA_IN_VD_RAMP_MASK				0x00000070
#define TACNA_IN_VD_RAMP_SHIFT					 4
#define TACNA_IN_VD_RAMP_WIDTH					 3
#define TACNA_IN_VI_RAMP_MASK				0x00000007
#define TACNA_IN_VI_RAMP_SHIFT					 0
#define TACNA_IN_VI_RAMP_WIDTH					 3

/* (0x4280) ANC_SRC */
#define TACNA_IN_ANC_R_SRC_MASK				0x00000070
#define TACNA_IN_ANC_R_SRC_SHIFT				 4
#define TACNA_IN_ANC_R_SRC_WIDTH				 3
#define TACNA_IN_ANC_L_SRC_MASK				0x00000007
#define TACNA_IN_ANC_L_SRC_SHIFT				 0
#define TACNA_IN_ANC_L_SRC_WIDTH				 3

/* (0x4300) AUXPDM_CONTROL1 */
#define TACNA_AUXPDM3_EN				0x00000004
#define TACNA_AUXPDM3_EN_MASK				0x00000004
#define TACNA_AUXPDM3_EN_SHIFT					 2
#define TACNA_AUXPDM3_EN_WIDTH					 1
#define TACNA_AUXPDM2_EN				0x00000002
#define TACNA_AUXPDM2_EN_MASK				0x00000002
#define TACNA_AUXPDM2_EN_SHIFT					 1
#define TACNA_AUXPDM2_EN_WIDTH					 1
#define TACNA_AUXPDM1_EN				0x00000001
#define TACNA_AUXPDM1_EN_MASK				0x00000001
#define TACNA_AUXPDM1_EN_SHIFT					 0
#define TACNA_AUXPDM1_EN_WIDTH					 1

/* (0x4304) AUXPDM_CONTROL2 */
#define TACNA_AUXPDM3_MUTE				0x00000004
#define TACNA_AUXPDM3_MUTE_MASK				0x00000004
#define TACNA_AUXPDM3_MUTE_SHIFT				 2
#define TACNA_AUXPDM3_MUTE_WIDTH				 1
#define TACNA_AUXPDM2_MUTE				0x00000002
#define TACNA_AUXPDM2_MUTE_MASK				0x00000002
#define TACNA_AUXPDM2_MUTE_SHIFT				 1
#define TACNA_AUXPDM2_MUTE_WIDTH				 1
#define TACNA_AUXPDM1_MUTE				0x00000001
#define TACNA_AUXPDM1_MUTE_MASK				0x00000001
#define TACNA_AUXPDM1_MUTE_SHIFT				 0
#define TACNA_AUXPDM1_MUTE_WIDTH				 1

/* (0x4308) AUXPDM1_CONTROL1 */
#define TACNA_AUXPDM1_FREQ_MASK				0x00030000
#define TACNA_AUXPDM1_FREQ_SHIFT				16
#define TACNA_AUXPDM1_FREQ_WIDTH				 2
#define TACNA_AUXPDM1_SRC_MASK				0x00000f00
#define TACNA_AUXPDM1_SRC_SHIFT					 8
#define TACNA_AUXPDM1_SRC_WIDTH					 4
#define TACNA_AUXPDM1_MODIDX				0x00000020
#define TACNA_AUXPDM1_MODIDX_MASK			0x00000020
#define TACNA_AUXPDM1_MODIDX_SHIFT				 5
#define TACNA_AUXPDM1_MODIDX_WIDTH				 1
#define TACNA_AUXPDM1_TXEDGE				0x00000010
#define TACNA_AUXPDM1_TXEDGE_MASK			0x00000010
#define TACNA_AUXPDM1_TXEDGE_SHIFT				 4
#define TACNA_AUXPDM1_TXEDGE_WIDTH				 1
#define TACNA_AUXPDM1_MSTR				0x00000008
#define TACNA_AUXPDM1_MSTR_MASK				0x00000008
#define TACNA_AUXPDM1_MSTR_SHIFT				 3
#define TACNA_AUXPDM1_MSTR_WIDTH				 1
#define TACNA_AUXPDM1_NOISE_SHAPE			0x00000002
#define TACNA_AUXPDM1_NOISE_SHAPE_MASK			0x00000002
#define TACNA_AUXPDM1_NOISE_SHAPE_SHIFT				 1
#define TACNA_AUXPDM1_NOISE_SHAPE_WIDTH				 1

/* (0x4310) AUXPDM2_CONTROL1 */
#define TACNA_AUXPDM2_FREQ_MASK				0x00030000
#define TACNA_AUXPDM2_FREQ_SHIFT				16
#define TACNA_AUXPDM2_FREQ_WIDTH				 2
#define TACNA_AUXPDM2_SRC_MASK				0x00000f00
#define TACNA_AUXPDM2_SRC_SHIFT					 8
#define TACNA_AUXPDM2_SRC_WIDTH					 4
#define TACNA_AUXPDM2_MODIDX				0x00000020
#define TACNA_AUXPDM2_MODIDX_MASK			0x00000020
#define TACNA_AUXPDM2_MODIDX_SHIFT				 5
#define TACNA_AUXPDM2_MODIDX_WIDTH				 1
#define TACNA_AUXPDM2_TXEDGE				0x00000010
#define TACNA_AUXPDM2_TXEDGE_MASK			0x00000010
#define TACNA_AUXPDM2_TXEDGE_SHIFT				 4
#define TACNA_AUXPDM2_TXEDGE_WIDTH				 1
#define TACNA_AUXPDM2_MSTR				0x00000008
#define TACNA_AUXPDM2_MSTR_MASK				0x00000008
#define TACNA_AUXPDM2_MSTR_SHIFT				 3
#define TACNA_AUXPDM2_MSTR_WIDTH				 1
#define TACNA_AUXPDM2_NOISE_SHAPE			0x00000002
#define TACNA_AUXPDM2_NOISE_SHAPE_MASK			0x00000002
#define TACNA_AUXPDM2_NOISE_SHAPE_SHIFT				 1
#define TACNA_AUXPDM2_NOISE_SHAPE_WIDTH				 1

/* (0x4318) AUXPDM3_CONTROL1 */
#define TACNA_AUXPDM3_FREQ_MASK				0x00030000
#define TACNA_AUXPDM3_FREQ_SHIFT				16
#define TACNA_AUXPDM3_FREQ_WIDTH				 2
#define TACNA_AUXPDM3_SRC_MASK				0x00000f00
#define TACNA_AUXPDM3_SRC_SHIFT					 8
#define TACNA_AUXPDM3_SRC_WIDTH					 4
#define TACNA_AUXPDM3_MODIDX				0x00000020
#define TACNA_AUXPDM3_MODIDX_MASK			0x00000020
#define TACNA_AUXPDM3_MODIDX_SHIFT				 5
#define TACNA_AUXPDM3_MODIDX_WIDTH				 1
#define TACNA_AUXPDM3_TXEDGE				0x00000010
#define TACNA_AUXPDM3_TXEDGE_MASK			0x00000010
#define TACNA_AUXPDM3_TXEDGE_SHIFT				 4
#define TACNA_AUXPDM3_TXEDGE_WIDTH				 1
#define TACNA_AUXPDM3_MSTR				0x00000008
#define TACNA_AUXPDM3_MSTR_MASK				0x00000008
#define TACNA_AUXPDM3_MSTR_SHIFT				 3
#define TACNA_AUXPDM3_MSTR_WIDTH				 1
#define TACNA_AUXPDM3_NOISE_SHAPE			0x00000002
#define TACNA_AUXPDM3_NOISE_SHAPE_MASK			0x00000002
#define TACNA_AUXPDM3_NOISE_SHAPE_SHIFT				 1
#define TACNA_AUXPDM3_NOISE_SHAPE_WIDTH				 1

/* (0x4688) ADC1L_ANA_CONTROL1 */
#define TACNA_ADC1L_INT_ENA_FRC				0x00000002
#define TACNA_ADC1L_INT_ENA_FRC_MASK			0x00000002
#define TACNA_ADC1L_INT_ENA_FRC_SHIFT				 1
#define TACNA_ADC1L_INT_ENA_FRC_WIDTH				 1

/* (0x468c) ADC1R_ANA_CONTROL1 */
#define TACNA_ADC1R_INT_ENA_FRC				0x00000002
#define TACNA_ADC1R_INT_ENA_FRC_MASK			0x00000002
#define TACNA_ADC1R_INT_ENA_FRC_SHIFT				 1
#define TACNA_ADC1R_INT_ENA_FRC_WIDTH				 1

/* (0x46a0) ADC1L_LP_CONTROL1 */
#define TACNA_IN1L_DAC_LOWIDD_EN			0x00000200
#define TACNA_IN1L_DAC_LOWIDD_EN_MASK			0x00000200
#define TACNA_IN1L_DAC_LOWIDD_EN_SHIFT				 9
#define TACNA_IN1L_DAC_LOWIDD_EN_WIDTH				 1
#define TACNA_IN1L_DAC_LOWCAP_EN			0x00000100
#define TACNA_IN1L_DAC_LOWCAP_EN_MASK			0x00000100
#define TACNA_IN1L_DAC_LOWCAP_EN_SHIFT				 8
#define TACNA_IN1L_DAC_LOWCAP_EN_WIDTH				 1

/* (0x46a4) ADC1R_LP_CONTROL1 */
#define TACNA_IN1R_DAC_LOWIDD_EN			0x00000200
#define TACNA_IN1R_DAC_LOWIDD_EN_MASK			0x00000200
#define TACNA_IN1R_DAC_LOWIDD_EN_SHIFT				 9
#define TACNA_IN1R_DAC_LOWIDD_EN_WIDTH				 1
#define TACNA_IN1R_DAC_LOWCAP_EN			0x00000100
#define TACNA_IN1R_DAC_LOWCAP_EN_MASK			0x00000100
#define TACNA_IN1R_DAC_LOWCAP_EN_SHIFT				 8
#define TACNA_IN1R_DAC_LOWCAP_EN_WIDTH				 1

/* (0x4800) DACMON_CONTROL1 */
#define TACNA_DACMON1_RATE_MASK				0x00003800
#define TACNA_DACMON1_RATE_SHIFT				11
#define TACNA_DACMON1_RATE_WIDTH				 3
#define TACNA_DACMON1_SRC_MASK				0x000000f0
#define TACNA_DACMON1_SRC_SHIFT					 4
#define TACNA_DACMON1_SRC_WIDTH					 4
#define TACNA_DACMON1_EN				0x00000001
#define TACNA_DACMON1_EN_MASK				0x00000001
#define TACNA_DACMON1_EN_SHIFT					 0
#define TACNA_DACMON1_EN_WIDTH					 1

/* (0x4804) OUTPUT_ENABLE_1 */
#define TACNA_OUTAUX1L_WSEQ_EN				0x00002000
#define TACNA_OUTAUX1L_WSEQ_EN_MASK			0x00002000
#define TACNA_OUTAUX1L_WSEQ_EN_SHIFT				13
#define TACNA_OUTAUX1L_WSEQ_EN_WIDTH				 1
#define TACNA_OUTAUX1R_WSEQ_EN				0x00001000
#define TACNA_OUTAUX1R_WSEQ_EN_MASK			0x00001000
#define TACNA_OUTAUX1R_WSEQ_EN_SHIFT				12
#define TACNA_OUTAUX1R_WSEQ_EN_WIDTH				 1
#define TACNA_OUT5L_EN					0x00000200
#define TACNA_OUT5L_EN_MASK				0x00000200
#define TACNA_OUT5L_EN_SHIFT					 9
#define TACNA_OUT5L_EN_WIDTH					 1
#define TACNA_OUT5R_EN					0x00000100
#define TACNA_OUT5R_EN_MASK				0x00000100
#define TACNA_OUT5R_EN_SHIFT					 8
#define TACNA_OUT5R_EN_WIDTH					 1
#define TACNA_OUT2L_EN					0x00000008
#define TACNA_OUT2L_EN_MASK				0x00000008
#define TACNA_OUT2L_EN_SHIFT					 3
#define TACNA_OUT2L_EN_WIDTH					 1
#define TACNA_OUT2R_EN					0x00000004
#define TACNA_OUT2R_EN_MASK				0x00000004
#define TACNA_OUT2R_EN_SHIFT					 2
#define TACNA_OUT2R_EN_WIDTH					 1
#define TACNA_OUT1L_EN					0x00000002
#define TACNA_OUT1L_EN_MASK				0x00000002
#define TACNA_OUT1L_EN_SHIFT					 1
#define TACNA_OUT1L_EN_WIDTH					 1
#define TACNA_OUT1R_EN					0x00000001
#define TACNA_OUT1R_EN_MASK				0x00000001
#define TACNA_OUT1R_EN_SHIFT					 0
#define TACNA_OUT1R_EN_WIDTH					 1

/* (0x4808) OUTPUT_STATUS_1 */
#define TACNA_OUTAUX1L_STS				0x00002000
#define TACNA_OUTAUX1L_STS_MASK				0x00002000
#define TACNA_OUTAUX1L_STS_SHIFT				13
#define TACNA_OUTAUX1L_STS_WIDTH				 1
#define TACNA_OUTAUX1R_STS				0x00001000
#define TACNA_OUTAUX1R_STS_MASK				0x00001000
#define TACNA_OUTAUX1R_STS_SHIFT				12
#define TACNA_OUTAUX1R_STS_WIDTH				 1
#define TACNA_OUT5L_STS					0x00000200
#define TACNA_OUT5L_STS_MASK				0x00000200
#define TACNA_OUT5L_STS_SHIFT					 9
#define TACNA_OUT5L_STS_WIDTH					 1
#define TACNA_OUT5R_STS					0x00000100
#define TACNA_OUT5R_STS_MASK				0x00000100
#define TACNA_OUT5R_STS_SHIFT					 8
#define TACNA_OUT5R_STS_WIDTH					 1
#define TACNA_OUT2L_STS					0x00000008
#define TACNA_OUT2L_STS_MASK				0x00000008
#define TACNA_OUT2L_STS_SHIFT					 3
#define TACNA_OUT2L_STS_WIDTH					 1
#define TACNA_OUT2R_STS					0x00000004
#define TACNA_OUT2R_STS_MASK				0x00000004
#define TACNA_OUT2R_STS_SHIFT					 2
#define TACNA_OUT2R_STS_WIDTH					 1
#define TACNA_OUT1L_STS					0x00000002
#define TACNA_OUT1L_STS_MASK				0x00000002
#define TACNA_OUT1L_STS_SHIFT					 1
#define TACNA_OUT1L_STS_WIDTH					 1
#define TACNA_OUT1R_STS					0x00000001
#define TACNA_OUT1R_STS_MASK				0x00000001
#define TACNA_OUT1R_STS_SHIFT					 0
#define TACNA_OUT1R_STS_WIDTH					 1

/* (0x480c) OUTPUT_CONTROL_1 */
#define TACNA_HIFI_FIR_TYPE_MASK			0x00f00000
#define TACNA_HIFI_FIR_TYPE_SHIFT				20
#define TACNA_HIFI_FIR_TYPE_WIDTH				 4
#define TACNA_OUT_RATE_MASK				0x0000f800
#define TACNA_OUT_RATE_SHIFT					11
#define TACNA_OUT_RATE_WIDTH					 5
#define TACNA_OUT_CLK_DIV_MASK				0x00000030
#define TACNA_OUT_CLK_DIV_SHIFT					 4
#define TACNA_OUT_CLK_DIV_WIDTH					 2
#define TACNA_OUT_CLK_MODE				0x00000008
#define TACNA_OUT_CLK_MODE_MASK				0x00000008
#define TACNA_OUT_CLK_MODE_SHIFT				 3
#define TACNA_OUT_CLK_MODE_WIDTH				 1

/* (0x4810) OUTPUT_VOLUME_RAMP */
#define TACNA_OUT_VD_RAMP_MASK				0x00000070
#define TACNA_OUT_VD_RAMP_SHIFT					 4
#define TACNA_OUT_VD_RAMP_WIDTH					 3
#define TACNA_OUT_VI_RAMP_MASK				0x00000007
#define TACNA_OUT_VI_RAMP_SHIFT					 0
#define TACNA_OUT_VI_RAMP_WIDTH					 3

/* (0x4818) OUT1L_VOLUME_1 */
#define TACNA_OUT1L_MUTE				0x00000100
#define TACNA_OUT1L_MUTE_MASK				0x00000100
#define TACNA_OUT1L_MUTE_SHIFT					 8
#define TACNA_OUT1L_MUTE_WIDTH					 1
#define TACNA_OUT1L_VOL_MASK				0x000000ff
#define TACNA_OUT1L_VOL_SHIFT					 0
#define TACNA_OUT1L_VOL_WIDTH					 8

/* (0x4820) OUT1L_CONTROL_1 */
#define TACNA_OUT1L_DSD_EN				0x00800000
#define TACNA_OUT1L_DSD_EN_MASK				0x00800000
#define TACNA_OUT1L_DSD_EN_SHIFT				23
#define TACNA_OUT1L_DSD_EN_WIDTH				 1
#define TACNA_OUT1L_AUX_SRC_MASK			0x00600000
#define TACNA_OUT1L_AUX_SRC_SHIFT				21
#define TACNA_OUT1L_AUX_SRC_WIDTH				 2
#define TACNA_OUT1L_HIFI				0x00100000
#define TACNA_OUT1L_HIFI_MASK				0x00100000
#define TACNA_OUT1L_HIFI_SHIFT					20
#define TACNA_OUT1L_HIFI_WIDTH					 1
#define TACNA_OUT1_MONO					0x00040000
#define TACNA_OUT1_MONO_MASK				0x00040000
#define TACNA_OUT1_MONO_SHIFT					18
#define TACNA_OUT1_MONO_WIDTH					 1
#define TACNA_OUT1L_ANC_SRC_MASK			0x00030000
#define TACNA_OUT1L_ANC_SRC_SHIFT				16
#define TACNA_OUT1L_ANC_SRC_WIDTH				 2
#define TACNA_OUT1L_NGATE_SRC_MASK			0x00000fff
#define TACNA_OUT1L_NGATE_SRC_SHIFT				 0
#define TACNA_OUT1L_NGATE_SRC_WIDTH				12

/* (0x4824) OUT1L_VOLUME_3 */
#define TACNA_OUT1L_LVL_MASK				0x000000ff
#define TACNA_OUT1L_LVL_SHIFT					 0
#define TACNA_OUT1L_LVL_WIDTH					 8

/* (0x4838) OUT1R_VOLUME_1 */
#define TACNA_OUT1R_MUTE				0x00000100
#define TACNA_OUT1R_MUTE_MASK				0x00000100
#define TACNA_OUT1R_MUTE_SHIFT					 8
#define TACNA_OUT1R_MUTE_WIDTH					 1
#define TACNA_OUT1R_VOL_MASK				0x000000ff
#define TACNA_OUT1R_VOL_SHIFT					 0
#define TACNA_OUT1R_VOL_WIDTH					 8

/* (0x4840) OUT1R_CONTROL_1 */
#define TACNA_OUT1R_DSD_EN				0x00800000
#define TACNA_OUT1R_DSD_EN_MASK				0x00800000
#define TACNA_OUT1R_DSD_EN_SHIFT				23
#define TACNA_OUT1R_DSD_EN_WIDTH				 1
#define TACNA_OUT1R_AUX_SRC_MASK			0x00600000
#define TACNA_OUT1R_AUX_SRC_SHIFT				21
#define TACNA_OUT1R_AUX_SRC_WIDTH				 2
#define TACNA_OUT1R_HIFI				0x00100000
#define TACNA_OUT1R_HIFI_MASK				0x00100000
#define TACNA_OUT1R_HIFI_SHIFT					20
#define TACNA_OUT1R_HIFI_WIDTH					 1
#define TACNA_OUT1R_ANC_SRC_MASK			0x00030000
#define TACNA_OUT1R_ANC_SRC_SHIFT				16
#define TACNA_OUT1R_ANC_SRC_WIDTH				 2
#define TACNA_OUT1R_NGATE_SRC_MASK			0x00000fff
#define TACNA_OUT1R_NGATE_SRC_SHIFT				 0
#define TACNA_OUT1R_NGATE_SRC_WIDTH				12

/* (0x4844) OUT1R_VOLUME_3 */
#define TACNA_OUT1R_LVL_MASK				0x000000ff
#define TACNA_OUT1R_LVL_SHIFT					 0
#define TACNA_OUT1R_LVL_WIDTH					 8

/* (0x4858) OUT2L_VOLUME_1 */
#define TACNA_OUT2L_MUTE				0x00000100
#define TACNA_OUT2L_MUTE_MASK				0x00000100
#define TACNA_OUT2L_MUTE_SHIFT					 8
#define TACNA_OUT2L_MUTE_WIDTH					 1
#define TACNA_OUT2L_VOL_MASK				0x000000ff
#define TACNA_OUT2L_VOL_SHIFT					 0
#define TACNA_OUT2L_VOL_WIDTH					 8

/* (0x4860) OUT2L_CONTROL_1 */
#define TACNA_OUT2L_HIFI				0x00100000
#define TACNA_OUT2L_HIFI_MASK				0x00100000
#define TACNA_OUT2L_HIFI_SHIFT					20
#define TACNA_OUT2L_HIFI_WIDTH					 1
#define TACNA_OUT2_MONO					0x00040000
#define TACNA_OUT2_MONO_MASK				0x00040000
#define TACNA_OUT2_MONO_SHIFT					18
#define TACNA_OUT2_MONO_WIDTH					 1
#define TACNA_OUT2L_ANC_SRC_MASK			0x00030000
#define TACNA_OUT2L_ANC_SRC_SHIFT				16
#define TACNA_OUT2L_ANC_SRC_WIDTH				 2

/* (0x4878) OUT2R_VOLUME_1 */
#define TACNA_OUT2R_MUTE				0x00000100
#define TACNA_OUT2R_MUTE_MASK				0x00000100
#define TACNA_OUT2R_MUTE_SHIFT					 8
#define TACNA_OUT2R_MUTE_WIDTH					 1
#define TACNA_OUT2R_VOL_MASK				0x000000ff
#define TACNA_OUT2R_VOL_SHIFT					 0
#define TACNA_OUT2R_VOL_WIDTH					 8

/* (0x4880) OUT2R_CONTROL_1 */
#define TACNA_OUT2R_HIFI				0x00100000
#define TACNA_OUT2R_HIFI_MASK				0x00100000
#define TACNA_OUT2R_HIFI_SHIFT					20
#define TACNA_OUT2R_HIFI_WIDTH					 1
#define TACNA_OUT2R_ANC_SRC_MASK			0x00030000
#define TACNA_OUT2R_ANC_SRC_SHIFT				16
#define TACNA_OUT2R_ANC_SRC_WIDTH				 2

/* (0x4918) OUT5L_VOLUME_1 */
#define TACNA_OUT5L_MUTE				0x00000100
#define TACNA_OUT5L_MUTE_MASK				0x00000100
#define TACNA_OUT5L_MUTE_SHIFT					 8
#define TACNA_OUT5L_MUTE_WIDTH					 1
#define TACNA_OUT5L_VOL_MASK				0x000000ff
#define TACNA_OUT5L_VOL_SHIFT					 0
#define TACNA_OUT5L_VOL_WIDTH					 8

/* (0x4920) OUT5L_CONTROL_1 */
#define TACNA_OUT5_OUT1_SEL				0x10000000
#define TACNA_OUT5_OUT1_SEL_MASK			0x10000000
#define TACNA_OUT5_OUT1_SEL_SHIFT				28
#define TACNA_OUT5_OUT1_SEL_WIDTH				 1
#define TACNA_OUT5L_HIFI				0x00100000
#define TACNA_OUT5L_HIFI_MASK				0x00100000
#define TACNA_OUT5L_HIFI_SHIFT					20
#define TACNA_OUT5L_HIFI_WIDTH					 1
#define TACNA_OUT5_OSR					0x00080000
#define TACNA_OUT5_OSR_MASK				0x00080000
#define TACNA_OUT5_OSR_SHIFT					19
#define TACNA_OUT5_OSR_WIDTH					 1
#define TACNA_OUT5L_ANC_SRC_MASK			0x00030000
#define TACNA_OUT5L_ANC_SRC_SHIFT				16
#define TACNA_OUT5L_ANC_SRC_WIDTH				 2
#define TACNA_OUT5L_NGATE_SRC_MASK			0x00000fff
#define TACNA_OUT5L_NGATE_SRC_SHIFT				 0
#define TACNA_OUT5L_NGATE_SRC_WIDTH				12

/* (0x4934) OUT5PDM_CONTROL_1 */
#define TACNA_OUT5PDM_MUTE_ENDIAN			0x00008000
#define TACNA_OUT5PDM_MUTE_ENDIAN_MASK			0x00008000
#define TACNA_OUT5PDM_MUTE_ENDIAN_SHIFT				15
#define TACNA_OUT5PDM_MUTE_ENDIAN_WIDTH				 1
#define TACNA_OUT5PDM_FMT				0x00004000
#define TACNA_OUT5PDM_FMT_MASK				0x00004000
#define TACNA_OUT5PDM_FMT_SHIFT					14
#define TACNA_OUT5PDM_FMT_WIDTH					 1
#define TACNA_OUT5PDM_L_MUTE				0x00002000
#define TACNA_OUT5PDM_L_MUTE_MASK			0x00002000
#define TACNA_OUT5PDM_L_MUTE_SHIFT				13
#define TACNA_OUT5PDM_L_MUTE_WIDTH				 1
#define TACNA_OUT5PDM_R_MUTE				0x00001000
#define TACNA_OUT5PDM_R_MUTE_MASK			0x00001000
#define TACNA_OUT5PDM_R_MUTE_SHIFT				12
#define TACNA_OUT5PDM_R_MUTE_WIDTH				 1
#define TACNA_OUT5PDM_MUTE_SEQ_MASK			0x000000ff
#define TACNA_OUT5PDM_MUTE_SEQ_SHIFT				 0
#define TACNA_OUT5PDM_MUTE_SEQ_WIDTH				 8

/* (0x4938) OUT5R_VOLUME_1 */
#define TACNA_OUT5R_MUTE				0x00000100
#define TACNA_OUT5R_MUTE_MASK				0x00000100
#define TACNA_OUT5R_MUTE_SHIFT					 8
#define TACNA_OUT5R_MUTE_WIDTH					 1
#define TACNA_OUT5R_VOL_MASK				0x000000ff
#define TACNA_OUT5R_VOL_SHIFT					 0
#define TACNA_OUT5R_VOL_WIDTH					 8

/* (0x4940) OUT5R_CONTROL_1 */
#define TACNA_OUT5R_HIFI				0x00100000
#define TACNA_OUT5R_HIFI_MASK				0x00100000
#define TACNA_OUT5R_HIFI_SHIFT					20
#define TACNA_OUT5R_HIFI_WIDTH					 1
#define TACNA_OUT5R_ANC_SRC_MASK			0x00030000
#define TACNA_OUT5R_ANC_SRC_SHIFT				16
#define TACNA_OUT5R_ANC_SRC_WIDTH				 2
#define TACNA_OUT5R_NGATE_SRC_MASK			0x00000fff
#define TACNA_OUT5R_NGATE_SRC_SHIFT				 0
#define TACNA_OUT5R_NGATE_SRC_WIDTH				12

/* (0x4994) OUTAUX1L_ENABLE_1 */
#define TACNA_OUTAUX1L_MUTE_OVD				0x00000004
#define TACNA_OUTAUX1L_MUTE_OVD_MASK			0x00000004
#define TACNA_OUTAUX1L_MUTE_OVD_SHIFT				 2
#define TACNA_OUTAUX1L_MUTE_OVD_WIDTH				 1
#define TACNA_OUTAUX1L_STBY				0x00000002
#define TACNA_OUTAUX1L_STBY_MASK			0x00000002
#define TACNA_OUTAUX1L_STBY_SHIFT				 1
#define TACNA_OUTAUX1L_STBY_WIDTH				 1
#define TACNA_OUTAUX1L_EN				0x00000001
#define TACNA_OUTAUX1L_EN_MASK				0x00000001
#define TACNA_OUTAUX1L_EN_SHIFT					 0
#define TACNA_OUTAUX1L_EN_WIDTH					 1

/* (0x4998) OUTAUX1L_VOLUME_1 */
#define TACNA_OUTAUX1L_MUTE				0x00000100
#define TACNA_OUTAUX1L_MUTE_MASK			0x00000100
#define TACNA_OUTAUX1L_MUTE_SHIFT				 8
#define TACNA_OUTAUX1L_MUTE_WIDTH				 1
#define TACNA_OUTAUX1L_VOL_MASK				0x000000ff
#define TACNA_OUTAUX1L_VOL_SHIFT				 0
#define TACNA_OUTAUX1L_VOL_WIDTH				 8

/* (0x49a0) OUTAUX1L_CONTROL_1 */
#define TACNA_OUTAUX1L_HIFI				0x00100000
#define TACNA_OUTAUX1L_HIFI_MASK			0x00100000
#define TACNA_OUTAUX1L_HIFI_SHIFT				20
#define TACNA_OUTAUX1L_HIFI_WIDTH				 1
#define TACNA_OUTAUX1_MONO				0x00040000
#define TACNA_OUTAUX1_MONO_MASK				0x00040000
#define TACNA_OUTAUX1_MONO_SHIFT				18
#define TACNA_OUTAUX1_MONO_WIDTH				 1
#define TACNA_OUTAUX1L_ANC_SRC_MASK			0x00030000
#define TACNA_OUTAUX1L_ANC_SRC_SHIFT				16
#define TACNA_OUTAUX1L_ANC_SRC_WIDTH				 2
#define TACNA_OUTAUX1L_NGATE_SRC_MASK			0x00000fff
#define TACNA_OUTAUX1L_NGATE_SRC_SHIFT				 0
#define TACNA_OUTAUX1L_NGATE_SRC_WIDTH				12

/* (0x49a4) OUTAUX1L_VOLUME_3 */
#define TACNA_OUTAUX1L_LVL_MASK				0x000000ff
#define TACNA_OUTAUX1L_LVL_SHIFT				 0
#define TACNA_OUTAUX1L_LVL_WIDTH				 8

/* (0x49b4) OUTAUX1R_ENABLE_1 */
#define TACNA_OUTAUX1R_MUTE_OVD				0x00000004
#define TACNA_OUTAUX1R_MUTE_OVD_MASK			0x00000004
#define TACNA_OUTAUX1R_MUTE_OVD_SHIFT				 2
#define TACNA_OUTAUX1R_MUTE_OVD_WIDTH				 1
#define TACNA_OUTAUX1R_STBY				0x00000002
#define TACNA_OUTAUX1R_STBY_MASK			0x00000002
#define TACNA_OUTAUX1R_STBY_SHIFT				 1
#define TACNA_OUTAUX1R_STBY_WIDTH				 1
#define TACNA_OUTAUX1R_EN				0x00000001
#define TACNA_OUTAUX1R_EN_MASK				0x00000001
#define TACNA_OUTAUX1R_EN_SHIFT					 0
#define TACNA_OUTAUX1R_EN_WIDTH					 1

/* (0x49b8) OUTAUX1R_VOLUME_1 */
#define TACNA_OUTAUX1R_MUTE				0x00000100
#define TACNA_OUTAUX1R_MUTE_MASK			0x00000100
#define TACNA_OUTAUX1R_MUTE_SHIFT				 8
#define TACNA_OUTAUX1R_MUTE_WIDTH				 1
#define TACNA_OUTAUX1R_VOL_MASK				0x000000ff
#define TACNA_OUTAUX1R_VOL_SHIFT				 0
#define TACNA_OUTAUX1R_VOL_WIDTH				 8

/* (0x49c0) OUTAUX1R_CONTROL_1 */
#define TACNA_OUTAUX1R_HIFI				0x00100000
#define TACNA_OUTAUX1R_HIFI_MASK			0x00100000
#define TACNA_OUTAUX1R_HIFI_SHIFT				20
#define TACNA_OUTAUX1R_HIFI_WIDTH				 1
#define TACNA_OUTAUX1R_ANC_SRC_MASK			0x00030000
#define TACNA_OUTAUX1R_ANC_SRC_SHIFT				16
#define TACNA_OUTAUX1R_ANC_SRC_WIDTH				 2
#define TACNA_OUTAUX1R_NGATE_SRC_MASK			0x00000fff
#define TACNA_OUTAUX1R_NGATE_SRC_SHIFT				 0
#define TACNA_OUTAUX1R_NGATE_SRC_WIDTH				12

/* (0x49c4) OUTAUX1R_VOLUME_3 */
#define TACNA_OUTAUX1R_LVL_MASK				0x000000ff
#define TACNA_OUTAUX1R_LVL_SHIFT				 0
#define TACNA_OUTAUX1R_LVL_WIDTH				 8

/* (0x4a18) OUTPUT_AEC_ENABLE_1 */
#define TACNA_AEC_LOOPBACK2_EN				0x00000002
#define TACNA_AEC_LOOPBACK2_EN_MASK			0x00000002
#define TACNA_AEC_LOOPBACK2_EN_SHIFT				 1
#define TACNA_AEC_LOOPBACK2_EN_WIDTH				 1
#define TACNA_AEC_LOOPBACK1_EN				0x00000001
#define TACNA_AEC_LOOPBACK1_EN_MASK			0x00000001
#define TACNA_AEC_LOOPBACK1_EN_SHIFT				 0
#define TACNA_AEC_LOOPBACK1_EN_WIDTH				 1

/* (0x4a1c) OUTPUT_AEC_STATUS_1 */
#define TACNA_AEC_LOOPBACK2_STS				0x00000002
#define TACNA_AEC_LOOPBACK2_STS_MASK			0x00000002
#define TACNA_AEC_LOOPBACK2_STS_SHIFT				 1
#define TACNA_AEC_LOOPBACK2_STS_WIDTH				 1
#define TACNA_AEC_LOOPBACK1_STS				0x00000001
#define TACNA_AEC_LOOPBACK1_STS_MASK			0x00000001
#define TACNA_AEC_LOOPBACK1_STS_SHIFT				 0
#define TACNA_AEC_LOOPBACK1_STS_WIDTH				 1

/* (0x4a20) OUTPUT_AEC_CONTROL_1 */
#define TACNA_AEC_LOOPBACK2_SRC_MASK			0x000000f0
#define TACNA_AEC_LOOPBACK2_SRC_SHIFT				 4
#define TACNA_AEC_LOOPBACK2_SRC_WIDTH				 4
#define TACNA_AEC_LOOPBACK1_SRC_MASK			0x0000000f
#define TACNA_AEC_LOOPBACK1_SRC_SHIFT				 0
#define TACNA_AEC_LOOPBACK1_SRC_WIDTH				 4

/* (0x4c14) EDRE_ENABLE */
#define TACNA_EDRE_OUT2L_THR1_ENA			0x00000008
#define TACNA_EDRE_OUT2L_THR1_ENA_MASK			0x00000008
#define TACNA_EDRE_OUT2L_THR1_ENA_SHIFT				 3
#define TACNA_EDRE_OUT2L_THR1_ENA_WIDTH				 1
#define TACNA_EDRE_OUT2R_THR1_ENA			0x00000004
#define TACNA_EDRE_OUT2R_THR1_ENA_MASK			0x00000004
#define TACNA_EDRE_OUT2R_THR1_ENA_SHIFT				 2
#define TACNA_EDRE_OUT2R_THR1_ENA_WIDTH				 1
#define TACNA_EDRE_OUT1L_THR1_ENA			0x00000002
#define TACNA_EDRE_OUT1L_THR1_ENA_MASK			0x00000002
#define TACNA_EDRE_OUT1L_THR1_ENA_SHIFT				 1
#define TACNA_EDRE_OUT1L_THR1_ENA_WIDTH				 1
#define TACNA_EDRE_OUT1R_THR1_ENA			0x00000001
#define TACNA_EDRE_OUT1R_THR1_ENA_MASK			0x00000001
#define TACNA_EDRE_OUT1R_THR1_ENA_SHIFT				 0
#define TACNA_EDRE_OUT1R_THR1_ENA_WIDTH				 1

/* (0x4c18) EDRE_MANUAL */
#define TACNA_EDRE_OUT2L_MANUAL				0x00000008
#define TACNA_EDRE_OUT2L_MANUAL_MASK			0x00000008
#define TACNA_EDRE_OUT2L_MANUAL_SHIFT				 3
#define TACNA_EDRE_OUT2L_MANUAL_WIDTH				 1
#define TACNA_EDRE_OUT2R_MANUAL				0x00000004
#define TACNA_EDRE_OUT2R_MANUAL_MASK			0x00000004
#define TACNA_EDRE_OUT2R_MANUAL_SHIFT				 2
#define TACNA_EDRE_OUT2R_MANUAL_WIDTH				 1
#define TACNA_EDRE_OUT1L_MANUAL				0x00000002
#define TACNA_EDRE_OUT1L_MANUAL_MASK			0x00000002
#define TACNA_EDRE_OUT1L_MANUAL_SHIFT				 1
#define TACNA_EDRE_OUT1L_MANUAL_WIDTH				 1
#define TACNA_EDRE_OUT1R_MANUAL				0x00000001
#define TACNA_EDRE_OUT1R_MANUAL_MASK			0x00000001
#define TACNA_EDRE_OUT1R_MANUAL_SHIFT				 0
#define TACNA_EDRE_OUT1R_MANUAL_WIDTH				 1

/* (0x4a24) OUTPUT_NG_CONTROL_1 */
#define TACNA_NGATE_HOLD_MASK				0x00000030
#define TACNA_NGATE_HOLD_SHIFT					 4
#define TACNA_NGATE_HOLD_WIDTH					 2
#define TACNA_NGATE_THR_MASK				0x0000000e
#define TACNA_NGATE_THR_SHIFT					 1
#define TACNA_NGATE_THR_WIDTH					 3
#define TACNA_NGATE_EN					0x00000001
#define TACNA_NGATE_EN_MASK				0x00000001
#define TACNA_NGATE_EN_SHIFT					 0
#define TACNA_NGATE_EN_WIDTH					 1

/* (0x5000) OUTH_ENABLE_1 */
#define TACNA_OUTH_PCM_EN				0x00000004
#define TACNA_OUTH_PCM_EN_MASK				0x00000004
#define TACNA_OUTH_PCM_EN_SHIFT					 2
#define TACNA_OUTH_PCM_EN_WIDTH					 1
#define TACNA_DSD1_IF_EN				0x00000002
#define TACNA_DSD1_IF_EN_MASK				0x00000002
#define TACNA_DSD1_IF_EN_SHIFT					 1
#define TACNA_DSD1_IF_EN_WIDTH					 1
#define TACNA_OUTH_EN					0x00000001
#define TACNA_OUTH_EN_MASK				0x00000001
#define TACNA_OUTH_EN_SHIFT					 0
#define TACNA_OUTH_EN_WIDTH					 1

/* (0x5100) OUTH_CONFIG_1 */
#define TACNA_OUTH_CLK_FRAC				0x20000000
#define TACNA_OUTH_CLK_FRAC_MASK			0x20000000
#define TACNA_OUTH_CLK_FRAC_SHIFT				29
#define TACNA_OUTH_CLK_FRAC_WIDTH				 1
#define TACNA_OUTH_RATE_MASK				0x0000f800
#define TACNA_OUTH_RATE_SHIFT					11
#define TACNA_OUTH_RATE_WIDTH					 5
#define TACNA_OUTH_WIDTH_MASK				0x0000000c
#define TACNA_OUTH_WIDTH_SHIFT					 2
#define TACNA_OUTH_WIDTH_WIDTH					 2

/* (0x5104) OUTHL_VOLUME_1 */
#define TACNA_OUTH_VU					0x00000200
#define TACNA_OUTH_VU_MASK				0x00000200
#define TACNA_OUTH_VU_SHIFT					 9
#define TACNA_OUTH_VU_WIDTH					 1
#define TACNA_OUTHL_VOL_MASK				0x000000ff
#define TACNA_OUTHL_VOL_SHIFT					 0
#define TACNA_OUTHL_VOL_WIDTH					 8

/* (0x5108) OUTHR_VOLUME_1 */
#define TACNA_OUTH_VU					0x00000200
#define TACNA_OUTH_VU_MASK				0x00000200
#define TACNA_OUTH_VU_SHIFT					 9
#define TACNA_OUTH_VU_WIDTH					 1
#define TACNA_OUTHR_VOL_MASK				0x000000ff
#define TACNA_OUTHR_VOL_SHIFT					 0
#define TACNA_OUTHR_VOL_WIDTH					 8

/* (0x510c) OUTH_AUX_MIX_CONTROL_1 */
#define TACNA_OUTH_DRE_LEGACY_EN			0x00000010
#define TACNA_OUTH_DRE_LEGACY_EN_MASK			0x00000010
#define TACNA_OUTH_DRE_LEGACY_EN_SHIFT				 4
#define TACNA_OUTH_DRE_LEGACY_EN_WIDTH				 1
#define TACNA_OUTHL_AUX_SRC_MASK			0x0000000c
#define TACNA_OUTHL_AUX_SRC_SHIFT				 2
#define TACNA_OUTHL_AUX_SRC_WIDTH				 2
#define TACNA_OUTHR_AUX_SRC_MASK			0x00000003
#define TACNA_OUTHR_AUX_SRC_SHIFT				 0
#define TACNA_OUTHR_AUX_SRC_WIDTH				 2

/* (0x5110) OUTH_VOLUME_RAMP1 */
#define TACNA_OUTH_VD_RAMP_MASK				0x00000070
#define TACNA_OUTH_VD_RAMP_SHIFT				 4
#define TACNA_OUTH_VD_RAMP_WIDTH				 3
#define TACNA_OUTH_VI_RAMP_MASK				0x00000007
#define TACNA_OUTH_VI_RAMP_SHIFT				 0
#define TACNA_OUTH_VI_RAMP_WIDTH				 3

/* (0x511c) OUTH_CFG2 */
#define TACNA_OUTH_HPAMP_B_FBRES_WELLBIAS_DIS		0x00000008
#define TACNA_OUTH_HPAMP_B_FBRES_WELLBIAS_DIS_MASK	0x00000008
#define TACNA_OUTH_HPAMP_B_FBRES_WELLBIAS_DIS_SHIFT		 3
#define TACNA_OUTH_HPAMP_B_FBRES_WELLBIAS_DIS_WIDTH		 1
#define TACNA_OUTH_HPAMP_A_FBRES_WELLBIAS_DIS		0x00000004
#define TACNA_OUTH_HPAMP_A_FBRES_WELLBIAS_DIS_MASK	0x00000004
#define TACNA_OUTH_HPAMP_A_FBRES_WELLBIAS_DIS_SHIFT		 2
#define TACNA_OUTH_HPAMP_A_FBRES_WELLBIAS_DIS_WIDTH		 1

/* (0x5128) OUTH_CFG5 */
#define TACNA_EDRE_B_MANUAL				0x10000000
#define TACNA_EDRE_B_MANUAL_MASK			0x10000000
#define TACNA_EDRE_B_MANUAL_SHIFT				28
#define TACNA_EDRE_B_MANUAL_WIDTH				 1
#define TACNA_LOWRES_CLAMP_NICHOLLS_R_EN		0x08000000
#define TACNA_LOWRES_CLAMP_NICHOLLS_R_EN_MASK		0x08000000
#define TACNA_LOWRES_CLAMP_NICHOLLS_R_EN_SHIFT			27
#define TACNA_LOWRES_CLAMP_NICHOLLS_R_EN_WIDTH			 1
#define TACNA_XTALK_CLAMP_NICHOLLS_R_EN			0x04000000
#define TACNA_XTALK_CLAMP_NICHOLLS_R_EN_MASK		0x04000000
#define TACNA_XTALK_CLAMP_NICHOLLS_R_EN_SHIFT			26
#define TACNA_XTALK_CLAMP_NICHOLLS_R_EN_WIDTH			 1
#define TACNA_DS_CLAMP_SUMPB_GNDA			0x02000000
#define TACNA_DS_CLAMP_SUMPB_GNDA_MASK			0x02000000
#define TACNA_DS_CLAMP_SUMPB_GNDA_SHIFT				25
#define TACNA_DS_CLAMP_SUMPB_GNDA_WIDTH				 1
#define TACNA_DS_CLAMP_SUMNB_GNDA			0x01000000
#define TACNA_DS_CLAMP_SUMNB_GNDA_MASK			0x01000000
#define TACNA_DS_CLAMP_SUMNB_GNDA_SHIFT				24
#define TACNA_DS_CLAMP_SUMNB_GNDA_WIDTH				 1
#define TACNA_EDRE_A_MANUAL				0x00100000
#define TACNA_EDRE_A_MANUAL_MASK			0x00100000
#define TACNA_EDRE_A_MANUAL_SHIFT				20
#define TACNA_EDRE_A_MANUAL_WIDTH				 1
#define TACNA_LOWRES_CLAMP_NICHOLLS_L_EN		0x00080000
#define TACNA_LOWRES_CLAMP_NICHOLLS_L_EN_MASK		0x00080000
#define TACNA_LOWRES_CLAMP_NICHOLLS_L_EN_SHIFT			19
#define TACNA_LOWRES_CLAMP_NICHOLLS_L_EN_WIDTH			 1
#define TACNA_XTALK_CLAMP_NICHOLLS_L_EN			0x00040000
#define TACNA_XTALK_CLAMP_NICHOLLS_L_EN_MASK		0x00040000
#define TACNA_XTALK_CLAMP_NICHOLLS_L_EN_SHIFT			18
#define TACNA_XTALK_CLAMP_NICHOLLS_L_EN_WIDTH			 1
#define TACNA_DS_CLAMP_SUMPA_GNDA			0x00020000
#define TACNA_DS_CLAMP_SUMPA_GNDA_MASK			0x00020000
#define TACNA_DS_CLAMP_SUMPA_GNDA_SHIFT				17
#define TACNA_DS_CLAMP_SUMPA_GNDA_WIDTH				 1
#define TACNA_DS_CLAMP_SUMNA_GNDA			0x00010000
#define TACNA_DS_CLAMP_SUMNA_GNDA_MASK			0x00010000
#define TACNA_DS_CLAMP_SUMNA_GNDA_SHIFT				16
#define TACNA_DS_CLAMP_SUMNA_GNDA_WIDTH				 1

/* (0x5138) OUTH_CFG9 */
#define TACNA_CLK_INTP_PREFILT_BYPASS_CG		0x00000080
#define TACNA_CLK_INTP_PREFILT_BYPASS_CG_MASK		0x00000080
#define TACNA_CLK_INTP_PREFILT_BYPASS_CG_SHIFT			 7
#define TACNA_CLK_INTP_PREFILT_BYPASS_CG_WIDTH			 1
#define TACNA_CLK_INTP_BYPASS_CG			0x00000040
#define TACNA_CLK_INTP_BYPASS_CG_MASK			0x00000040
#define TACNA_CLK_INTP_BYPASS_CG_SHIFT				 6
#define TACNA_CLK_INTP_BYPASS_CG_WIDTH				 1

/* (0x5200) DSD1_CONTROL1 */
#define TACNA_DSD1_PDM_EDGE				0x10000000
#define TACNA_DSD1_PDM_EDGE_MASK			0x10000000
#define TACNA_DSD1_PDM_EDGE_SHIFT				28
#define TACNA_DSD1_PDM_EDGE_WIDTH				 1
#define TACNA_DSD1_PDM_2WIRE				0x08000000
#define TACNA_DSD1_PDM_2WIRE_MASK			0x08000000
#define TACNA_DSD1_PDM_2WIRE_SHIFT				27
#define TACNA_DSD1_PDM_2WIRE_WIDTH				 1
#define TACNA_DSD1_CLK_MSTR				0x04000000
#define TACNA_DSD1_CLK_MSTR_MASK			0x04000000
#define TACNA_DSD1_CLK_MSTR_SHIFT				26
#define TACNA_DSD1_CLK_MSTR_WIDTH				 1
#define TACNA_DSD1_PM_EN				0x02000000
#define TACNA_DSD1_PM_EN_MASK				0x02000000
#define TACNA_DSD1_PM_EN_SHIFT					25
#define TACNA_DSD1_PM_EN_WIDTH					 1
#define TACNA_DSD1_PM_SEL				0x01000000
#define TACNA_DSD1_PM_SEL_MASK				0x01000000
#define TACNA_DSD1_PM_SEL_SHIFT					24
#define TACNA_DSD1_PM_SEL_WIDTH					 1
#define TACNA_DSD1_ZERODB				0x00800000
#define TACNA_DSD1_ZERODB_MASK				0x00800000
#define TACNA_DSD1_ZERODB_SHIFT					23
#define TACNA_DSD1_ZERODB_WIDTH					 1
#define TACNA_DSD1_HPF_EN				0x00400000
#define TACNA_DSD1_HPF_EN_MASK				0x00400000
#define TACNA_DSD1_HPF_EN_SHIFT					22
#define TACNA_DSD1_HPF_EN_WIDTH					 1
#define TACNA_DSD1_PCM_OVD				0x00100000
#define TACNA_DSD1_PCM_OVD_MASK				0x00100000
#define TACNA_DSD1_PCM_OVD_SHIFT				20
#define TACNA_DSD1_PCM_OVD_WIDTH				 1
#define TACNA_DSD1L_INV					0x00080000
#define TACNA_DSD1L_INV_MASK				0x00080000
#define TACNA_DSD1L_INV_SHIFT					19
#define TACNA_DSD1L_INV_WIDTH					 1
#define TACNA_DSD1R_INV					0x00040000
#define TACNA_DSD1R_INV_MASK				0x00040000
#define TACNA_DSD1R_INV_SHIFT					18
#define TACNA_DSD1R_INV_WIDTH					 1
#define TACNA_DSD1_SWAP_CHAN				0x00020000
#define TACNA_DSD1_SWAP_CHAN_MASK			0x00020000
#define TACNA_DSD1_SWAP_CHAN_SHIFT				17
#define TACNA_DSD1_SWAP_CHAN_WIDTH				 1
#define TACNA_DSD1_MONO					0x00010000
#define TACNA_DSD1_MONO_MASK				0x00010000
#define TACNA_DSD1_MONO_SHIFT					16
#define TACNA_DSD1_MONO_WIDTH					 1
#define TACNA_DSD1_STATIC_DET				0x00000080
#define TACNA_DSD1_STATIC_DET_MASK			0x00000080
#define TACNA_DSD1_STATIC_DET_SHIFT				 7
#define TACNA_DSD1_STATIC_DET_WIDTH				 1
#define TACNA_DSD1_ERR_DET				0x00000040
#define TACNA_DSD1_ERR_DET_MASK				0x00000040
#define TACNA_DSD1_ERR_DET_SHIFT				 6
#define TACNA_DSD1_ERR_DET_WIDTH				 1
#define TACNA_DSD1_SRC_MASK				0x00000030
#define TACNA_DSD1_SRC_SHIFT					 4
#define TACNA_DSD1_SRC_WIDTH					 2
#define TACNA_DSD1_OSR_MASK				0x0000000e
#define TACNA_DSD1_OSR_SHIFT					 1
#define TACNA_DSD1_OSR_WIDTH					 3
#define TACNA_DSD1_EN					0x00000001
#define TACNA_DSD1_EN_MASK				0x00000001
#define TACNA_DSD1_EN_SHIFT					 0
#define TACNA_DSD1_EN_WIDTH					 1

/* (0x5204) DSD1_VOLUME1 */
#define TACNA_DSD1_RAMP_UP				0x00800000
#define TACNA_DSD1_RAMP_UP_MASK				0x00800000
#define TACNA_DSD1_RAMP_UP_SHIFT				23
#define TACNA_DSD1_RAMP_UP_WIDTH				 1
#define TACNA_DSD1_VOL_STEREO				0x00400000
#define TACNA_DSD1_VOL_STEREO_MASK			0x00400000
#define TACNA_DSD1_VOL_STEREO_SHIFT				22
#define TACNA_DSD1_VOL_STEREO_WIDTH				 1
#define TACNA_DSD1_RAMP					0x00200000
#define TACNA_DSD1_RAMP_MASK				0x00200000
#define TACNA_DSD1_RAMP_SHIFT					21
#define TACNA_DSD1_RAMP_WIDTH					 1
#define TACNA_DSD1_AMUTE				0x00080000
#define TACNA_DSD1_AMUTE_MASK				0x00080000
#define TACNA_DSD1_AMUTE_SHIFT					19
#define TACNA_DSD1_AMUTE_WIDTH					 1
#define TACNA_DSD1_AMUTE_STEREO				0x00040000
#define TACNA_DSD1_AMUTE_STEREO_MASK			0x00040000
#define TACNA_DSD1_AMUTE_STEREO_SHIFT				18
#define TACNA_DSD1_AMUTE_STEREO_WIDTH				 1
#define TACNA_DSD1L_MUTE				0x00020000
#define TACNA_DSD1L_MUTE_MASK				0x00020000
#define TACNA_DSD1L_MUTE_SHIFT					17
#define TACNA_DSD1L_MUTE_WIDTH					 1
#define TACNA_DSD1R_MUTE				0x00010000
#define TACNA_DSD1R_MUTE_MASK				0x00010000
#define TACNA_DSD1R_MUTE_SHIFT					16
#define TACNA_DSD1R_MUTE_WIDTH					 1
#define TACNA_DSD1L_VOL_MASK				0x0000ff00
#define TACNA_DSD1L_VOL_SHIFT					 8
#define TACNA_DSD1L_VOL_WIDTH					 8
#define TACNA_DSD1R_VOL_MASK				0x000000ff
#define TACNA_DSD1R_VOL_SHIFT					 0
#define TACNA_DSD1R_VOL_WIDTH					 8

/* (0x5208) DOP1_CONTROL1 */
#define TACNA_DOP1_AUTORATE				0x00000800
#define TACNA_DOP1_AUTORATE_MASK			0x00000800
#define TACNA_DOP1_AUTORATE_SHIFT				11
#define TACNA_DOP1_AUTORATE_WIDTH				 1
#define TACNA_DOP1_SOFTSW				0x00000400
#define TACNA_DOP1_SOFTSW_MASK				0x00000400
#define TACNA_DOP1_SOFTSW_SHIFT					10
#define TACNA_DOP1_SOFTSW_WIDTH					 1
#define TACNA_DOP1_AUTOSW_EN				0x00000200
#define TACNA_DOP1_AUTOSW_EN_MASK			0x00000200
#define TACNA_DOP1_AUTOSW_EN_SHIFT				 9
#define TACNA_DOP1_AUTOSW_EN_WIDTH				 1
#define TACNA_DOP1_AMUTE_PCM				0x00000100
#define TACNA_DOP1_AMUTE_PCM_MASK			0x00000100
#define TACNA_DOP1_AMUTE_PCM_SHIFT				 8
#define TACNA_DOP1_AMUTE_PCM_WIDTH				 1
#define TACNA_DOP1_OFFSET_CONDITION			0x00000020
#define TACNA_DOP1_OFFSET_CONDITION_MASK		0x00000020
#define TACNA_DOP1_OFFSET_CONDITION_SHIFT			 5
#define TACNA_DOP1_OFFSET_CONDITION_WIDTH			 1
#define TACNA_DOP1_MARKER_ADJ1				0x00000010
#define TACNA_DOP1_MARKER_ADJ1_MASK			0x00000010
#define TACNA_DOP1_MARKER_ADJ1_SHIFT				 4
#define TACNA_DOP1_MARKER_ADJ1_WIDTH				 1
#define TACNA_DOP1_WIDTH_MASK				0x00000003
#define TACNA_DOP1_WIDTH_SHIFT					 0
#define TACNA_DOP1_WIDTH_WIDTH					 2

/* (0x520c) OUTH_DSD_PCM */
#define TACNA_OUTH_DSD_PCM_MIX_SETUP			0x00000002
#define TACNA_OUTH_DSD_PCM_MIX_SETUP_MASK		0x00000002
#define TACNA_OUTH_DSD_PCM_MIX_SETUP_SHIFT			 1
#define TACNA_OUTH_DSD_PCM_MIX_SETUP_WIDTH			 1
#define TACNA_OUTH_DSD_PCM_MIX				0x00000001
#define TACNA_OUTH_DSD_PCM_MIX_MASK			0x00000001
#define TACNA_OUTH_DSD_PCM_MIX_SHIFT				 0
#define TACNA_OUTH_DSD_PCM_MIX_WIDTH				 1

/* (0x5300) OUTH_HP_CONFIG */
#define TACNA_OUTHL_CLAMP				0x00000080
#define TACNA_OUTHL_CLAMP_MASK				0x00000080
#define TACNA_OUTHL_CLAMP_SHIFT					 7
#define TACNA_OUTHL_CLAMP_WIDTH					 1
#define TACNA_OUTHR_CLAMP				0x00000040
#define TACNA_OUTHR_CLAMP_MASK				0x00000040
#define TACNA_OUTHR_CLAMP_SHIFT					 6
#define TACNA_OUTHR_CLAMP_WIDTH					 1
#define TACNA_OUTH_FS_MASK				0x00000030
#define TACNA_OUTH_FS_SHIFT					 4
#define TACNA_OUTH_FS_WIDTH					 2
#define TACNA_OUTH_LP					0x00000002
#define TACNA_OUTH_LP_MASK				0x00000002
#define TACNA_OUTH_LP_SHIFT					 1
#define TACNA_OUTH_LP_WIDTH					 1
#define TACNA_OUTH_BOOST				0x00000001
#define TACNA_OUTH_BOOST_MASK				0x00000001
#define TACNA_OUTH_BOOST_SHIFT					 0
#define TACNA_OUTH_BOOST_WIDTH					 1

/* (0x5400) OUTH_PCM_CONTROL1 */
#define TACNA_OUTH_RAMP_DOWN				0x80000000
#define TACNA_OUTH_RAMP_DOWN_MASK			0x80000000
#define TACNA_OUTH_RAMP_DOWN_SHIFT				31
#define TACNA_OUTH_RAMP_DOWN_WIDTH				 1
#define TACNA_OUTH_VOL_STEREO				0x40000000
#define TACNA_OUTH_VOL_STEREO_MASK			0x40000000
#define TACNA_OUTH_VOL_STEREO_SHIFT				30
#define TACNA_OUTH_VOL_STEREO_WIDTH				 1
#define TACNA_OUTH_RAMP_MASK				0x30000000
#define TACNA_OUTH_RAMP_SHIFT					28
#define TACNA_OUTH_RAMP_WIDTH					 2
#define TACNA_OUTH_AMUTE				0x08000000
#define TACNA_OUTH_AMUTE_MASK				0x08000000
#define TACNA_OUTH_AMUTE_SHIFT					27
#define TACNA_OUTH_AMUTE_WIDTH					 1
#define TACNA_OUTH_AMUTE_STEREO				0x04000000
#define TACNA_OUTH_AMUTE_STEREO_MASK			0x04000000
#define TACNA_OUTH_AMUTE_STEREO_SHIFT				26
#define TACNA_OUTH_AMUTE_STEREO_WIDTH				 1
#define TACNA_OUTHL_MUTE				0x02000000
#define TACNA_OUTHL_MUTE_MASK				0x02000000
#define TACNA_OUTHL_MUTE_SHIFT					25
#define TACNA_OUTHL_MUTE_WIDTH					 1
#define TACNA_OUTHR_MUTE				0x01000000
#define TACNA_OUTHR_MUTE_MASK				0x01000000
#define TACNA_OUTHR_MUTE_SHIFT					24
#define TACNA_OUTHR_MUTE_WIDTH					 1
#define TACNA_OUTHL_LVL_MASK				0x00ff0000
#define TACNA_OUTHL_LVL_SHIFT					16
#define TACNA_OUTHL_LVL_WIDTH					 8
#define TACNA_OUTHR_LVL_MASK				0x0000ff00
#define TACNA_OUTHR_LVL_SHIFT					 8
#define TACNA_OUTHR_LVL_WIDTH					 8
#define TACNA_OUTH_FILT2				0x00000080
#define TACNA_OUTH_FILT2_MASK				0x00000080
#define TACNA_OUTH_FILT2_SHIFT					 7
#define TACNA_OUTH_FILT2_WIDTH					 1
#define TACNA_OUTH_FILT1				0x00000040
#define TACNA_OUTH_FILT1_MASK				0x00000040
#define TACNA_OUTH_FILT1_SHIFT					 6
#define TACNA_OUTH_FILT1_WIDTH					 1
#define TACNA_OUTH_WBF_LOAD_MASK			0x00000018
#define TACNA_OUTH_WBF_LOAD_SHIFT				 3
#define TACNA_OUTH_WBF_LOAD_WIDTH				 2
#define TACNA_OUTH_WBF_EN				0x00000004
#define TACNA_OUTH_WBF_EN_MASK				0x00000004
#define TACNA_OUTH_WBF_EN_SHIFT					 2
#define TACNA_OUTH_WBF_EN_WIDTH					 1
#define TACNA_OUTH_HPF_EN				0x00000002
#define TACNA_OUTH_HPF_EN_MASK				0x00000002
#define TACNA_OUTH_HPF_EN_SHIFT					 1
#define TACNA_OUTH_HPF_EN_WIDTH					 1
#define TACNA_OUTH_DEEMPH_EN				0x00000001
#define TACNA_OUTH_DEEMPH_EN_MASK			0x00000001
#define TACNA_OUTH_DEEMPH_EN_SHIFT				 0
#define TACNA_OUTH_DEEMPH_EN_WIDTH				 1

/* (0x5404) OUTH_PCM_CONTROL2 */
#define TACNA_OUTHL_INV					0x00000008
#define TACNA_OUTHL_INV_MASK				0x00000008
#define TACNA_OUTHL_INV_SHIFT					 3
#define TACNA_OUTHL_INV_WIDTH					 1
#define TACNA_OUTHR_INV					0x00000004
#define TACNA_OUTHR_INV_MASK				0x00000004
#define TACNA_OUTHR_INV_SHIFT					 2
#define TACNA_OUTHR_INV_WIDTH					 1
#define TACNA_OUTH_SWAP_CHAN				0x00000002
#define TACNA_OUTH_SWAP_CHAN_MASK			0x00000002
#define TACNA_OUTH_SWAP_CHAN_SHIFT				 1
#define TACNA_OUTH_SWAP_CHAN_WIDTH				 1
#define TACNA_OUTH_MONO					0x00000001
#define TACNA_OUTH_MONO_MASK				0x00000001
#define TACNA_OUTH_MONO_SHIFT					 0
#define TACNA_OUTH_MONO_WIDTH					 1

/* (0x540c) OUTH_PCM_CONTROL4 */
#define TACNA_OUTH_SOS1_COEFF_CP			0x00000800
#define TACNA_OUTH_SOS1_COEFF_CP_MASK			0x00000800
#define TACNA_OUTH_SOS1_COEFF_CP_SHIFT				11
#define TACNA_OUTH_SOS1_COEFF_CP_WIDTH				 1
#define TACNA_OUTH_SOS2_COEFF_CP			0x00000400
#define TACNA_OUTH_SOS2_COEFF_CP_MASK			0x00000400
#define TACNA_OUTH_SOS2_COEFF_CP_SHIFT				10
#define TACNA_OUTH_SOS2_COEFF_CP_WIDTH				 1
#define TACNA_OUTH_FOS_COEFF_CP				0x00000200
#define TACNA_OUTH_FOS_COEFF_CP_MASK			0x00000200
#define TACNA_OUTH_FOS_COEFF_CP_SHIFT				 9
#define TACNA_OUTH_FOS_COEFF_CP_WIDTH				 1
#define TACNA_OUTH_SOS1_OVD				0x00000080
#define TACNA_OUTH_SOS1_OVD_MASK			0x00000080
#define TACNA_OUTH_SOS1_OVD_SHIFT				 7
#define TACNA_OUTH_SOS1_OVD_WIDTH				 1
#define TACNA_OUTH_SOS1_OVD_VAL				0x00000040
#define TACNA_OUTH_SOS1_OVD_VAL_MASK			0x00000040
#define TACNA_OUTH_SOS1_OVD_VAL_SHIFT				 6
#define TACNA_OUTH_SOS1_OVD_VAL_WIDTH				 1
#define TACNA_OUTH_SOS2_OVD				0x00000020
#define TACNA_OUTH_SOS2_OVD_MASK			0x00000020
#define TACNA_OUTH_SOS2_OVD_SHIFT				 5
#define TACNA_OUTH_SOS2_OVD_WIDTH				 1
#define TACNA_OUTH_SOS2_OVD_VAL				0x00000010
#define TACNA_OUTH_SOS2_OVD_VAL_MASK			0x00000010
#define TACNA_OUTH_SOS2_OVD_VAL_SHIFT				 4
#define TACNA_OUTH_SOS2_OVD_VAL_WIDTH				 1
#define TACNA_OUTH_FOS_OVD				0x00000008
#define TACNA_OUTH_FOS_OVD_MASK				0x00000008
#define TACNA_OUTH_FOS_OVD_SHIFT				 3
#define TACNA_OUTH_FOS_OVD_WIDTH				 1
#define TACNA_OUTH_FOS_OVD_VAL				0x00000004
#define TACNA_OUTH_FOS_OVD_VAL_MASK			0x00000004
#define TACNA_OUTH_FOS_OVD_VAL_SHIFT				 2
#define TACNA_OUTH_FOS_OVD_VAL_WIDTH				 1
#define TACNA_OUTH_SOS3_EN				0x00000002
#define TACNA_OUTH_SOS3_EN_MASK				0x00000002
#define TACNA_OUTH_SOS3_EN_SHIFT				 1
#define TACNA_OUTH_SOS3_EN_WIDTH				 1

/* (0x5410) OUTH_PCM_CONTROL5 */
#define TACNA_OUTH_SOS1_COEFF_B0_SIGN			0x00010000
#define TACNA_OUTH_SOS1_COEFF_B0_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS1_COEFF_B0_SIGN_SHIFT			16
#define TACNA_OUTH_SOS1_COEFF_B0_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS1_COEFF_B0_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS1_COEFF_B0_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS1_COEFF_B0_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS1_COEFF_B0_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS1_COEFF_B0_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS1_COEFF_B0_LSBYTE_WIDTH			 8

/* (0x5414) OUTH_PCM_CONTROL6 */
#define TACNA_OUTH_SOS1_COEFF_B1_SIGN			0x00010000
#define TACNA_OUTH_SOS1_COEFF_B1_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS1_COEFF_B1_SIGN_SHIFT			16
#define TACNA_OUTH_SOS1_COEFF_B1_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS1_COEFF_B1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS1_COEFF_B1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS1_COEFF_B1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS1_COEFF_B1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS1_COEFF_B1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS1_COEFF_B1_LSBYTE_WIDTH			 8

/* (0x5418) OUTH_PCM_CONTROL7 */
#define TACNA_OUTH_SOS1_COEFF_B2_SIGN			0x00010000
#define TACNA_OUTH_SOS1_COEFF_B2_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS1_COEFF_B2_SIGN_SHIFT			16
#define TACNA_OUTH_SOS1_COEFF_B2_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS1_COEFF_B2_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS1_COEFF_B2_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS1_COEFF_B2_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS1_COEFF_B2_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS1_COEFF_B2_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS1_COEFF_B2_LSBYTE_WIDTH			 8

/* (0x541c) OUTH_PCM_CONTROL8 */
#define TACNA_OUTH_SOS1_COEFF_A1_SIGN			0x00010000
#define TACNA_OUTH_SOS1_COEFF_A1_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS1_COEFF_A1_SIGN_SHIFT			16
#define TACNA_OUTH_SOS1_COEFF_A1_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS1_COEFF_A1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS1_COEFF_A1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS1_COEFF_A1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS1_COEFF_A1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS1_COEFF_A1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS1_COEFF_A1_LSBYTE_WIDTH			 8

/* (0x5420) OUTH_PCM_CONTROL9 */
#define TACNA_OUTH_SOS1_COEFF_A2_SIGN			0x00010000
#define TACNA_OUTH_SOS1_COEFF_A2_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS1_COEFF_A2_SIGN_SHIFT			16
#define TACNA_OUTH_SOS1_COEFF_A2_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS1_COEFF_A2_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS1_COEFF_A2_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS1_COEFF_A2_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS1_COEFF_A2_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS1_COEFF_A2_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS1_COEFF_A2_LSBYTE_WIDTH			 8

/* (0x5424) OUTH_PCM_CONTROL10 */
#define TACNA_OUTH_SOS2_COEFF_B0_SIGN			0x00010000
#define TACNA_OUTH_SOS2_COEFF_B0_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS2_COEFF_B0_SIGN_SHIFT			16
#define TACNA_OUTH_SOS2_COEFF_B0_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS2_COEFF_B0_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS2_COEFF_B0_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS2_COEFF_B0_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS2_COEFF_B0_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS2_COEFF_B0_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS2_COEFF_B0_LSBYTE_WIDTH			 8

/* (0x5428) OUTH_PCM_CONTROL11 */
#define TACNA_OUTH_SOS2_COEFF_B1_SIGN			0x00010000
#define TACNA_OUTH_SOS2_COEFF_B1_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS2_COEFF_B1_SIGN_SHIFT			16
#define TACNA_OUTH_SOS2_COEFF_B1_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS2_COEFF_B1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS2_COEFF_B1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS2_COEFF_B1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS2_COEFF_B1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS2_COEFF_B1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS2_COEFF_B1_LSBYTE_WIDTH			 8

/* (0x542c) OUTH_PCM_CONTROL12 */
#define TACNA_OUTH_SOS2_COEFF_B2_SIGN			0x00010000
#define TACNA_OUTH_SOS2_COEFF_B2_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS2_COEFF_B2_SIGN_SHIFT			16
#define TACNA_OUTH_SOS2_COEFF_B2_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS2_COEFF_B2_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS2_COEFF_B2_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS2_COEFF_B2_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS2_COEFF_B2_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS2_COEFF_B2_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS2_COEFF_B2_LSBYTE_WIDTH			 8

/* (0x5430) OUTH_PCM_CONTROL13 */
#define TACNA_OUTH_SOS2_COEFF_A1_SIGN			0x00010000
#define TACNA_OUTH_SOS2_COEFF_A1_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS2_COEFF_A1_SIGN_SHIFT			16
#define TACNA_OUTH_SOS2_COEFF_A1_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS2_COEFF_A1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS2_COEFF_A1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS2_COEFF_A1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS2_COEFF_A1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS2_COEFF_A1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS2_COEFF_A1_LSBYTE_WIDTH			 8

/* (0x5434) OUTH_PCM_CONTROL14 */
#define TACNA_OUTH_SOS2_COEFF_A2_SIGN			0x00010000
#define TACNA_OUTH_SOS2_COEFF_A2_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS2_COEFF_A2_SIGN_SHIFT			16
#define TACNA_OUTH_SOS2_COEFF_A2_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS2_COEFF_A2_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS2_COEFF_A2_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS2_COEFF_A2_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS2_COEFF_A2_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS2_COEFF_A2_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS2_COEFF_A2_LSBYTE_WIDTH			 8

/* (0x5438) OUTH_PCM_CONTROL15 */
#define TACNA_OUTH_SOS3_COEFF_B0_SIGN			0x00010000
#define TACNA_OUTH_SOS3_COEFF_B0_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS3_COEFF_B0_SIGN_SHIFT			16
#define TACNA_OUTH_SOS3_COEFF_B0_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS3_COEFF_B0_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS3_COEFF_B0_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS3_COEFF_B0_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS3_COEFF_B0_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS3_COEFF_B0_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS3_COEFF_B0_LSBYTE_WIDTH			 8

/* (0x543c) OUTH_PCM_CONTROL16 */
#define TACNA_OUTH_SOS3_COEFF_B1_SIGN			0x00010000
#define TACNA_OUTH_SOS3_COEFF_B1_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS3_COEFF_B1_SIGN_SHIFT			16
#define TACNA_OUTH_SOS3_COEFF_B1_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS3_COEFF_B1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS3_COEFF_B1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS3_COEFF_B1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS3_COEFF_B1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS3_COEFF_B1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS3_COEFF_B1_LSBYTE_WIDTH			 8

/* (0x5440) OUTH_PCM_CONTROL17 */
#define TACNA_OUTH_SOS3_COEFF_B2_SIGN			0x00010000
#define TACNA_OUTH_SOS3_COEFF_B2_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS3_COEFF_B2_SIGN_SHIFT			16
#define TACNA_OUTH_SOS3_COEFF_B2_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS3_COEFF_B2_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS3_COEFF_B2_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS3_COEFF_B2_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS3_COEFF_B2_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS3_COEFF_B2_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS3_COEFF_B2_LSBYTE_WIDTH			 8

/* (0x5444) OUTH_PCM_CONTROL18 */
#define TACNA_OUTH_SOS3_COEFF_A1_SIGN			0x00010000
#define TACNA_OUTH_SOS3_COEFF_A1_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS3_COEFF_A1_SIGN_SHIFT			16
#define TACNA_OUTH_SOS3_COEFF_A1_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS3_COEFF_A1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS3_COEFF_A1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS3_COEFF_A1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS3_COEFF_A1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS3_COEFF_A1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS3_COEFF_A1_LSBYTE_WIDTH			 8

/* (0x5448) OUTH_PCM_CONTROL19 */
#define TACNA_OUTH_SOS3_COEFF_A2_SIGN			0x00010000
#define TACNA_OUTH_SOS3_COEFF_A2_SIGN_MASK		0x00010000
#define TACNA_OUTH_SOS3_COEFF_A2_SIGN_SHIFT			16
#define TACNA_OUTH_SOS3_COEFF_A2_SIGN_WIDTH			 1
#define TACNA_OUTH_SOS3_COEFF_A2_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_SOS3_COEFF_A2_MSBYTE_SHIFT			 8
#define TACNA_OUTH_SOS3_COEFF_A2_MSBYTE_WIDTH			 8
#define TACNA_OUTH_SOS3_COEFF_A2_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_SOS3_COEFF_A2_LSBYTE_SHIFT			 0
#define TACNA_OUTH_SOS3_COEFF_A2_LSBYTE_WIDTH			 8

/* (0x544c) OUTH_PCM_CONTROL20 */
#define TACNA_OUTH_FOS_COEFF_B0_SIGN			0x00010000
#define TACNA_OUTH_FOS_COEFF_B0_SIGN_MASK		0x00010000
#define TACNA_OUTH_FOS_COEFF_B0_SIGN_SHIFT			16
#define TACNA_OUTH_FOS_COEFF_B0_SIGN_WIDTH			 1
#define TACNA_OUTH_FOS_COEFF_B0_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_FOS_COEFF_B0_MSBYTE_SHIFT			 8
#define TACNA_OUTH_FOS_COEFF_B0_MSBYTE_WIDTH			 8
#define TACNA_OUTH_FOS_COEFF_B0_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_FOS_COEFF_B0_LSBYTE_SHIFT			 0
#define TACNA_OUTH_FOS_COEFF_B0_LSBYTE_WIDTH			 8

/* (0x5450) OUTH_PCM_CONTROL21 */
#define TACNA_OUTH_FOS_COEFF_B1_SIGN			0x00010000
#define TACNA_OUTH_FOS_COEFF_B1_SIGN_MASK		0x00010000
#define TACNA_OUTH_FOS_COEFF_B1_SIGN_SHIFT			16
#define TACNA_OUTH_FOS_COEFF_B1_SIGN_WIDTH			 1
#define TACNA_OUTH_FOS_COEFF_B1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_FOS_COEFF_B1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_FOS_COEFF_B1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_FOS_COEFF_B1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_FOS_COEFF_B1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_FOS_COEFF_B1_LSBYTE_WIDTH			 8

/* (0x5454) OUTH_PCM_CONTROL22 */
#define TACNA_OUTH_FOS_COEFF_A1_SIGN			0x00010000
#define TACNA_OUTH_FOS_COEFF_A1_SIGN_MASK		0x00010000
#define TACNA_OUTH_FOS_COEFF_A1_SIGN_SHIFT			16
#define TACNA_OUTH_FOS_COEFF_A1_SIGN_WIDTH			 1
#define TACNA_OUTH_FOS_COEFF_A1_MSBYTE_MASK		0x0000ff00
#define TACNA_OUTH_FOS_COEFF_A1_MSBYTE_SHIFT			 8
#define TACNA_OUTH_FOS_COEFF_A1_MSBYTE_WIDTH			 8
#define TACNA_OUTH_FOS_COEFF_A1_LSBYTE_MASK		0x000000ff
#define TACNA_OUTH_FOS_COEFF_A1_LSBYTE_SHIFT			 0
#define TACNA_OUTH_FOS_COEFF_A1_LSBYTE_WIDTH			 8

/* (0x6000) ASP1_ENABLES1 */
#define TACNA_ASP1_RX8_EN				0x00800000
#define TACNA_ASP1_RX8_EN_MASK				0x00800000
#define TACNA_ASP1_RX8_EN_SHIFT					23
#define TACNA_ASP1_RX8_EN_WIDTH					 1
#define TACNA_ASP1_RX7_EN				0x00400000
#define TACNA_ASP1_RX7_EN_MASK				0x00400000
#define TACNA_ASP1_RX7_EN_SHIFT					22
#define TACNA_ASP1_RX7_EN_WIDTH					 1
#define TACNA_ASP1_RX6_EN				0x00200000
#define TACNA_ASP1_RX6_EN_MASK				0x00200000
#define TACNA_ASP1_RX6_EN_SHIFT					21
#define TACNA_ASP1_RX6_EN_WIDTH					 1
#define TACNA_ASP1_RX5_EN				0x00100000
#define TACNA_ASP1_RX5_EN_MASK				0x00100000
#define TACNA_ASP1_RX5_EN_SHIFT					20
#define TACNA_ASP1_RX5_EN_WIDTH					 1
#define TACNA_ASP1_RX4_EN				0x00080000
#define TACNA_ASP1_RX4_EN_MASK				0x00080000
#define TACNA_ASP1_RX4_EN_SHIFT					19
#define TACNA_ASP1_RX4_EN_WIDTH					 1
#define TACNA_ASP1_RX3_EN				0x00040000
#define TACNA_ASP1_RX3_EN_MASK				0x00040000
#define TACNA_ASP1_RX3_EN_SHIFT					18
#define TACNA_ASP1_RX3_EN_WIDTH					 1
#define TACNA_ASP1_RX2_EN				0x00020000
#define TACNA_ASP1_RX2_EN_MASK				0x00020000
#define TACNA_ASP1_RX2_EN_SHIFT					17
#define TACNA_ASP1_RX2_EN_WIDTH					 1
#define TACNA_ASP1_RX1_EN				0x00010000
#define TACNA_ASP1_RX1_EN_MASK				0x00010000
#define TACNA_ASP1_RX1_EN_SHIFT					16
#define TACNA_ASP1_RX1_EN_WIDTH					 1
#define TACNA_ASP1_TX8_EN				0x00000080
#define TACNA_ASP1_TX8_EN_MASK				0x00000080
#define TACNA_ASP1_TX8_EN_SHIFT					 7
#define TACNA_ASP1_TX8_EN_WIDTH					 1
#define TACNA_ASP1_TX7_EN				0x00000040
#define TACNA_ASP1_TX7_EN_MASK				0x00000040
#define TACNA_ASP1_TX7_EN_SHIFT					 6
#define TACNA_ASP1_TX7_EN_WIDTH					 1
#define TACNA_ASP1_TX6_EN				0x00000020
#define TACNA_ASP1_TX6_EN_MASK				0x00000020
#define TACNA_ASP1_TX6_EN_SHIFT					 5
#define TACNA_ASP1_TX6_EN_WIDTH					 1
#define TACNA_ASP1_TX5_EN				0x00000010
#define TACNA_ASP1_TX5_EN_MASK				0x00000010
#define TACNA_ASP1_TX5_EN_SHIFT					 4
#define TACNA_ASP1_TX5_EN_WIDTH					 1
#define TACNA_ASP1_TX4_EN				0x00000008
#define TACNA_ASP1_TX4_EN_MASK				0x00000008
#define TACNA_ASP1_TX4_EN_SHIFT					 3
#define TACNA_ASP1_TX4_EN_WIDTH					 1
#define TACNA_ASP1_TX3_EN				0x00000004
#define TACNA_ASP1_TX3_EN_MASK				0x00000004
#define TACNA_ASP1_TX3_EN_SHIFT					 2
#define TACNA_ASP1_TX3_EN_WIDTH					 1
#define TACNA_ASP1_TX2_EN				0x00000002
#define TACNA_ASP1_TX2_EN_MASK				0x00000002
#define TACNA_ASP1_TX2_EN_SHIFT					 1
#define TACNA_ASP1_TX2_EN_WIDTH					 1
#define TACNA_ASP1_TX1_EN				0x00000001
#define TACNA_ASP1_TX1_EN_MASK				0x00000001
#define TACNA_ASP1_TX1_EN_SHIFT					 0
#define TACNA_ASP1_TX1_EN_WIDTH					 1

/* (0x6004) ASP1_CONTROL1 */
#define TACNA_ASP1_RATE_MASK				0x00001f00
#define TACNA_ASP1_RATE_SHIFT					 8
#define TACNA_ASP1_RATE_WIDTH					 5
#define TACNA_ASP1_BCLK_FREQ_MASK			0x0000003f
#define TACNA_ASP1_BCLK_FREQ_SHIFT				 0
#define TACNA_ASP1_BCLK_FREQ_WIDTH				 6

/* (0x6008) ASP1_CONTROL2 */
#define TACNA_ASP1_RX_WIDTH_MASK			0xff000000
#define TACNA_ASP1_RX_WIDTH_SHIFT				24
#define TACNA_ASP1_RX_WIDTH_WIDTH				 8
#define TACNA_ASP1_TX_WIDTH_MASK			0x00ff0000
#define TACNA_ASP1_TX_WIDTH_SHIFT				16
#define TACNA_ASP1_TX_WIDTH_WIDTH				 8
#define TACNA_ASP1_FMT_MASK				0x00000700
#define TACNA_ASP1_FMT_SHIFT					 8
#define TACNA_ASP1_FMT_WIDTH					 3
#define TACNA_ASP1_BCLK_INV				0x00000040
#define TACNA_ASP1_BCLK_INV_MASK			0x00000040
#define TACNA_ASP1_BCLK_INV_SHIFT				 6
#define TACNA_ASP1_BCLK_INV_WIDTH				 1
#define TACNA_ASP1_BCLK_FRC				0x00000020
#define TACNA_ASP1_BCLK_FRC_MASK			0x00000020
#define TACNA_ASP1_BCLK_FRC_SHIFT				 5
#define TACNA_ASP1_BCLK_FRC_WIDTH				 1
#define TACNA_ASP1_BCLK_MSTR				0x00000010
#define TACNA_ASP1_BCLK_MSTR_MASK			0x00000010
#define TACNA_ASP1_BCLK_MSTR_SHIFT				 4
#define TACNA_ASP1_BCLK_MSTR_WIDTH				 1
#define TACNA_ASP1_FSYNC_INV				0x00000004
#define TACNA_ASP1_FSYNC_INV_MASK			0x00000004
#define TACNA_ASP1_FSYNC_INV_SHIFT				 2
#define TACNA_ASP1_FSYNC_INV_WIDTH				 1
#define TACNA_ASP1_FSYNC_FRC				0x00000002
#define TACNA_ASP1_FSYNC_FRC_MASK			0x00000002
#define TACNA_ASP1_FSYNC_FRC_SHIFT				 1
#define TACNA_ASP1_FSYNC_FRC_WIDTH				 1
#define TACNA_ASP1_FSYNC_MSTR				0x00000001
#define TACNA_ASP1_FSYNC_MSTR_MASK			0x00000001
#define TACNA_ASP1_FSYNC_MSTR_SHIFT				 0
#define TACNA_ASP1_FSYNC_MSTR_WIDTH				 1

/* (0x600c) ASP1_CONTROL3 */
#define TACNA_ASP1_DOUT_HIZ_DLY_MASK			0x00000300
#define TACNA_ASP1_DOUT_HIZ_DLY_SHIFT				 8
#define TACNA_ASP1_DOUT_HIZ_DLY_WIDTH				 2
#define TACNA_ASP1_DOUT_HIZ_CTRL_MASK			0x00000003
#define TACNA_ASP1_DOUT_HIZ_CTRL_SHIFT				 0
#define TACNA_ASP1_DOUT_HIZ_CTRL_WIDTH				 2

/* (0x6010) ASP1_FRAME_CONTROL1 */
#define TACNA_ASP1_TX4_SLOT_MASK			0x3f000000
#define TACNA_ASP1_TX4_SLOT_SHIFT				24
#define TACNA_ASP1_TX4_SLOT_WIDTH				 6
#define TACNA_ASP1_TX3_SLOT_MASK			0x003f0000
#define TACNA_ASP1_TX3_SLOT_SHIFT				16
#define TACNA_ASP1_TX3_SLOT_WIDTH				 6
#define TACNA_ASP1_TX2_SLOT_MASK			0x00003f00
#define TACNA_ASP1_TX2_SLOT_SHIFT				 8
#define TACNA_ASP1_TX2_SLOT_WIDTH				 6
#define TACNA_ASP1_TX1_SLOT_MASK			0x0000003f
#define TACNA_ASP1_TX1_SLOT_SHIFT				 0
#define TACNA_ASP1_TX1_SLOT_WIDTH				 6

/* (0x6014) ASP1_FRAME_CONTROL2 */
#define TACNA_ASP1_TX8_SLOT_MASK			0x3f000000
#define TACNA_ASP1_TX8_SLOT_SHIFT				24
#define TACNA_ASP1_TX8_SLOT_WIDTH				 6
#define TACNA_ASP1_TX7_SLOT_MASK			0x003f0000
#define TACNA_ASP1_TX7_SLOT_SHIFT				16
#define TACNA_ASP1_TX7_SLOT_WIDTH				 6
#define TACNA_ASP1_TX6_SLOT_MASK			0x00003f00
#define TACNA_ASP1_TX6_SLOT_SHIFT				 8
#define TACNA_ASP1_TX6_SLOT_WIDTH				 6
#define TACNA_ASP1_TX5_SLOT_MASK			0x0000003f
#define TACNA_ASP1_TX5_SLOT_SHIFT				 0
#define TACNA_ASP1_TX5_SLOT_WIDTH				 6

/* (0x6020) ASP1_FRAME_CONTROL5 */
#define TACNA_ASP1_RX4_SLOT_MASK			0x3f000000
#define TACNA_ASP1_RX4_SLOT_SHIFT				24
#define TACNA_ASP1_RX4_SLOT_WIDTH				 6
#define TACNA_ASP1_RX3_SLOT_MASK			0x003f0000
#define TACNA_ASP1_RX3_SLOT_SHIFT				16
#define TACNA_ASP1_RX3_SLOT_WIDTH				 6
#define TACNA_ASP1_RX2_SLOT_MASK			0x00003f00
#define TACNA_ASP1_RX2_SLOT_SHIFT				 8
#define TACNA_ASP1_RX2_SLOT_WIDTH				 6
#define TACNA_ASP1_RX1_SLOT_MASK			0x0000003f
#define TACNA_ASP1_RX1_SLOT_SHIFT				 0
#define TACNA_ASP1_RX1_SLOT_WIDTH				 6

/* (0x6024) ASP1_FRAME_CONTROL6 */
#define TACNA_ASP1_RX8_SLOT_MASK			0x3f000000
#define TACNA_ASP1_RX8_SLOT_SHIFT				24
#define TACNA_ASP1_RX8_SLOT_WIDTH				 6
#define TACNA_ASP1_RX7_SLOT_MASK			0x003f0000
#define TACNA_ASP1_RX7_SLOT_SHIFT				16
#define TACNA_ASP1_RX7_SLOT_WIDTH				 6
#define TACNA_ASP1_RX6_SLOT_MASK			0x00003f00
#define TACNA_ASP1_RX6_SLOT_SHIFT				 8
#define TACNA_ASP1_RX6_SLOT_WIDTH				 6
#define TACNA_ASP1_RX5_SLOT_MASK			0x0000003f
#define TACNA_ASP1_RX5_SLOT_SHIFT				 0
#define TACNA_ASP1_RX5_SLOT_WIDTH				 6

/* (0x6030) ASP1_DATA_CONTROL1 */
#define TACNA_ASP1_TX_WL_MASK				0x0000003f
#define TACNA_ASP1_TX_WL_SHIFT					 0
#define TACNA_ASP1_TX_WL_WIDTH					 6

/* (0x6040) ASP1_DATA_CONTROL5 */
#define TACNA_ASP1_RX_WL_MASK				0x0000003f
#define TACNA_ASP1_RX_WL_SHIFT					 0
#define TACNA_ASP1_RX_WL_WIDTH					 6

/* (0x6080) ASP2_ENABLES1 */
#define TACNA_ASP2_RX8_EN				0x00800000
#define TACNA_ASP2_RX8_EN_MASK				0x00800000
#define TACNA_ASP2_RX8_EN_SHIFT					23
#define TACNA_ASP2_RX8_EN_WIDTH					 1
#define TACNA_ASP2_RX7_EN				0x00400000
#define TACNA_ASP2_RX7_EN_MASK				0x00400000
#define TACNA_ASP2_RX7_EN_SHIFT					22
#define TACNA_ASP2_RX7_EN_WIDTH					 1
#define TACNA_ASP2_RX6_EN				0x00200000
#define TACNA_ASP2_RX6_EN_MASK				0x00200000
#define TACNA_ASP2_RX6_EN_SHIFT					21
#define TACNA_ASP2_RX6_EN_WIDTH					 1
#define TACNA_ASP2_RX5_EN				0x00100000
#define TACNA_ASP2_RX5_EN_MASK				0x00100000
#define TACNA_ASP2_RX5_EN_SHIFT					20
#define TACNA_ASP2_RX5_EN_WIDTH					 1
#define TACNA_ASP2_RX4_EN				0x00080000
#define TACNA_ASP2_RX4_EN_MASK				0x00080000
#define TACNA_ASP2_RX4_EN_SHIFT					19
#define TACNA_ASP2_RX4_EN_WIDTH					 1
#define TACNA_ASP2_RX3_EN				0x00040000
#define TACNA_ASP2_RX3_EN_MASK				0x00040000
#define TACNA_ASP2_RX3_EN_SHIFT					18
#define TACNA_ASP2_RX3_EN_WIDTH					 1
#define TACNA_ASP2_RX2_EN				0x00020000
#define TACNA_ASP2_RX2_EN_MASK				0x00020000
#define TACNA_ASP2_RX2_EN_SHIFT					17
#define TACNA_ASP2_RX2_EN_WIDTH					 1
#define TACNA_ASP2_RX1_EN				0x00010000
#define TACNA_ASP2_RX1_EN_MASK				0x00010000
#define TACNA_ASP2_RX1_EN_SHIFT					16
#define TACNA_ASP2_RX1_EN_WIDTH					 1
#define TACNA_ASP2_TX8_EN				0x00000080
#define TACNA_ASP2_TX8_EN_MASK				0x00000080
#define TACNA_ASP2_TX8_EN_SHIFT					 7
#define TACNA_ASP2_TX8_EN_WIDTH					 1
#define TACNA_ASP2_TX7_EN				0x00000040
#define TACNA_ASP2_TX7_EN_MASK				0x00000040
#define TACNA_ASP2_TX7_EN_SHIFT					 6
#define TACNA_ASP2_TX7_EN_WIDTH					 1
#define TACNA_ASP2_TX6_EN				0x00000020
#define TACNA_ASP2_TX6_EN_MASK				0x00000020
#define TACNA_ASP2_TX6_EN_SHIFT					 5
#define TACNA_ASP2_TX6_EN_WIDTH					 1
#define TACNA_ASP2_TX5_EN				0x00000010
#define TACNA_ASP2_TX5_EN_MASK				0x00000010
#define TACNA_ASP2_TX5_EN_SHIFT					 4
#define TACNA_ASP2_TX5_EN_WIDTH					 1
#define TACNA_ASP2_TX4_EN				0x00000008
#define TACNA_ASP2_TX4_EN_MASK				0x00000008
#define TACNA_ASP2_TX4_EN_SHIFT					 3
#define TACNA_ASP2_TX4_EN_WIDTH					 1
#define TACNA_ASP2_TX3_EN				0x00000004
#define TACNA_ASP2_TX3_EN_MASK				0x00000004
#define TACNA_ASP2_TX3_EN_SHIFT					 2
#define TACNA_ASP2_TX3_EN_WIDTH					 1
#define TACNA_ASP2_TX2_EN				0x00000002
#define TACNA_ASP2_TX2_EN_MASK				0x00000002
#define TACNA_ASP2_TX2_EN_SHIFT					 1
#define TACNA_ASP2_TX2_EN_WIDTH					 1
#define TACNA_ASP2_TX1_EN				0x00000001
#define TACNA_ASP2_TX1_EN_MASK				0x00000001
#define TACNA_ASP2_TX1_EN_SHIFT					 0
#define TACNA_ASP2_TX1_EN_WIDTH					 1

/* (0x6084) ASP2_CONTROL1 */
#define TACNA_ASP2_RATE_MASK				0x00001f00
#define TACNA_ASP2_RATE_SHIFT					 8
#define TACNA_ASP2_RATE_WIDTH					 5
#define TACNA_ASP2_BCLK_FREQ_MASK			0x0000003f
#define TACNA_ASP2_BCLK_FREQ_SHIFT				 0
#define TACNA_ASP2_BCLK_FREQ_WIDTH				 6

/* (0x6088) ASP2_CONTROL2 */
#define TACNA_ASP2_RX_WIDTH_MASK			0xff000000
#define TACNA_ASP2_RX_WIDTH_SHIFT				24
#define TACNA_ASP2_RX_WIDTH_WIDTH				 8
#define TACNA_ASP2_TX_WIDTH_MASK			0x00ff0000
#define TACNA_ASP2_TX_WIDTH_SHIFT				16
#define TACNA_ASP2_TX_WIDTH_WIDTH				 8
#define TACNA_ASP2_FMT_MASK				0x00000700
#define TACNA_ASP2_FMT_SHIFT					 8
#define TACNA_ASP2_FMT_WIDTH					 3
#define TACNA_ASP2_BCLK_INV				0x00000040
#define TACNA_ASP2_BCLK_INV_MASK			0x00000040
#define TACNA_ASP2_BCLK_INV_SHIFT				 6
#define TACNA_ASP2_BCLK_INV_WIDTH				 1
#define TACNA_ASP2_BCLK_FRC				0x00000020
#define TACNA_ASP2_BCLK_FRC_MASK			0x00000020
#define TACNA_ASP2_BCLK_FRC_SHIFT				 5
#define TACNA_ASP2_BCLK_FRC_WIDTH				 1
#define TACNA_ASP2_BCLK_MSTR				0x00000010
#define TACNA_ASP2_BCLK_MSTR_MASK			0x00000010
#define TACNA_ASP2_BCLK_MSTR_SHIFT				 4
#define TACNA_ASP2_BCLK_MSTR_WIDTH				 1
#define TACNA_ASP2_FSYNC_INV				0x00000004
#define TACNA_ASP2_FSYNC_INV_MASK			0x00000004
#define TACNA_ASP2_FSYNC_INV_SHIFT				 2
#define TACNA_ASP2_FSYNC_INV_WIDTH				 1
#define TACNA_ASP2_FSYNC_FRC				0x00000002
#define TACNA_ASP2_FSYNC_FRC_MASK			0x00000002
#define TACNA_ASP2_FSYNC_FRC_SHIFT				 1
#define TACNA_ASP2_FSYNC_FRC_WIDTH				 1
#define TACNA_ASP2_FSYNC_MSTR				0x00000001
#define TACNA_ASP2_FSYNC_MSTR_MASK			0x00000001
#define TACNA_ASP2_FSYNC_MSTR_SHIFT				 0
#define TACNA_ASP2_FSYNC_MSTR_WIDTH				 1

/* (0x608c) ASP2_CONTROL3 */
#define TACNA_ASP2_DOUT_HIZ_DLY_MASK			0x00000300
#define TACNA_ASP2_DOUT_HIZ_DLY_SHIFT				 8
#define TACNA_ASP2_DOUT_HIZ_DLY_WIDTH				 2
#define TACNA_ASP2_DOUT_HIZ_CTRL_MASK			0x00000003
#define TACNA_ASP2_DOUT_HIZ_CTRL_SHIFT				 0
#define TACNA_ASP2_DOUT_HIZ_CTRL_WIDTH				 2

/* (0x6090) ASP2_FRAME_CONTROL1 */
#define TACNA_ASP2_TX4_SLOT_MASK			0x3f000000
#define TACNA_ASP2_TX4_SLOT_SHIFT				24
#define TACNA_ASP2_TX4_SLOT_WIDTH				 6
#define TACNA_ASP2_TX3_SLOT_MASK			0x003f0000
#define TACNA_ASP2_TX3_SLOT_SHIFT				16
#define TACNA_ASP2_TX3_SLOT_WIDTH				 6
#define TACNA_ASP2_TX2_SLOT_MASK			0x00003f00
#define TACNA_ASP2_TX2_SLOT_SHIFT				 8
#define TACNA_ASP2_TX2_SLOT_WIDTH				 6
#define TACNA_ASP2_TX1_SLOT_MASK			0x0000003f
#define TACNA_ASP2_TX1_SLOT_SHIFT				 0
#define TACNA_ASP2_TX1_SLOT_WIDTH				 6

/* (0x6094) ASP2_FRAME_CONTROL2 */
#define TACNA_ASP2_TX8_SLOT_MASK			0x3f000000
#define TACNA_ASP2_TX8_SLOT_SHIFT				24
#define TACNA_ASP2_TX8_SLOT_WIDTH				 6
#define TACNA_ASP2_TX7_SLOT_MASK			0x003f0000
#define TACNA_ASP2_TX7_SLOT_SHIFT				16
#define TACNA_ASP2_TX7_SLOT_WIDTH				 6
#define TACNA_ASP2_TX6_SLOT_MASK			0x00003f00
#define TACNA_ASP2_TX6_SLOT_SHIFT				 8
#define TACNA_ASP2_TX6_SLOT_WIDTH				 6
#define TACNA_ASP2_TX5_SLOT_MASK			0x0000003f
#define TACNA_ASP2_TX5_SLOT_SHIFT				 0
#define TACNA_ASP2_TX5_SLOT_WIDTH				 6

/* (0x60a0) ASP2_FRAME_CONTROL5 */
#define TACNA_ASP2_RX4_SLOT_MASK			0x3f000000
#define TACNA_ASP2_RX4_SLOT_SHIFT				24
#define TACNA_ASP2_RX4_SLOT_WIDTH				 6
#define TACNA_ASP2_RX3_SLOT_MASK			0x003f0000
#define TACNA_ASP2_RX3_SLOT_SHIFT				16
#define TACNA_ASP2_RX3_SLOT_WIDTH				 6
#define TACNA_ASP2_RX2_SLOT_MASK			0x00003f00
#define TACNA_ASP2_RX2_SLOT_SHIFT				 8
#define TACNA_ASP2_RX2_SLOT_WIDTH				 6
#define TACNA_ASP2_RX1_SLOT_MASK			0x0000003f
#define TACNA_ASP2_RX1_SLOT_SHIFT				 0
#define TACNA_ASP2_RX1_SLOT_WIDTH				 6

/* (0x60a4) ASP2_FRAME_CONTROL6 */
#define TACNA_ASP2_RX8_SLOT_MASK			0x3f000000
#define TACNA_ASP2_RX8_SLOT_SHIFT				24
#define TACNA_ASP2_RX8_SLOT_WIDTH				 6
#define TACNA_ASP2_RX7_SLOT_MASK			0x003f0000
#define TACNA_ASP2_RX7_SLOT_SHIFT				16
#define TACNA_ASP2_RX7_SLOT_WIDTH				 6
#define TACNA_ASP2_RX6_SLOT_MASK			0x00003f00
#define TACNA_ASP2_RX6_SLOT_SHIFT				 8
#define TACNA_ASP2_RX6_SLOT_WIDTH				 6
#define TACNA_ASP2_RX5_SLOT_MASK			0x0000003f
#define TACNA_ASP2_RX5_SLOT_SHIFT				 0
#define TACNA_ASP2_RX5_SLOT_WIDTH				 6

/* (0x60b0) ASP2_DATA_CONTROL1 */
#define TACNA_ASP2_TX_WL_MASK				0x0000003f
#define TACNA_ASP2_TX_WL_SHIFT					 0
#define TACNA_ASP2_TX_WL_WIDTH					 6

/* (0x60c0) ASP2_DATA_CONTROL5 */
#define TACNA_ASP2_RX_WL_MASK				0x0000003f
#define TACNA_ASP2_RX_WL_SHIFT					 0
#define TACNA_ASP2_RX_WL_WIDTH					 6

/* (0x6100) ASP3_ENABLES1 */
#define TACNA_ASP3_RX8_EN				0x00800000
#define TACNA_ASP3_RX8_EN_MASK				0x00800000
#define TACNA_ASP3_RX8_EN_SHIFT					23
#define TACNA_ASP3_RX8_EN_WIDTH					 1
#define TACNA_ASP3_RX7_EN				0x00400000
#define TACNA_ASP3_RX7_EN_MASK				0x00400000
#define TACNA_ASP3_RX7_EN_SHIFT					22
#define TACNA_ASP3_RX7_EN_WIDTH					 1
#define TACNA_ASP3_RX6_EN				0x00200000
#define TACNA_ASP3_RX6_EN_MASK				0x00200000
#define TACNA_ASP3_RX6_EN_SHIFT					21
#define TACNA_ASP3_RX6_EN_WIDTH					 1
#define TACNA_ASP3_RX5_EN				0x00100000
#define TACNA_ASP3_RX5_EN_MASK				0x00100000
#define TACNA_ASP3_RX5_EN_SHIFT					20
#define TACNA_ASP3_RX5_EN_WIDTH					 1
#define TACNA_ASP3_RX4_EN				0x00080000
#define TACNA_ASP3_RX4_EN_MASK				0x00080000
#define TACNA_ASP3_RX4_EN_SHIFT					19
#define TACNA_ASP3_RX4_EN_WIDTH					 1
#define TACNA_ASP3_RX3_EN				0x00040000
#define TACNA_ASP3_RX3_EN_MASK				0x00040000
#define TACNA_ASP3_RX3_EN_SHIFT					18
#define TACNA_ASP3_RX3_EN_WIDTH					 1
#define TACNA_ASP3_RX2_EN				0x00020000
#define TACNA_ASP3_RX2_EN_MASK				0x00020000
#define TACNA_ASP3_RX2_EN_SHIFT					17
#define TACNA_ASP3_RX2_EN_WIDTH					 1
#define TACNA_ASP3_RX1_EN				0x00010000
#define TACNA_ASP3_RX1_EN_MASK				0x00010000
#define TACNA_ASP3_RX1_EN_SHIFT					16
#define TACNA_ASP3_RX1_EN_WIDTH					 1
#define TACNA_ASP3_TX8_EN				0x00000080
#define TACNA_ASP3_TX8_EN_MASK				0x00000080
#define TACNA_ASP3_TX8_EN_SHIFT					 7
#define TACNA_ASP3_TX8_EN_WIDTH					 1
#define TACNA_ASP3_TX7_EN				0x00000040
#define TACNA_ASP3_TX7_EN_MASK				0x00000040
#define TACNA_ASP3_TX7_EN_SHIFT					 6
#define TACNA_ASP3_TX7_EN_WIDTH					 1
#define TACNA_ASP3_TX6_EN				0x00000020
#define TACNA_ASP3_TX6_EN_MASK				0x00000020
#define TACNA_ASP3_TX6_EN_SHIFT					 5
#define TACNA_ASP3_TX6_EN_WIDTH					 1
#define TACNA_ASP3_TX5_EN				0x00000010
#define TACNA_ASP3_TX5_EN_MASK				0x00000010
#define TACNA_ASP3_TX5_EN_SHIFT					 4
#define TACNA_ASP3_TX5_EN_WIDTH					 1
#define TACNA_ASP3_TX4_EN				0x00000008
#define TACNA_ASP3_TX4_EN_MASK				0x00000008
#define TACNA_ASP3_TX4_EN_SHIFT					 3
#define TACNA_ASP3_TX4_EN_WIDTH					 1
#define TACNA_ASP3_TX3_EN				0x00000004
#define TACNA_ASP3_TX3_EN_MASK				0x00000004
#define TACNA_ASP3_TX3_EN_SHIFT					 2
#define TACNA_ASP3_TX3_EN_WIDTH					 1
#define TACNA_ASP3_TX2_EN				0x00000002
#define TACNA_ASP3_TX2_EN_MASK				0x00000002
#define TACNA_ASP3_TX2_EN_SHIFT					 1
#define TACNA_ASP3_TX2_EN_WIDTH					 1
#define TACNA_ASP3_TX1_EN				0x00000001
#define TACNA_ASP3_TX1_EN_MASK				0x00000001
#define TACNA_ASP3_TX1_EN_SHIFT					 0
#define TACNA_ASP3_TX1_EN_WIDTH					 1

/* (0x6104) ASP3_CONTROL1 */
#define TACNA_ASP3_RATE_MASK				0x00001f00
#define TACNA_ASP3_RATE_SHIFT					 8
#define TACNA_ASP3_RATE_WIDTH					 5
#define TACNA_ASP3_BCLK_FREQ_MASK			0x0000003f
#define TACNA_ASP3_BCLK_FREQ_SHIFT				 0
#define TACNA_ASP3_BCLK_FREQ_WIDTH				 6

/* (0x6108) ASP3_CONTROL2 */
#define TACNA_ASP3_RX_WIDTH_MASK			0xff000000
#define TACNA_ASP3_RX_WIDTH_SHIFT				24
#define TACNA_ASP3_RX_WIDTH_WIDTH				 8
#define TACNA_ASP3_TX_WIDTH_MASK			0x00ff0000
#define TACNA_ASP3_TX_WIDTH_SHIFT				16
#define TACNA_ASP3_TX_WIDTH_WIDTH				 8
#define TACNA_ASP3_FMT_MASK				0x00000700
#define TACNA_ASP3_FMT_SHIFT					 8
#define TACNA_ASP3_FMT_WIDTH					 3
#define TACNA_ASP3_BCLK_INV				0x00000040
#define TACNA_ASP3_BCLK_INV_MASK			0x00000040
#define TACNA_ASP3_BCLK_INV_SHIFT				 6
#define TACNA_ASP3_BCLK_INV_WIDTH				 1
#define TACNA_ASP3_BCLK_FRC				0x00000020
#define TACNA_ASP3_BCLK_FRC_MASK			0x00000020
#define TACNA_ASP3_BCLK_FRC_SHIFT				 5
#define TACNA_ASP3_BCLK_FRC_WIDTH				 1
#define TACNA_ASP3_BCLK_MSTR				0x00000010
#define TACNA_ASP3_BCLK_MSTR_MASK			0x00000010
#define TACNA_ASP3_BCLK_MSTR_SHIFT				 4
#define TACNA_ASP3_BCLK_MSTR_WIDTH				 1
#define TACNA_ASP3_FSYNC_INV				0x00000004
#define TACNA_ASP3_FSYNC_INV_MASK			0x00000004
#define TACNA_ASP3_FSYNC_INV_SHIFT				 2
#define TACNA_ASP3_FSYNC_INV_WIDTH				 1
#define TACNA_ASP3_FSYNC_FRC				0x00000002
#define TACNA_ASP3_FSYNC_FRC_MASK			0x00000002
#define TACNA_ASP3_FSYNC_FRC_SHIFT				 1
#define TACNA_ASP3_FSYNC_FRC_WIDTH				 1
#define TACNA_ASP3_FSYNC_MSTR				0x00000001
#define TACNA_ASP3_FSYNC_MSTR_MASK			0x00000001
#define TACNA_ASP3_FSYNC_MSTR_SHIFT				 0
#define TACNA_ASP3_FSYNC_MSTR_WIDTH				 1

/* (0x610c) ASP3_CONTROL3 */
#define TACNA_ASP3_DOUT_HIZ_DLY_MASK			0x00000300
#define TACNA_ASP3_DOUT_HIZ_DLY_SHIFT				 8
#define TACNA_ASP3_DOUT_HIZ_DLY_WIDTH				 2
#define TACNA_ASP3_DOUT_HIZ_CTRL_MASK			0x00000003
#define TACNA_ASP3_DOUT_HIZ_CTRL_SHIFT				 0
#define TACNA_ASP3_DOUT_HIZ_CTRL_WIDTH				 2

/* (0x6110) ASP3_FRAME_CONTROL1 */
#define TACNA_ASP3_TX4_SLOT_MASK			0x3f000000
#define TACNA_ASP3_TX4_SLOT_SHIFT				24
#define TACNA_ASP3_TX4_SLOT_WIDTH				 6
#define TACNA_ASP3_TX3_SLOT_MASK			0x003f0000
#define TACNA_ASP3_TX3_SLOT_SHIFT				16
#define TACNA_ASP3_TX3_SLOT_WIDTH				 6
#define TACNA_ASP3_TX2_SLOT_MASK			0x00003f00
#define TACNA_ASP3_TX2_SLOT_SHIFT				 8
#define TACNA_ASP3_TX2_SLOT_WIDTH				 6
#define TACNA_ASP3_TX1_SLOT_MASK			0x0000003f
#define TACNA_ASP3_TX1_SLOT_SHIFT				 0
#define TACNA_ASP3_TX1_SLOT_WIDTH				 6

/* (0x6114) ASP3_FRAME_CONTROL2 */
#define TACNA_ASP3_TX8_SLOT_MASK			0x3f000000
#define TACNA_ASP3_TX8_SLOT_SHIFT				24
#define TACNA_ASP3_TX8_SLOT_WIDTH				 6
#define TACNA_ASP3_TX7_SLOT_MASK			0x003f0000
#define TACNA_ASP3_TX7_SLOT_SHIFT				16
#define TACNA_ASP3_TX7_SLOT_WIDTH				 6
#define TACNA_ASP3_TX6_SLOT_MASK			0x00003f00
#define TACNA_ASP3_TX6_SLOT_SHIFT				 8
#define TACNA_ASP3_TX6_SLOT_WIDTH				 6
#define TACNA_ASP3_TX5_SLOT_MASK			0x0000003f
#define TACNA_ASP3_TX5_SLOT_SHIFT				 0
#define TACNA_ASP3_TX5_SLOT_WIDTH				 6

/* (0x6120) ASP3_FRAME_CONTROL5 */
#define TACNA_ASP3_RX4_SLOT_MASK			0x3f000000
#define TACNA_ASP3_RX4_SLOT_SHIFT				24
#define TACNA_ASP3_RX4_SLOT_WIDTH				 6
#define TACNA_ASP3_RX3_SLOT_MASK			0x003f0000
#define TACNA_ASP3_RX3_SLOT_SHIFT				16
#define TACNA_ASP3_RX3_SLOT_WIDTH				 6
#define TACNA_ASP3_RX2_SLOT_MASK			0x00003f00
#define TACNA_ASP3_RX2_SLOT_SHIFT				 8
#define TACNA_ASP3_RX2_SLOT_WIDTH				 6
#define TACNA_ASP3_RX1_SLOT_MASK			0x0000003f
#define TACNA_ASP3_RX1_SLOT_SHIFT				 0
#define TACNA_ASP3_RX1_SLOT_WIDTH				 6

/* (0x6124) ASP3_FRAME_CONTROL6 */
#define TACNA_ASP3_RX8_SLOT_MASK			0x3f000000
#define TACNA_ASP3_RX8_SLOT_SHIFT				24
#define TACNA_ASP3_RX8_SLOT_WIDTH				 6
#define TACNA_ASP3_RX7_SLOT_MASK			0x003f0000
#define TACNA_ASP3_RX7_SLOT_SHIFT				16
#define TACNA_ASP3_RX7_SLOT_WIDTH				 6
#define TACNA_ASP3_RX6_SLOT_MASK			0x00003f00
#define TACNA_ASP3_RX6_SLOT_SHIFT				 8
#define TACNA_ASP3_RX6_SLOT_WIDTH				 6
#define TACNA_ASP3_RX5_SLOT_MASK			0x0000003f
#define TACNA_ASP3_RX5_SLOT_SHIFT				 0
#define TACNA_ASP3_RX5_SLOT_WIDTH				 6

/* (0x6130) ASP3_DATA_CONTROL1 */
#define TACNA_ASP3_TX_WL_MASK				0x0000003f
#define TACNA_ASP3_TX_WL_SHIFT					 0
#define TACNA_ASP3_TX_WL_WIDTH					 6

/* (0x6140) ASP3_DATA_CONTROL5 */
#define TACNA_ASP3_RX_WL_MASK				0x0000003f
#define TACNA_ASP3_RX_WL_SHIFT					 0
#define TACNA_ASP3_RX_WL_WIDTH					 6

/* (0x6180) ASP4_ENABLES1 */
#define TACNA_ASP4_RX8_EN				0x00800000
#define TACNA_ASP4_RX8_EN_MASK				0x00800000
#define TACNA_ASP4_RX8_EN_SHIFT					23
#define TACNA_ASP4_RX8_EN_WIDTH					 1
#define TACNA_ASP4_RX7_EN				0x00400000
#define TACNA_ASP4_RX7_EN_MASK				0x00400000
#define TACNA_ASP4_RX7_EN_SHIFT					22
#define TACNA_ASP4_RX7_EN_WIDTH					 1
#define TACNA_ASP4_RX6_EN				0x00200000
#define TACNA_ASP4_RX6_EN_MASK				0x00200000
#define TACNA_ASP4_RX6_EN_SHIFT					21
#define TACNA_ASP4_RX6_EN_WIDTH					 1
#define TACNA_ASP4_RX5_EN				0x00100000
#define TACNA_ASP4_RX5_EN_MASK				0x00100000
#define TACNA_ASP4_RX5_EN_SHIFT					20
#define TACNA_ASP4_RX5_EN_WIDTH					 1
#define TACNA_ASP4_RX4_EN				0x00080000
#define TACNA_ASP4_RX4_EN_MASK				0x00080000
#define TACNA_ASP4_RX4_EN_SHIFT					19
#define TACNA_ASP4_RX4_EN_WIDTH					 1
#define TACNA_ASP4_RX3_EN				0x00040000
#define TACNA_ASP4_RX3_EN_MASK				0x00040000
#define TACNA_ASP4_RX3_EN_SHIFT					18
#define TACNA_ASP4_RX3_EN_WIDTH					 1
#define TACNA_ASP4_RX2_EN				0x00020000
#define TACNA_ASP4_RX2_EN_MASK				0x00020000
#define TACNA_ASP4_RX2_EN_SHIFT					17
#define TACNA_ASP4_RX2_EN_WIDTH					 1
#define TACNA_ASP4_RX1_EN				0x00010000
#define TACNA_ASP4_RX1_EN_MASK				0x00010000
#define TACNA_ASP4_RX1_EN_SHIFT					16
#define TACNA_ASP4_RX1_EN_WIDTH					 1
#define TACNA_ASP4_TX8_EN				0x00000080
#define TACNA_ASP4_TX8_EN_MASK				0x00000080
#define TACNA_ASP4_TX8_EN_SHIFT					 7
#define TACNA_ASP4_TX8_EN_WIDTH					 1
#define TACNA_ASP4_TX7_EN				0x00000040
#define TACNA_ASP4_TX7_EN_MASK				0x00000040
#define TACNA_ASP4_TX7_EN_SHIFT					 6
#define TACNA_ASP4_TX7_EN_WIDTH					 1
#define TACNA_ASP4_TX6_EN				0x00000020
#define TACNA_ASP4_TX6_EN_MASK				0x00000020
#define TACNA_ASP4_TX6_EN_SHIFT					 5
#define TACNA_ASP4_TX6_EN_WIDTH					 1
#define TACNA_ASP4_TX5_EN				0x00000010
#define TACNA_ASP4_TX5_EN_MASK				0x00000010
#define TACNA_ASP4_TX5_EN_SHIFT					 4
#define TACNA_ASP4_TX5_EN_WIDTH					 1
#define TACNA_ASP4_TX4_EN				0x00000008
#define TACNA_ASP4_TX4_EN_MASK				0x00000008
#define TACNA_ASP4_TX4_EN_SHIFT					 3
#define TACNA_ASP4_TX4_EN_WIDTH					 1
#define TACNA_ASP4_TX3_EN				0x00000004
#define TACNA_ASP4_TX3_EN_MASK				0x00000004
#define TACNA_ASP4_TX3_EN_SHIFT					 2
#define TACNA_ASP4_TX3_EN_WIDTH					 1
#define TACNA_ASP4_TX2_EN				0x00000002
#define TACNA_ASP4_TX2_EN_MASK				0x00000002
#define TACNA_ASP4_TX2_EN_SHIFT					 1
#define TACNA_ASP4_TX2_EN_WIDTH					 1
#define TACNA_ASP4_TX1_EN				0x00000001
#define TACNA_ASP4_TX1_EN_MASK				0x00000001
#define TACNA_ASP4_TX1_EN_SHIFT					 0
#define TACNA_ASP4_TX1_EN_WIDTH					 1

/* (0x6184) ASP4_CONTROL1 */
#define TACNA_ASP4_RATE_MASK				0x00001f00
#define TACNA_ASP4_RATE_SHIFT					 8
#define TACNA_ASP4_RATE_WIDTH					 5
#define TACNA_ASP4_BCLK_FREQ_MASK			0x0000003f
#define TACNA_ASP4_BCLK_FREQ_SHIFT				 0
#define TACNA_ASP4_BCLK_FREQ_WIDTH				 6

/* (0x6188) ASP4_CONTROL2 */
#define TACNA_ASP4_RX_WIDTH_MASK			0xff000000
#define TACNA_ASP4_RX_WIDTH_SHIFT				24
#define TACNA_ASP4_RX_WIDTH_WIDTH				 8
#define TACNA_ASP4_TX_WIDTH_MASK			0x00ff0000
#define TACNA_ASP4_TX_WIDTH_SHIFT				16
#define TACNA_ASP4_TX_WIDTH_WIDTH				 8
#define TACNA_ASP4_FMT_MASK				0x00000700
#define TACNA_ASP4_FMT_SHIFT					 8
#define TACNA_ASP4_FMT_WIDTH					 3
#define TACNA_ASP4_BCLK_INV				0x00000040
#define TACNA_ASP4_BCLK_INV_MASK			0x00000040
#define TACNA_ASP4_BCLK_INV_SHIFT				 6
#define TACNA_ASP4_BCLK_INV_WIDTH				 1
#define TACNA_ASP4_BCLK_FRC				0x00000020
#define TACNA_ASP4_BCLK_FRC_MASK			0x00000020
#define TACNA_ASP4_BCLK_FRC_SHIFT				 5
#define TACNA_ASP4_BCLK_FRC_WIDTH				 1
#define TACNA_ASP4_BCLK_MSTR				0x00000010
#define TACNA_ASP4_BCLK_MSTR_MASK			0x00000010
#define TACNA_ASP4_BCLK_MSTR_SHIFT				 4
#define TACNA_ASP4_BCLK_MSTR_WIDTH				 1
#define TACNA_ASP4_FSYNC_INV				0x00000004
#define TACNA_ASP4_FSYNC_INV_MASK			0x00000004
#define TACNA_ASP4_FSYNC_INV_SHIFT				 2
#define TACNA_ASP4_FSYNC_INV_WIDTH				 1
#define TACNA_ASP4_FSYNC_FRC				0x00000002
#define TACNA_ASP4_FSYNC_FRC_MASK			0x00000002
#define TACNA_ASP4_FSYNC_FRC_SHIFT				 1
#define TACNA_ASP4_FSYNC_FRC_WIDTH				 1
#define TACNA_ASP4_FSYNC_MSTR				0x00000001
#define TACNA_ASP4_FSYNC_MSTR_MASK			0x00000001
#define TACNA_ASP4_FSYNC_MSTR_SHIFT				 0
#define TACNA_ASP4_FSYNC_MSTR_WIDTH				 1

/* (0x618c) ASP4_CONTROL3 */
#define TACNA_ASP4_DOUT_HIZ_DLY_MASK			0x00000300
#define TACNA_ASP4_DOUT_HIZ_DLY_SHIFT				 8
#define TACNA_ASP4_DOUT_HIZ_DLY_WIDTH				 2
#define TACNA_ASP4_DOUT_HIZ_CTRL_MASK			0x00000003
#define TACNA_ASP4_DOUT_HIZ_CTRL_SHIFT				 0
#define TACNA_ASP4_DOUT_HIZ_CTRL_WIDTH				 2

/* (0x6190) ASP4_FRAME_CONTROL1 */
#define TACNA_ASP4_TX4_SLOT_MASK			0x3f000000
#define TACNA_ASP4_TX4_SLOT_SHIFT				24
#define TACNA_ASP4_TX4_SLOT_WIDTH				 6
#define TACNA_ASP4_TX3_SLOT_MASK			0x003f0000
#define TACNA_ASP4_TX3_SLOT_SHIFT				16
#define TACNA_ASP4_TX3_SLOT_WIDTH				 6
#define TACNA_ASP4_TX2_SLOT_MASK			0x00003f00
#define TACNA_ASP4_TX2_SLOT_SHIFT				 8
#define TACNA_ASP4_TX2_SLOT_WIDTH				 6
#define TACNA_ASP4_TX1_SLOT_MASK			0x0000003f
#define TACNA_ASP4_TX1_SLOT_SHIFT				 0
#define TACNA_ASP4_TX1_SLOT_WIDTH				 6

/* (0x6194) ASP4_FRAME_CONTROL2 */
#define TACNA_ASP4_TX8_SLOT_MASK			0x3f000000
#define TACNA_ASP4_TX8_SLOT_SHIFT				24
#define TACNA_ASP4_TX8_SLOT_WIDTH				 6
#define TACNA_ASP4_TX7_SLOT_MASK			0x003f0000
#define TACNA_ASP4_TX7_SLOT_SHIFT				16
#define TACNA_ASP4_TX7_SLOT_WIDTH				 6
#define TACNA_ASP4_TX6_SLOT_MASK			0x00003f00
#define TACNA_ASP4_TX6_SLOT_SHIFT				 8
#define TACNA_ASP4_TX6_SLOT_WIDTH				 6
#define TACNA_ASP4_TX5_SLOT_MASK			0x0000003f
#define TACNA_ASP4_TX5_SLOT_SHIFT				 0
#define TACNA_ASP4_TX5_SLOT_WIDTH				 6

/* (0x61a0) ASP4_FRAME_CONTROL5 */
#define TACNA_ASP4_RX4_SLOT_MASK			0x3f000000
#define TACNA_ASP4_RX4_SLOT_SHIFT				24
#define TACNA_ASP4_RX4_SLOT_WIDTH				 6
#define TACNA_ASP4_RX3_SLOT_MASK			0x003f0000
#define TACNA_ASP4_RX3_SLOT_SHIFT				16
#define TACNA_ASP4_RX3_SLOT_WIDTH				 6
#define TACNA_ASP4_RX2_SLOT_MASK			0x00003f00
#define TACNA_ASP4_RX2_SLOT_SHIFT				 8
#define TACNA_ASP4_RX2_SLOT_WIDTH				 6
#define TACNA_ASP4_RX1_SLOT_MASK			0x0000003f
#define TACNA_ASP4_RX1_SLOT_SHIFT				 0
#define TACNA_ASP4_RX1_SLOT_WIDTH				 6

/* (0x61a4) ASP4_FRAME_CONTROL6 */
#define TACNA_ASP4_RX8_SLOT_MASK			0x3f000000
#define TACNA_ASP4_RX8_SLOT_SHIFT				24
#define TACNA_ASP4_RX8_SLOT_WIDTH				 6
#define TACNA_ASP4_RX7_SLOT_MASK			0x003f0000
#define TACNA_ASP4_RX7_SLOT_SHIFT				16
#define TACNA_ASP4_RX7_SLOT_WIDTH				 6
#define TACNA_ASP4_RX6_SLOT_MASK			0x00003f00
#define TACNA_ASP4_RX6_SLOT_SHIFT				 8
#define TACNA_ASP4_RX6_SLOT_WIDTH				 6
#define TACNA_ASP4_RX5_SLOT_MASK			0x0000003f
#define TACNA_ASP4_RX5_SLOT_SHIFT				 0
#define TACNA_ASP4_RX5_SLOT_WIDTH				 6

/* (0x61b0) ASP4_DATA_CONTROL1 */
#define TACNA_ASP4_TX_WL_MASK				0x0000003f
#define TACNA_ASP4_TX_WL_SHIFT					 0
#define TACNA_ASP4_TX_WL_WIDTH					 6

/* (0x61c0) ASP4_DATA_CONTROL5 */
#define TACNA_ASP4_RX_WL_MASK				0x0000003f
#define TACNA_ASP4_RX_WL_SHIFT					 0
#define TACNA_ASP4_RX_WL_WIDTH					 6

/* (0x6400) SWIRE1_CTRL_PORT1 */
#define TACNA_SWIRE1_DP1_RATE_MASK			0x0000f800
#define TACNA_SWIRE1_DP1_RATE_SHIFT				11
#define TACNA_SWIRE1_DP1_RATE_WIDTH				 5

/* (0x6404) SWIRE1_CTRL_PORT2 */
#define TACNA_SWIRE1_DP2_RATE_MASK			0x0000f800
#define TACNA_SWIRE1_DP2_RATE_SHIFT				11
#define TACNA_SWIRE1_DP2_RATE_WIDTH				 5

/* (0x6408) SWIRE1_CTRL_PORT3 */
#define TACNA_SWIRE1_DP3_RATE_MASK			0x0000f800
#define TACNA_SWIRE1_DP3_RATE_SHIFT				11
#define TACNA_SWIRE1_DP3_RATE_WIDTH				 5

/* (0x640c) SWIRE1_CTRL_PORT4 */
#define TACNA_SWIRE1_DP4_RATE_MASK			0x0000f800
#define TACNA_SWIRE1_DP4_RATE_SHIFT				11
#define TACNA_SWIRE1_DP4_RATE_WIDTH				 5

/* (0x6450) SWIRE1_FIFO_LATENCY */
#define TACNA_SWIRE1_DP4_FIFO_LATENCY_MASK		0x000000c0
#define TACNA_SWIRE1_DP4_FIFO_LATENCY_SHIFT			 6
#define TACNA_SWIRE1_DP4_FIFO_LATENCY_WIDTH			 2
#define TACNA_SWIRE1_DP3_FIFO_LATENCY_MASK		0x00000030
#define TACNA_SWIRE1_DP3_FIFO_LATENCY_SHIFT			 4
#define TACNA_SWIRE1_DP3_FIFO_LATENCY_WIDTH			 2
#define TACNA_SWIRE1_DP2_FIFO_LATENCY_MASK		0x0000000c
#define TACNA_SWIRE1_DP2_FIFO_LATENCY_SHIFT			 2
#define TACNA_SWIRE1_DP2_FIFO_LATENCY_WIDTH			 2
#define TACNA_SWIRE1_DP1_FIFO_LATENCY_MASK		0x00000003
#define TACNA_SWIRE1_DP1_FIFO_LATENCY_SHIFT			 0
#define TACNA_SWIRE1_DP1_FIFO_LATENCY_WIDTH			 2

/* (0x6600) SWIRE1_CLK_REF1 */
#define TACNA_SWIRE1_CLK_DIV_MASK			0x00000003
#define TACNA_SWIRE1_CLK_DIV_SHIFT				 0
#define TACNA_SWIRE1_CLK_DIV_WIDTH				 2

/* (0x6c00) SLIMBUS_RX_PORTS1 */
#define TACNA_SLIMRX4_PORT_ADDR_MASK			0xff000000
#define TACNA_SLIMRX4_PORT_ADDR_SHIFT				24
#define TACNA_SLIMRX4_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMRX3_PORT_ADDR_MASK			0x00ff0000
#define TACNA_SLIMRX3_PORT_ADDR_SHIFT				16
#define TACNA_SLIMRX3_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMRX2_PORT_ADDR_MASK			0x0000ff00
#define TACNA_SLIMRX2_PORT_ADDR_SHIFT				 8
#define TACNA_SLIMRX2_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMRX1_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMRX1_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMRX1_PORT_ADDR_WIDTH				 8

/* (0x6c04) SLIMBUS_RX_PORTS2 */
#define TACNA_SLIMRX8_PORT_ADDR_MASK			0xff000000
#define TACNA_SLIMRX8_PORT_ADDR_SHIFT				24
#define TACNA_SLIMRX8_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMRX7_PORT_ADDR_MASK			0x00ff0000
#define TACNA_SLIMRX7_PORT_ADDR_SHIFT				16
#define TACNA_SLIMRX7_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMRX6_PORT_ADDR_MASK			0x0000ff00
#define TACNA_SLIMRX6_PORT_ADDR_SHIFT				 8
#define TACNA_SLIMRX6_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMRX5_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMRX5_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMRX5_PORT_ADDR_WIDTH				 8

/* (0x6c10) SLIMBUS_TX_PORTS1 */
#define TACNA_SLIMTX4_PORT_ADDR_MASK			0xff000000
#define TACNA_SLIMTX4_PORT_ADDR_SHIFT				24
#define TACNA_SLIMTX4_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMTX3_PORT_ADDR_MASK			0x00ff0000
#define TACNA_SLIMTX3_PORT_ADDR_SHIFT				16
#define TACNA_SLIMTX3_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMTX2_PORT_ADDR_MASK			0x0000ff00
#define TACNA_SLIMTX2_PORT_ADDR_SHIFT				 8
#define TACNA_SLIMTX2_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMTX1_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMTX1_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMTX1_PORT_ADDR_WIDTH				 8

/* (0x6c14) SLIMBUS_TX_PORTS2 */
#define TACNA_SLIMTX8_PORT_ADDR_MASK			0xff000000
#define TACNA_SLIMTX8_PORT_ADDR_SHIFT				24
#define TACNA_SLIMTX8_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMTX7_PORT_ADDR_MASK			0x00ff0000
#define TACNA_SLIMTX7_PORT_ADDR_SHIFT				16
#define TACNA_SLIMTX7_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMTX6_PORT_ADDR_MASK			0x0000ff00
#define TACNA_SLIMTX6_PORT_ADDR_SHIFT				 8
#define TACNA_SLIMTX6_PORT_ADDR_WIDTH				 8
#define TACNA_SLIMTX5_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMTX5_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMTX5_PORT_ADDR_WIDTH				 8

/* (0x6c20) SLIMBUS_RX_RATES1 */
#define TACNA_SLIMRX4_RATE_MASK				0xf8000000
#define TACNA_SLIMRX4_RATE_SHIFT				27
#define TACNA_SLIMRX4_RATE_WIDTH				 5
#define TACNA_SLIMRX3_RATE_MASK				0x00f80000
#define TACNA_SLIMRX3_RATE_SHIFT				19
#define TACNA_SLIMRX3_RATE_WIDTH				 5
#define TACNA_SLIMRX2_RATE_MASK				0x0000f800
#define TACNA_SLIMRX2_RATE_SHIFT				11
#define TACNA_SLIMRX2_RATE_WIDTH				 5
#define TACNA_SLIMRX1_RATE_MASK				0x000000f8
#define TACNA_SLIMRX1_RATE_SHIFT				 3
#define TACNA_SLIMRX1_RATE_WIDTH				 5

/* (0x6c24) SLIMBUS_RX_RATES2 */
#define TACNA_SLIMRX8_RATE_MASK				0xf8000000
#define TACNA_SLIMRX8_RATE_SHIFT				27
#define TACNA_SLIMRX8_RATE_WIDTH				 5
#define TACNA_SLIMRX7_RATE_MASK				0x00f80000
#define TACNA_SLIMRX7_RATE_SHIFT				19
#define TACNA_SLIMRX7_RATE_WIDTH				 5
#define TACNA_SLIMRX6_RATE_MASK				0x0000f800
#define TACNA_SLIMRX6_RATE_SHIFT				11
#define TACNA_SLIMRX6_RATE_WIDTH				 5
#define TACNA_SLIMRX5_RATE_MASK				0x000000f8
#define TACNA_SLIMRX5_RATE_SHIFT				 3
#define TACNA_SLIMRX5_RATE_WIDTH				 5

/* (0x6c30) SLIMBUS_TX_RATES1 */
#define TACNA_SLIMTX4_RATE_MASK				0xf8000000
#define TACNA_SLIMTX4_RATE_SHIFT				27
#define TACNA_SLIMTX4_RATE_WIDTH				 5
#define TACNA_SLIMTX3_RATE_MASK				0x00f80000
#define TACNA_SLIMTX3_RATE_SHIFT				19
#define TACNA_SLIMTX3_RATE_WIDTH				 5
#define TACNA_SLIMTX2_RATE_MASK				0x0000f800
#define TACNA_SLIMTX2_RATE_SHIFT				11
#define TACNA_SLIMTX2_RATE_WIDTH				 5
#define TACNA_SLIMTX1_RATE_MASK				0x000000f8
#define TACNA_SLIMTX1_RATE_SHIFT				 3
#define TACNA_SLIMTX1_RATE_WIDTH				 5

/* (0x6c34) SLIMBUS_TX_RATES2 */
#define TACNA_SLIMTX8_RATE_MASK				0xf8000000
#define TACNA_SLIMTX8_RATE_SHIFT				27
#define TACNA_SLIMTX8_RATE_WIDTH				 5
#define TACNA_SLIMTX7_RATE_MASK				0x00f80000
#define TACNA_SLIMTX7_RATE_SHIFT				19
#define TACNA_SLIMTX7_RATE_WIDTH				 5
#define TACNA_SLIMTX6_RATE_MASK				0x0000f800
#define TACNA_SLIMTX6_RATE_SHIFT				11
#define TACNA_SLIMTX6_RATE_WIDTH				 5
#define TACNA_SLIMTX5_RATE_MASK				0x000000f8
#define TACNA_SLIMTX5_RATE_SHIFT				 3
#define TACNA_SLIMTX5_RATE_WIDTH				 5

/* (0x6c40) SLIMBUS_CHANNEL_ENABLE */
#define TACNA_SLIMTX8_EN				0x00800000
#define TACNA_SLIMTX8_EN_MASK				0x00800000
#define TACNA_SLIMTX8_EN_SHIFT					23
#define TACNA_SLIMTX8_EN_WIDTH					 1
#define TACNA_SLIMTX7_EN				0x00400000
#define TACNA_SLIMTX7_EN_MASK				0x00400000
#define TACNA_SLIMTX7_EN_SHIFT					22
#define TACNA_SLIMTX7_EN_WIDTH					 1
#define TACNA_SLIMTX6_EN				0x00200000
#define TACNA_SLIMTX6_EN_MASK				0x00200000
#define TACNA_SLIMTX6_EN_SHIFT					21
#define TACNA_SLIMTX6_EN_WIDTH					 1
#define TACNA_SLIMTX5_EN				0x00100000
#define TACNA_SLIMTX5_EN_MASK				0x00100000
#define TACNA_SLIMTX5_EN_SHIFT					20
#define TACNA_SLIMTX5_EN_WIDTH					 1
#define TACNA_SLIMTX4_EN				0x00080000
#define TACNA_SLIMTX4_EN_MASK				0x00080000
#define TACNA_SLIMTX4_EN_SHIFT					19
#define TACNA_SLIMTX4_EN_WIDTH					 1
#define TACNA_SLIMTX3_EN				0x00040000
#define TACNA_SLIMTX3_EN_MASK				0x00040000
#define TACNA_SLIMTX3_EN_SHIFT					18
#define TACNA_SLIMTX3_EN_WIDTH					 1
#define TACNA_SLIMTX2_EN				0x00020000
#define TACNA_SLIMTX2_EN_MASK				0x00020000
#define TACNA_SLIMTX2_EN_SHIFT					17
#define TACNA_SLIMTX2_EN_WIDTH					 1
#define TACNA_SLIMTX1_EN				0x00010000
#define TACNA_SLIMTX1_EN_MASK				0x00010000
#define TACNA_SLIMTX1_EN_SHIFT					16
#define TACNA_SLIMTX1_EN_WIDTH					 1
#define TACNA_SLIMRX8_EN				0x00000080
#define TACNA_SLIMRX8_EN_MASK				0x00000080
#define TACNA_SLIMRX8_EN_SHIFT					 7
#define TACNA_SLIMRX8_EN_WIDTH					 1
#define TACNA_SLIMRX7_EN				0x00000040
#define TACNA_SLIMRX7_EN_MASK				0x00000040
#define TACNA_SLIMRX7_EN_SHIFT					 6
#define TACNA_SLIMRX7_EN_WIDTH					 1
#define TACNA_SLIMRX6_EN				0x00000020
#define TACNA_SLIMRX6_EN_MASK				0x00000020
#define TACNA_SLIMRX6_EN_SHIFT					 5
#define TACNA_SLIMRX6_EN_WIDTH					 1
#define TACNA_SLIMRX5_EN				0x00000010
#define TACNA_SLIMRX5_EN_MASK				0x00000010
#define TACNA_SLIMRX5_EN_SHIFT					 4
#define TACNA_SLIMRX5_EN_WIDTH					 1
#define TACNA_SLIMRX4_EN				0x00000008
#define TACNA_SLIMRX4_EN_MASK				0x00000008
#define TACNA_SLIMRX4_EN_SHIFT					 3
#define TACNA_SLIMRX4_EN_WIDTH					 1
#define TACNA_SLIMRX3_EN				0x00000004
#define TACNA_SLIMRX3_EN_MASK				0x00000004
#define TACNA_SLIMRX3_EN_SHIFT					 2
#define TACNA_SLIMRX3_EN_WIDTH					 1
#define TACNA_SLIMRX2_EN				0x00000002
#define TACNA_SLIMRX2_EN_MASK				0x00000002
#define TACNA_SLIMRX2_EN_SHIFT					 1
#define TACNA_SLIMRX2_EN_WIDTH					 1
#define TACNA_SLIMRX1_EN				0x00000001
#define TACNA_SLIMRX1_EN_MASK				0x00000001
#define TACNA_SLIMRX1_EN_SHIFT					 0
#define TACNA_SLIMRX1_EN_WIDTH					 1

/* (0x6c48) SLIMBUS_PORT_STATUS */
#define TACNA_SLIMTX8_PORT_STS				0x00800000
#define TACNA_SLIMTX8_PORT_STS_MASK			0x00800000
#define TACNA_SLIMTX8_PORT_STS_SHIFT				23
#define TACNA_SLIMTX8_PORT_STS_WIDTH				 1
#define TACNA_SLIMTX7_PORT_STS				0x00400000
#define TACNA_SLIMTX7_PORT_STS_MASK			0x00400000
#define TACNA_SLIMTX7_PORT_STS_SHIFT				22
#define TACNA_SLIMTX7_PORT_STS_WIDTH				 1
#define TACNA_SLIMTX6_PORT_STS				0x00200000
#define TACNA_SLIMTX6_PORT_STS_MASK			0x00200000
#define TACNA_SLIMTX6_PORT_STS_SHIFT				21
#define TACNA_SLIMTX6_PORT_STS_WIDTH				 1
#define TACNA_SLIMTX5_PORT_STS				0x00100000
#define TACNA_SLIMTX5_PORT_STS_MASK			0x00100000
#define TACNA_SLIMTX5_PORT_STS_SHIFT				20
#define TACNA_SLIMTX5_PORT_STS_WIDTH				 1
#define TACNA_SLIMTX4_PORT_STS				0x00080000
#define TACNA_SLIMTX4_PORT_STS_MASK			0x00080000
#define TACNA_SLIMTX4_PORT_STS_SHIFT				19
#define TACNA_SLIMTX4_PORT_STS_WIDTH				 1
#define TACNA_SLIMTX3_PORT_STS				0x00040000
#define TACNA_SLIMTX3_PORT_STS_MASK			0x00040000
#define TACNA_SLIMTX3_PORT_STS_SHIFT				18
#define TACNA_SLIMTX3_PORT_STS_WIDTH				 1
#define TACNA_SLIMTX2_PORT_STS				0x00020000
#define TACNA_SLIMTX2_PORT_STS_MASK			0x00020000
#define TACNA_SLIMTX2_PORT_STS_SHIFT				17
#define TACNA_SLIMTX2_PORT_STS_WIDTH				 1
#define TACNA_SLIMTX1_PORT_STS				0x00010000
#define TACNA_SLIMTX1_PORT_STS_MASK			0x00010000
#define TACNA_SLIMTX1_PORT_STS_SHIFT				16
#define TACNA_SLIMTX1_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX8_PORT_STS				0x00000080
#define TACNA_SLIMRX8_PORT_STS_MASK			0x00000080
#define TACNA_SLIMRX8_PORT_STS_SHIFT				 7
#define TACNA_SLIMRX8_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX7_PORT_STS				0x00000040
#define TACNA_SLIMRX7_PORT_STS_MASK			0x00000040
#define TACNA_SLIMRX7_PORT_STS_SHIFT				 6
#define TACNA_SLIMRX7_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX6_PORT_STS				0x00000020
#define TACNA_SLIMRX6_PORT_STS_MASK			0x00000020
#define TACNA_SLIMRX6_PORT_STS_SHIFT				 5
#define TACNA_SLIMRX6_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX5_PORT_STS				0x00000010
#define TACNA_SLIMRX5_PORT_STS_MASK			0x00000010
#define TACNA_SLIMRX5_PORT_STS_SHIFT				 4
#define TACNA_SLIMRX5_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX4_PORT_STS				0x00000008
#define TACNA_SLIMRX4_PORT_STS_MASK			0x00000008
#define TACNA_SLIMRX4_PORT_STS_SHIFT				 3
#define TACNA_SLIMRX4_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX3_PORT_STS				0x00000004
#define TACNA_SLIMRX3_PORT_STS_MASK			0x00000004
#define TACNA_SLIMRX3_PORT_STS_SHIFT				 2
#define TACNA_SLIMRX3_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX2_PORT_STS				0x00000002
#define TACNA_SLIMRX2_PORT_STS_MASK			0x00000002
#define TACNA_SLIMRX2_PORT_STS_SHIFT				 1
#define TACNA_SLIMRX2_PORT_STS_WIDTH				 1
#define TACNA_SLIMRX1_PORT_STS				0x00000001
#define TACNA_SLIMRX1_PORT_STS_MASK			0x00000001
#define TACNA_SLIMRX1_PORT_STS_SHIFT				 0
#define TACNA_SLIMRX1_PORT_STS_WIDTH				 1

/* (0x6c50) SLIMBUS_SLIMCLK_REF_GEAR */
#define TACNA_SLIMCLK_SRC				0x00000010
#define TACNA_SLIMCLK_SRC_MASK				0x00000010
#define TACNA_SLIMCLK_SRC_SHIFT					 4
#define TACNA_SLIMCLK_SRC_WIDTH					 1
#define TACNA_SLIMCLK_REF_GEAR_MASK			0x0000000f
#define TACNA_SLIMCLK_REF_GEAR_SHIFT				 0
#define TACNA_SLIMCLK_REF_GEAR_WIDTH				 4

/* (0x6c90) SLIMBUS_AHB_STATUS */
#define TACNA_SLIM_FAB_ERROR_HADDR_MASK			0xffffffff
#define TACNA_SLIM_FAB_ERROR_HADDR_SHIFT			 0
#define TACNA_SLIM_FAB_ERROR_HADDR_WIDTH			32

/* (0x6c94) SLIMBUS_APB_STATUS */
#define TACNA_SLIM_REG_ERROR_ADDR_MASK			0xffffffff
#define TACNA_SLIM_REG_ERROR_ADDR_SHIFT				 0
#define TACNA_SLIM_REG_ERROR_ADDR_WIDTH				32

/* (0x6c98) SLIMBUS_AHB_2_STATUS */
#define TACNA_SLIM_FAB_2_ERROR_HADDR_MASK		0xffffffff
#define TACNA_SLIM_FAB_2_ERROR_HADDR_SHIFT			 0
#define TACNA_SLIM_FAB_2_ERROR_HADDR_WIDTH			32

/* (0x6c9c) SLIMBUS_APB_2_STATUS */
#define TACNA_SLIM_REG_2_ERROR_ADDR_MASK		0xffffffff
#define TACNA_SLIM_REG_2_ERROR_ADDR_SHIFT			 0
#define TACNA_SLIM_REG_2_ERROR_ADDR_WIDTH			32

/* (0xa000) ASRC1_ENABLE */
#define TACNA_ASRC1_IN2L_EN				0x00000008
#define TACNA_ASRC1_IN2L_EN_MASK			0x00000008
#define TACNA_ASRC1_IN2L_EN_SHIFT				 3
#define TACNA_ASRC1_IN2L_EN_WIDTH				 1
#define TACNA_ASRC1_IN2R_EN				0x00000004
#define TACNA_ASRC1_IN2R_EN_MASK			0x00000004
#define TACNA_ASRC1_IN2R_EN_SHIFT				 2
#define TACNA_ASRC1_IN2R_EN_WIDTH				 1
#define TACNA_ASRC1_IN1L_EN				0x00000002
#define TACNA_ASRC1_IN1L_EN_MASK			0x00000002
#define TACNA_ASRC1_IN1L_EN_SHIFT				 1
#define TACNA_ASRC1_IN1L_EN_WIDTH				 1
#define TACNA_ASRC1_IN1R_EN				0x00000001
#define TACNA_ASRC1_IN1R_EN_MASK			0x00000001
#define TACNA_ASRC1_IN1R_EN_SHIFT				 0
#define TACNA_ASRC1_IN1R_EN_WIDTH				 1

/* (0xa004) ASRC1_STATUS */
#define TACNA_ASRC1_IN2L_STS				0x00000008
#define TACNA_ASRC1_IN2L_STS_MASK			0x00000008
#define TACNA_ASRC1_IN2L_STS_SHIFT				 3
#define TACNA_ASRC1_IN2L_STS_WIDTH				 1
#define TACNA_ASRC1_IN2R_STS				0x00000004
#define TACNA_ASRC1_IN2R_STS_MASK			0x00000004
#define TACNA_ASRC1_IN2R_STS_SHIFT				 2
#define TACNA_ASRC1_IN2R_STS_WIDTH				 1
#define TACNA_ASRC1_IN1L_STS				0x00000002
#define TACNA_ASRC1_IN1L_STS_MASK			0x00000002
#define TACNA_ASRC1_IN1L_STS_SHIFT				 1
#define TACNA_ASRC1_IN1L_STS_WIDTH				 1
#define TACNA_ASRC1_IN1R_STS				0x00000001
#define TACNA_ASRC1_IN1R_STS_MASK			0x00000001
#define TACNA_ASRC1_IN1R_STS_SHIFT				 0
#define TACNA_ASRC1_IN1R_STS_WIDTH				 1

/* (0xa008) ASRC1_CONTROL1 */
#define TACNA_ASRC1_RATE2_MASK				0xf8000000
#define TACNA_ASRC1_RATE2_SHIFT					27
#define TACNA_ASRC1_RATE2_WIDTH					 5
#define TACNA_ASRC1_RATE1_MASK				0x0000f800
#define TACNA_ASRC1_RATE1_SHIFT					11
#define TACNA_ASRC1_RATE1_WIDTH					 5

/* (0xa080) ASRC2_ENABLE */
#define TACNA_ASRC2_IN2L_EN				0x00000008
#define TACNA_ASRC2_IN2L_EN_MASK			0x00000008
#define TACNA_ASRC2_IN2L_EN_SHIFT				 3
#define TACNA_ASRC2_IN2L_EN_WIDTH				 1
#define TACNA_ASRC2_IN2R_EN				0x00000004
#define TACNA_ASRC2_IN2R_EN_MASK			0x00000004
#define TACNA_ASRC2_IN2R_EN_SHIFT				 2
#define TACNA_ASRC2_IN2R_EN_WIDTH				 1
#define TACNA_ASRC2_IN1L_EN				0x00000002
#define TACNA_ASRC2_IN1L_EN_MASK			0x00000002
#define TACNA_ASRC2_IN1L_EN_SHIFT				 1
#define TACNA_ASRC2_IN1L_EN_WIDTH				 1
#define TACNA_ASRC2_IN1R_EN				0x00000001
#define TACNA_ASRC2_IN1R_EN_MASK			0x00000001
#define TACNA_ASRC2_IN1R_EN_SHIFT				 0
#define TACNA_ASRC2_IN1R_EN_WIDTH				 1

/* (0xa084) ASRC2_STATUS */
#define TACNA_ASRC2_IN2L_STS				0x00000008
#define TACNA_ASRC2_IN2L_STS_MASK			0x00000008
#define TACNA_ASRC2_IN2L_STS_SHIFT				 3
#define TACNA_ASRC2_IN2L_STS_WIDTH				 1
#define TACNA_ASRC2_IN2R_STS				0x00000004
#define TACNA_ASRC2_IN2R_STS_MASK			0x00000004
#define TACNA_ASRC2_IN2R_STS_SHIFT				 2
#define TACNA_ASRC2_IN2R_STS_WIDTH				 1
#define TACNA_ASRC2_IN1L_STS				0x00000002
#define TACNA_ASRC2_IN1L_STS_MASK			0x00000002
#define TACNA_ASRC2_IN1L_STS_SHIFT				 1
#define TACNA_ASRC2_IN1L_STS_WIDTH				 1
#define TACNA_ASRC2_IN1R_STS				0x00000001
#define TACNA_ASRC2_IN1R_STS_MASK			0x00000001
#define TACNA_ASRC2_IN1R_STS_SHIFT				 0
#define TACNA_ASRC2_IN1R_STS_WIDTH				 1

/* (0xa088) ASRC2_CONTROL1 */
#define TACNA_ASRC2_RATE2_MASK				0xf8000000
#define TACNA_ASRC2_RATE2_SHIFT					27
#define TACNA_ASRC2_RATE2_WIDTH					 5
#define TACNA_ASRC2_RATE1_MASK				0x0000f800
#define TACNA_ASRC2_RATE1_SHIFT					11
#define TACNA_ASRC2_RATE1_WIDTH					 5

/* (0xa400) ISRC1_CONTROL1 */
#define TACNA_ISRC1_FSL_MASK				0xf8000000
#define TACNA_ISRC1_FSL_SHIFT					27
#define TACNA_ISRC1_FSL_WIDTH					 5
#define TACNA_ISRC1_FSH_MASK				0x0000f800
#define TACNA_ISRC1_FSH_SHIFT					11
#define TACNA_ISRC1_FSH_WIDTH					 5

/* (0xa404) ISRC1_CONTROL2 */
#define TACNA_ISRC1_INT4_EN				0x00000800
#define TACNA_ISRC1_INT4_EN_MASK			0x00000800
#define TACNA_ISRC1_INT4_EN_SHIFT				11
#define TACNA_ISRC1_INT4_EN_WIDTH				 1
#define TACNA_ISRC1_INT3_EN				0x00000400
#define TACNA_ISRC1_INT3_EN_MASK			0x00000400
#define TACNA_ISRC1_INT3_EN_SHIFT				10
#define TACNA_ISRC1_INT3_EN_WIDTH				 1
#define TACNA_ISRC1_INT2_EN				0x00000200
#define TACNA_ISRC1_INT2_EN_MASK			0x00000200
#define TACNA_ISRC1_INT2_EN_SHIFT				 9
#define TACNA_ISRC1_INT2_EN_WIDTH				 1
#define TACNA_ISRC1_INT1_EN				0x00000100
#define TACNA_ISRC1_INT1_EN_MASK			0x00000100
#define TACNA_ISRC1_INT1_EN_SHIFT				 8
#define TACNA_ISRC1_INT1_EN_WIDTH				 1
#define TACNA_ISRC1_DEC4_EN				0x00000008
#define TACNA_ISRC1_DEC4_EN_MASK			0x00000008
#define TACNA_ISRC1_DEC4_EN_SHIFT				 3
#define TACNA_ISRC1_DEC4_EN_WIDTH				 1
#define TACNA_ISRC1_DEC3_EN				0x00000004
#define TACNA_ISRC1_DEC3_EN_MASK			0x00000004
#define TACNA_ISRC1_DEC3_EN_SHIFT				 2
#define TACNA_ISRC1_DEC3_EN_WIDTH				 1
#define TACNA_ISRC1_DEC2_EN				0x00000002
#define TACNA_ISRC1_DEC2_EN_MASK			0x00000002
#define TACNA_ISRC1_DEC2_EN_SHIFT				 1
#define TACNA_ISRC1_DEC2_EN_WIDTH				 1
#define TACNA_ISRC1_DEC1_EN				0x00000001
#define TACNA_ISRC1_DEC1_EN_MASK			0x00000001
#define TACNA_ISRC1_DEC1_EN_SHIFT				 0
#define TACNA_ISRC1_DEC1_EN_WIDTH				 1

/* (0xa510) ISRC2_CONTROL1 */
#define TACNA_ISRC2_FSL_MASK				0xf8000000
#define TACNA_ISRC2_FSL_SHIFT					27
#define TACNA_ISRC2_FSL_WIDTH					 5
#define TACNA_ISRC2_FSH_MASK				0x0000f800
#define TACNA_ISRC2_FSH_SHIFT					11
#define TACNA_ISRC2_FSH_WIDTH					 5

/* (0xa514) ISRC2_CONTROL2 */
#define TACNA_ISRC2_INT2_EN				0x00000200
#define TACNA_ISRC2_INT2_EN_MASK			0x00000200
#define TACNA_ISRC2_INT2_EN_SHIFT				 9
#define TACNA_ISRC2_INT2_EN_WIDTH				 1
#define TACNA_ISRC2_INT1_EN				0x00000100
#define TACNA_ISRC2_INT1_EN_MASK			0x00000100
#define TACNA_ISRC2_INT1_EN_SHIFT				 8
#define TACNA_ISRC2_INT1_EN_WIDTH				 1
#define TACNA_ISRC2_DEC2_EN				0x00000002
#define TACNA_ISRC2_DEC2_EN_MASK			0x00000002
#define TACNA_ISRC2_DEC2_EN_SHIFT				 1
#define TACNA_ISRC2_DEC2_EN_WIDTH				 1
#define TACNA_ISRC2_DEC1_EN				0x00000001
#define TACNA_ISRC2_DEC1_EN_MASK			0x00000001
#define TACNA_ISRC2_DEC1_EN_SHIFT				 0
#define TACNA_ISRC2_DEC1_EN_WIDTH				 1

/* (0xa620) ISRC3_CONTROL1 */
#define TACNA_ISRC3_FSL_MASK				0xf8000000
#define TACNA_ISRC3_FSL_SHIFT					27
#define TACNA_ISRC3_FSL_WIDTH					 5
#define TACNA_ISRC3_FSH_MASK				0x0000f800
#define TACNA_ISRC3_FSH_SHIFT					11
#define TACNA_ISRC3_FSH_WIDTH					 5

/* (0xa624) ISRC3_CONTROL2 */
#define TACNA_ISRC3_INT2_EN				0x00000200
#define TACNA_ISRC3_INT2_EN_MASK			0x00000200
#define TACNA_ISRC3_INT2_EN_SHIFT				 9
#define TACNA_ISRC3_INT2_EN_WIDTH				 1
#define TACNA_ISRC3_INT1_EN				0x00000100
#define TACNA_ISRC3_INT1_EN_MASK			0x00000100
#define TACNA_ISRC3_INT1_EN_SHIFT				 8
#define TACNA_ISRC3_INT1_EN_WIDTH				 1
#define TACNA_ISRC3_DEC2_EN				0x00000002
#define TACNA_ISRC3_DEC2_EN_MASK			0x00000002
#define TACNA_ISRC3_DEC2_EN_SHIFT				 1
#define TACNA_ISRC3_DEC2_EN_WIDTH				 1
#define TACNA_ISRC3_DEC1_EN				0x00000001
#define TACNA_ISRC3_DEC1_EN_MASK			0x00000001
#define TACNA_ISRC3_DEC1_EN_SHIFT				 0
#define TACNA_ISRC3_DEC1_EN_WIDTH				 1

/* (0xa800) FX_SAMPLE_RATE */
#define TACNA_FX_RATE_MASK				0x0000f800
#define TACNA_FX_RATE_SHIFT					11
#define TACNA_FX_RATE_WIDTH					 5

/* (0xa804) FX_STATUS */
#define TACNA_FX_STS_MASK				0x00000fff
#define TACNA_FX_STS_SHIFT					 0
#define TACNA_FX_STS_WIDTH					12

/* (0xa808) EQ_CONTROL1 */
#define TACNA_EQ4_EN					0x00000008
#define TACNA_EQ4_EN_MASK				0x00000008
#define TACNA_EQ4_EN_SHIFT					 3
#define TACNA_EQ4_EN_WIDTH					 1
#define TACNA_EQ3_EN					0x00000004
#define TACNA_EQ3_EN_MASK				0x00000004
#define TACNA_EQ3_EN_SHIFT					 2
#define TACNA_EQ3_EN_WIDTH					 1
#define TACNA_EQ2_EN					0x00000002
#define TACNA_EQ2_EN_MASK				0x00000002
#define TACNA_EQ2_EN_SHIFT					 1
#define TACNA_EQ2_EN_WIDTH					 1
#define TACNA_EQ1_EN					0x00000001
#define TACNA_EQ1_EN_MASK				0x00000001
#define TACNA_EQ1_EN_SHIFT					 0
#define TACNA_EQ1_EN_WIDTH					 1

/* (0xa80c) EQ_CONTROL2 */
#define TACNA_EQ4_B1_MODE				0x00000008
#define TACNA_EQ4_B1_MODE_MASK				0x00000008
#define TACNA_EQ4_B1_MODE_SHIFT					 3
#define TACNA_EQ4_B1_MODE_WIDTH					 1
#define TACNA_EQ3_B1_MODE				0x00000004
#define TACNA_EQ3_B1_MODE_MASK				0x00000004
#define TACNA_EQ3_B1_MODE_SHIFT					 2
#define TACNA_EQ3_B1_MODE_WIDTH					 1
#define TACNA_EQ2_B1_MODE				0x00000002
#define TACNA_EQ2_B1_MODE_MASK				0x00000002
#define TACNA_EQ2_B1_MODE_SHIFT					 1
#define TACNA_EQ2_B1_MODE_WIDTH					 1
#define TACNA_EQ1_B1_MODE				0x00000001
#define TACNA_EQ1_B1_MODE_MASK				0x00000001
#define TACNA_EQ1_B1_MODE_SHIFT					 0
#define TACNA_EQ1_B1_MODE_WIDTH					 1

/* (0xa810) EQ1_GAIN1 */
#define TACNA_EQ1_B4_GAIN_MASK				0x1f000000
#define TACNA_EQ1_B4_GAIN_SHIFT					24
#define TACNA_EQ1_B4_GAIN_WIDTH					 5
#define TACNA_EQ1_B3_GAIN_MASK				0x001f0000
#define TACNA_EQ1_B3_GAIN_SHIFT					16
#define TACNA_EQ1_B3_GAIN_WIDTH					 5
#define TACNA_EQ1_B2_GAIN_MASK				0x00001f00
#define TACNA_EQ1_B2_GAIN_SHIFT					 8
#define TACNA_EQ1_B2_GAIN_WIDTH					 5
#define TACNA_EQ1_B1_GAIN_MASK				0x0000001f
#define TACNA_EQ1_B1_GAIN_SHIFT					 0
#define TACNA_EQ1_B1_GAIN_WIDTH					 5

/* (0xa814) EQ1_GAIN2 */
#define TACNA_EQ1_B5_GAIN_MASK				0x0000001f
#define TACNA_EQ1_B5_GAIN_SHIFT					 0
#define TACNA_EQ1_B5_GAIN_WIDTH					 5

/* (0xa818) EQ1_BAND1_COEFF1 */
#define TACNA_EQ1_B1_B_MASK				0xffff0000
#define TACNA_EQ1_B1_B_SHIFT					16
#define TACNA_EQ1_B1_B_WIDTH					16
#define TACNA_EQ1_B1_A_MASK				0x0000ffff
#define TACNA_EQ1_B1_A_SHIFT					 0
#define TACNA_EQ1_B1_A_WIDTH					16

/* (0xa81c) EQ1_BAND1_COEFF2 */
#define TACNA_EQ1_B1_C_MASK				0x0000ffff
#define TACNA_EQ1_B1_C_SHIFT					 0
#define TACNA_EQ1_B1_C_WIDTH					16

/* (0xa820) EQ1_BAND1_PG */
#define TACNA_EQ1_B1_PG_MASK				0x0000ffff
#define TACNA_EQ1_B1_PG_SHIFT					 0
#define TACNA_EQ1_B1_PG_WIDTH					16

/* (0xa824) EQ1_BAND2_COEFF1 */
#define TACNA_EQ1_B2_B_MASK				0xffff0000
#define TACNA_EQ1_B2_B_SHIFT					16
#define TACNA_EQ1_B2_B_WIDTH					16
#define TACNA_EQ1_B2_A_MASK				0x0000ffff
#define TACNA_EQ1_B2_A_SHIFT					 0
#define TACNA_EQ1_B2_A_WIDTH					16

/* (0xa828) EQ1_BAND2_COEFF2 */
#define TACNA_EQ1_B2_C_MASK				0x0000ffff
#define TACNA_EQ1_B2_C_SHIFT					 0
#define TACNA_EQ1_B2_C_WIDTH					16

/* (0xa82c) EQ1_BAND2_PG */
#define TACNA_EQ1_B2_PG_MASK				0x0000ffff
#define TACNA_EQ1_B2_PG_SHIFT					 0
#define TACNA_EQ1_B2_PG_WIDTH					16

/* (0xa830) EQ1_BAND3_COEFF1 */
#define TACNA_EQ1_B3_B_MASK				0xffff0000
#define TACNA_EQ1_B3_B_SHIFT					16
#define TACNA_EQ1_B3_B_WIDTH					16
#define TACNA_EQ1_B3_A_MASK				0x0000ffff
#define TACNA_EQ1_B3_A_SHIFT					 0
#define TACNA_EQ1_B3_A_WIDTH					16

/* (0xa834) EQ1_BAND3_COEFF2 */
#define TACNA_EQ1_B3_C_MASK				0x0000ffff
#define TACNA_EQ1_B3_C_SHIFT					 0
#define TACNA_EQ1_B3_C_WIDTH					16

/* (0xa838) EQ1_BAND3_PG */
#define TACNA_EQ1_B3_PG_MASK				0x0000ffff
#define TACNA_EQ1_B3_PG_SHIFT					 0
#define TACNA_EQ1_B3_PG_WIDTH					16

/* (0xa83c) EQ1_BAND4_COEFF1 */
#define TACNA_EQ1_B4_B_MASK				0xffff0000
#define TACNA_EQ1_B4_B_SHIFT					16
#define TACNA_EQ1_B4_B_WIDTH					16
#define TACNA_EQ1_B4_A_MASK				0x0000ffff
#define TACNA_EQ1_B4_A_SHIFT					 0
#define TACNA_EQ1_B4_A_WIDTH					16

/* (0xa840) EQ1_BAND4_COEFF2 */
#define TACNA_EQ1_B4_C_MASK				0x0000ffff
#define TACNA_EQ1_B4_C_SHIFT					 0
#define TACNA_EQ1_B4_C_WIDTH					16

/* (0xa844) EQ1_BAND4_PG */
#define TACNA_EQ1_B4_PG_MASK				0x0000ffff
#define TACNA_EQ1_B4_PG_SHIFT					 0
#define TACNA_EQ1_B4_PG_WIDTH					16

/* (0xa848) EQ1_BAND5_COEFF1 */
#define TACNA_EQ1_B5_B_MASK				0xffff0000
#define TACNA_EQ1_B5_B_SHIFT					16
#define TACNA_EQ1_B5_B_WIDTH					16
#define TACNA_EQ1_B5_A_MASK				0x0000ffff
#define TACNA_EQ1_B5_A_SHIFT					 0
#define TACNA_EQ1_B5_A_WIDTH					16

/* (0xa850) EQ1_BAND5_PG */
#define TACNA_EQ1_B5_PG_MASK				0x0000ffff
#define TACNA_EQ1_B5_PG_SHIFT					 0
#define TACNA_EQ1_B5_PG_WIDTH					16

/* (0xa854) EQ2_GAIN1 */
#define TACNA_EQ2_B4_GAIN_MASK				0x1f000000
#define TACNA_EQ2_B4_GAIN_SHIFT					24
#define TACNA_EQ2_B4_GAIN_WIDTH					 5
#define TACNA_EQ2_B3_GAIN_MASK				0x001f0000
#define TACNA_EQ2_B3_GAIN_SHIFT					16
#define TACNA_EQ2_B3_GAIN_WIDTH					 5
#define TACNA_EQ2_B2_GAIN_MASK				0x00001f00
#define TACNA_EQ2_B2_GAIN_SHIFT					 8
#define TACNA_EQ2_B2_GAIN_WIDTH					 5
#define TACNA_EQ2_B1_GAIN_MASK				0x0000001f
#define TACNA_EQ2_B1_GAIN_SHIFT					 0
#define TACNA_EQ2_B1_GAIN_WIDTH					 5

/* (0xa858) EQ2_GAIN2 */
#define TACNA_EQ2_B5_GAIN_MASK				0x0000001f
#define TACNA_EQ2_B5_GAIN_SHIFT					 0
#define TACNA_EQ2_B5_GAIN_WIDTH					 5

/* (0xa85c) EQ2_BAND1_COEFF1 */
#define TACNA_EQ2_B1_B_MASK				0xffff0000
#define TACNA_EQ2_B1_B_SHIFT					16
#define TACNA_EQ2_B1_B_WIDTH					16
#define TACNA_EQ2_B1_A_MASK				0x0000ffff
#define TACNA_EQ2_B1_A_SHIFT					 0
#define TACNA_EQ2_B1_A_WIDTH					16

/* (0xa860) EQ2_BAND1_COEFF2 */
#define TACNA_EQ2_B1_C_MASK				0x0000ffff
#define TACNA_EQ2_B1_C_SHIFT					 0
#define TACNA_EQ2_B1_C_WIDTH					16

/* (0xa864) EQ2_BAND1_PG */
#define TACNA_EQ2_B1_PG_MASK				0x0000ffff
#define TACNA_EQ2_B1_PG_SHIFT					 0
#define TACNA_EQ2_B1_PG_WIDTH					16

/* (0xa868) EQ2_BAND2_COEFF1 */
#define TACNA_EQ2_B2_B_MASK				0xffff0000
#define TACNA_EQ2_B2_B_SHIFT					16
#define TACNA_EQ2_B2_B_WIDTH					16
#define TACNA_EQ2_B2_A_MASK				0x0000ffff
#define TACNA_EQ2_B2_A_SHIFT					 0
#define TACNA_EQ2_B2_A_WIDTH					16

/* (0xa86c) EQ2_BAND2_COEFF2 */
#define TACNA_EQ2_B2_C_MASK				0x0000ffff
#define TACNA_EQ2_B2_C_SHIFT					 0
#define TACNA_EQ2_B2_C_WIDTH					16

/* (0xa870) EQ2_BAND2_PG */
#define TACNA_EQ2_B2_PG_MASK				0x0000ffff
#define TACNA_EQ2_B2_PG_SHIFT					 0
#define TACNA_EQ2_B2_PG_WIDTH					16

/* (0xa874) EQ2_BAND3_COEFF1 */
#define TACNA_EQ2_B3_B_MASK				0xffff0000
#define TACNA_EQ2_B3_B_SHIFT					16
#define TACNA_EQ2_B3_B_WIDTH					16
#define TACNA_EQ2_B3_A_MASK				0x0000ffff
#define TACNA_EQ2_B3_A_SHIFT					 0
#define TACNA_EQ2_B3_A_WIDTH					16

/* (0xa878) EQ2_BAND3_COEFF2 */
#define TACNA_EQ2_B3_C_MASK				0x0000ffff
#define TACNA_EQ2_B3_C_SHIFT					 0
#define TACNA_EQ2_B3_C_WIDTH					16

/* (0xa87c) EQ2_BAND3_PG */
#define TACNA_EQ2_B3_PG_MASK				0x0000ffff
#define TACNA_EQ2_B3_PG_SHIFT					 0
#define TACNA_EQ2_B3_PG_WIDTH					16

/* (0xa880) EQ2_BAND4_COEFF1 */
#define TACNA_EQ2_B4_B_MASK				0xffff0000
#define TACNA_EQ2_B4_B_SHIFT					16
#define TACNA_EQ2_B4_B_WIDTH					16
#define TACNA_EQ2_B4_A_MASK				0x0000ffff
#define TACNA_EQ2_B4_A_SHIFT					 0
#define TACNA_EQ2_B4_A_WIDTH					16

/* (0xa884) EQ2_BAND4_COEFF2 */
#define TACNA_EQ2_B4_C_MASK				0x0000ffff
#define TACNA_EQ2_B4_C_SHIFT					 0
#define TACNA_EQ2_B4_C_WIDTH					16

/* (0xa888) EQ2_BAND4_PG */
#define TACNA_EQ2_B4_PG_MASK				0x0000ffff
#define TACNA_EQ2_B4_PG_SHIFT					 0
#define TACNA_EQ2_B4_PG_WIDTH					16

/* (0xa88c) EQ2_BAND5_COEFF1 */
#define TACNA_EQ2_B5_B_MASK				0xffff0000
#define TACNA_EQ2_B5_B_SHIFT					16
#define TACNA_EQ2_B5_B_WIDTH					16
#define TACNA_EQ2_B5_A_MASK				0x0000ffff
#define TACNA_EQ2_B5_A_SHIFT					 0
#define TACNA_EQ2_B5_A_WIDTH					16

/* (0xa894) EQ2_BAND5_PG */
#define TACNA_EQ2_B5_PG_MASK				0x0000ffff
#define TACNA_EQ2_B5_PG_SHIFT					 0
#define TACNA_EQ2_B5_PG_WIDTH					16

/* (0xa898) EQ3_GAIN1 */
#define TACNA_EQ3_B4_GAIN_MASK				0x1f000000
#define TACNA_EQ3_B4_GAIN_SHIFT					24
#define TACNA_EQ3_B4_GAIN_WIDTH					 5
#define TACNA_EQ3_B3_GAIN_MASK				0x001f0000
#define TACNA_EQ3_B3_GAIN_SHIFT					16
#define TACNA_EQ3_B3_GAIN_WIDTH					 5
#define TACNA_EQ3_B2_GAIN_MASK				0x00001f00
#define TACNA_EQ3_B2_GAIN_SHIFT					 8
#define TACNA_EQ3_B2_GAIN_WIDTH					 5
#define TACNA_EQ3_B1_GAIN_MASK				0x0000001f
#define TACNA_EQ3_B1_GAIN_SHIFT					 0
#define TACNA_EQ3_B1_GAIN_WIDTH					 5

/* (0xa89c) EQ3_GAIN2 */
#define TACNA_EQ3_B5_GAIN_MASK				0x0000001f
#define TACNA_EQ3_B5_GAIN_SHIFT					 0
#define TACNA_EQ3_B5_GAIN_WIDTH					 5

/* (0xa8a0) EQ3_BAND1_COEFF1 */
#define TACNA_EQ3_B1_B_MASK				0xffff0000
#define TACNA_EQ3_B1_B_SHIFT					16
#define TACNA_EQ3_B1_B_WIDTH					16
#define TACNA_EQ3_B1_A_MASK				0x0000ffff
#define TACNA_EQ3_B1_A_SHIFT					 0
#define TACNA_EQ3_B1_A_WIDTH					16

/* (0xa8a4) EQ3_BAND1_COEFF2 */
#define TACNA_EQ3_B1_C_MASK				0x0000ffff
#define TACNA_EQ3_B1_C_SHIFT					 0
#define TACNA_EQ3_B1_C_WIDTH					16

/* (0xa8a8) EQ3_BAND1_PG */
#define TACNA_EQ3_B1_PG_MASK				0x0000ffff
#define TACNA_EQ3_B1_PG_SHIFT					 0
#define TACNA_EQ3_B1_PG_WIDTH					16

/* (0xa8ac) EQ3_BAND2_COEFF1 */
#define TACNA_EQ3_B2_B_MASK				0xffff0000
#define TACNA_EQ3_B2_B_SHIFT					16
#define TACNA_EQ3_B2_B_WIDTH					16
#define TACNA_EQ3_B2_A_MASK				0x0000ffff
#define TACNA_EQ3_B2_A_SHIFT					 0
#define TACNA_EQ3_B2_A_WIDTH					16

/* (0xa8b0) EQ3_BAND2_COEFF2 */
#define TACNA_EQ3_B2_C_MASK				0x0000ffff
#define TACNA_EQ3_B2_C_SHIFT					 0
#define TACNA_EQ3_B2_C_WIDTH					16

/* (0xa8b4) EQ3_BAND2_PG */
#define TACNA_EQ3_B2_PG_MASK				0x0000ffff
#define TACNA_EQ3_B2_PG_SHIFT					 0
#define TACNA_EQ3_B2_PG_WIDTH					16

/* (0xa8b8) EQ3_BAND3_COEFF1 */
#define TACNA_EQ3_B3_B_MASK				0xffff0000
#define TACNA_EQ3_B3_B_SHIFT					16
#define TACNA_EQ3_B3_B_WIDTH					16
#define TACNA_EQ3_B3_A_MASK				0x0000ffff
#define TACNA_EQ3_B3_A_SHIFT					 0
#define TACNA_EQ3_B3_A_WIDTH					16

/* (0xa8bc) EQ3_BAND3_COEFF2 */
#define TACNA_EQ3_B3_C_MASK				0x0000ffff
#define TACNA_EQ3_B3_C_SHIFT					 0
#define TACNA_EQ3_B3_C_WIDTH					16

/* (0xa8c0) EQ3_BAND3_PG */
#define TACNA_EQ3_B3_PG_MASK				0x0000ffff
#define TACNA_EQ3_B3_PG_SHIFT					 0
#define TACNA_EQ3_B3_PG_WIDTH					16

/* (0xa8c4) EQ3_BAND4_COEFF1 */
#define TACNA_EQ3_B4_B_MASK				0xffff0000
#define TACNA_EQ3_B4_B_SHIFT					16
#define TACNA_EQ3_B4_B_WIDTH					16
#define TACNA_EQ3_B4_A_MASK				0x0000ffff
#define TACNA_EQ3_B4_A_SHIFT					 0
#define TACNA_EQ3_B4_A_WIDTH					16

/* (0xa8c8) EQ3_BAND4_COEFF2 */
#define TACNA_EQ3_B4_C_MASK				0x0000ffff
#define TACNA_EQ3_B4_C_SHIFT					 0
#define TACNA_EQ3_B4_C_WIDTH					16

/* (0xa8cc) EQ3_BAND4_PG */
#define TACNA_EQ3_B4_PG_MASK				0x0000ffff
#define TACNA_EQ3_B4_PG_SHIFT					 0
#define TACNA_EQ3_B4_PG_WIDTH					16

/* (0xa8d0) EQ3_BAND5_COEFF1 */
#define TACNA_EQ3_B5_B_MASK				0xffff0000
#define TACNA_EQ3_B5_B_SHIFT					16
#define TACNA_EQ3_B5_B_WIDTH					16
#define TACNA_EQ3_B5_A_MASK				0x0000ffff
#define TACNA_EQ3_B5_A_SHIFT					 0
#define TACNA_EQ3_B5_A_WIDTH					16

/* (0xa8d8) EQ3_BAND5_PG */
#define TACNA_EQ3_B5_PG_MASK				0x0000ffff
#define TACNA_EQ3_B5_PG_SHIFT					 0
#define TACNA_EQ3_B5_PG_WIDTH					16

/* (0xa8dc) EQ4_GAIN1 */
#define TACNA_EQ4_B4_GAIN_MASK				0x1f000000
#define TACNA_EQ4_B4_GAIN_SHIFT					24
#define TACNA_EQ4_B4_GAIN_WIDTH					 5
#define TACNA_EQ4_B3_GAIN_MASK				0x001f0000
#define TACNA_EQ4_B3_GAIN_SHIFT					16
#define TACNA_EQ4_B3_GAIN_WIDTH					 5
#define TACNA_EQ4_B2_GAIN_MASK				0x00001f00
#define TACNA_EQ4_B2_GAIN_SHIFT					 8
#define TACNA_EQ4_B2_GAIN_WIDTH					 5
#define TACNA_EQ4_B1_GAIN_MASK				0x0000001f
#define TACNA_EQ4_B1_GAIN_SHIFT					 0
#define TACNA_EQ4_B1_GAIN_WIDTH					 5

/* (0xa8e0) EQ4_GAIN2 */
#define TACNA_EQ4_B5_GAIN_MASK				0x0000001f
#define TACNA_EQ4_B5_GAIN_SHIFT					 0
#define TACNA_EQ4_B5_GAIN_WIDTH					 5

/* (0xa8e4) EQ4_BAND1_COEFF1 */
#define TACNA_EQ4_B1_B_MASK				0xffff0000
#define TACNA_EQ4_B1_B_SHIFT					16
#define TACNA_EQ4_B1_B_WIDTH					16
#define TACNA_EQ4_B1_A_MASK				0x0000ffff
#define TACNA_EQ4_B1_A_SHIFT					 0
#define TACNA_EQ4_B1_A_WIDTH					16

/* (0xa8e8) EQ4_BAND1_COEFF2 */
#define TACNA_EQ4_B1_C_MASK				0x0000ffff
#define TACNA_EQ4_B1_C_SHIFT					 0
#define TACNA_EQ4_B1_C_WIDTH					16

/* (0xa8ec) EQ4_BAND1_PG */
#define TACNA_EQ4_B1_PG_MASK				0x0000ffff
#define TACNA_EQ4_B1_PG_SHIFT					 0
#define TACNA_EQ4_B1_PG_WIDTH					16

/* (0xa8f0) EQ4_BAND2_COEFF1 */
#define TACNA_EQ4_B2_B_MASK				0xffff0000
#define TACNA_EQ4_B2_B_SHIFT					16
#define TACNA_EQ4_B2_B_WIDTH					16
#define TACNA_EQ4_B2_A_MASK				0x0000ffff
#define TACNA_EQ4_B2_A_SHIFT					 0
#define TACNA_EQ4_B2_A_WIDTH					16

/* (0xa8f4) EQ4_BAND2_COEFF2 */
#define TACNA_EQ4_B2_C_MASK				0x0000ffff
#define TACNA_EQ4_B2_C_SHIFT					 0
#define TACNA_EQ4_B2_C_WIDTH					16

/* (0xa8f8) EQ4_BAND2_PG */
#define TACNA_EQ4_B2_PG_MASK				0x0000ffff
#define TACNA_EQ4_B2_PG_SHIFT					 0
#define TACNA_EQ4_B2_PG_WIDTH					16

/* (0xa8fc) EQ4_BAND3_COEFF1 */
#define TACNA_EQ4_B3_B_MASK				0xffff0000
#define TACNA_EQ4_B3_B_SHIFT					16
#define TACNA_EQ4_B3_B_WIDTH					16
#define TACNA_EQ4_B3_A_MASK				0x0000ffff
#define TACNA_EQ4_B3_A_SHIFT					 0
#define TACNA_EQ4_B3_A_WIDTH					16

/* (0xa900) EQ4_BAND3_COEFF2 */
#define TACNA_EQ4_B3_C_MASK				0x0000ffff
#define TACNA_EQ4_B3_C_SHIFT					 0
#define TACNA_EQ4_B3_C_WIDTH					16

/* (0xa904) EQ4_BAND3_PG */
#define TACNA_EQ4_B3_PG_MASK				0x0000ffff
#define TACNA_EQ4_B3_PG_SHIFT					 0
#define TACNA_EQ4_B3_PG_WIDTH					16

/* (0xa908) EQ4_BAND4_COEFF1 */
#define TACNA_EQ4_B4_B_MASK				0xffff0000
#define TACNA_EQ4_B4_B_SHIFT					16
#define TACNA_EQ4_B4_B_WIDTH					16
#define TACNA_EQ4_B4_A_MASK				0x0000ffff
#define TACNA_EQ4_B4_A_SHIFT					 0
#define TACNA_EQ4_B4_A_WIDTH					16

/* (0xa90c) EQ4_BAND4_COEFF2 */
#define TACNA_EQ4_B4_C_MASK				0x0000ffff
#define TACNA_EQ4_B4_C_SHIFT					 0
#define TACNA_EQ4_B4_C_WIDTH					16

/* (0xa910) EQ4_BAND4_PG */
#define TACNA_EQ4_B4_PG_MASK				0x0000ffff
#define TACNA_EQ4_B4_PG_SHIFT					 0
#define TACNA_EQ4_B4_PG_WIDTH					16

/* (0xa914) EQ4_BAND5_COEFF1 */
#define TACNA_EQ4_B5_B_MASK				0xffff0000
#define TACNA_EQ4_B5_B_SHIFT					16
#define TACNA_EQ4_B5_B_WIDTH					16
#define TACNA_EQ4_B5_A_MASK				0x0000ffff
#define TACNA_EQ4_B5_A_SHIFT					 0
#define TACNA_EQ4_B5_A_WIDTH					16

/* (0xa91c) EQ4_BAND5_PG */
#define TACNA_EQ4_B5_PG_MASK				0x0000ffff
#define TACNA_EQ4_B5_PG_SHIFT					 0
#define TACNA_EQ4_B5_PG_WIDTH					16

/* (0xaa30) LHPF_CONTROL1 */
#define TACNA_LHPF4_EN					0x00000008
#define TACNA_LHPF4_EN_MASK				0x00000008
#define TACNA_LHPF4_EN_SHIFT					 3
#define TACNA_LHPF4_EN_WIDTH					 1
#define TACNA_LHPF3_EN					0x00000004
#define TACNA_LHPF3_EN_MASK				0x00000004
#define TACNA_LHPF3_EN_SHIFT					 2
#define TACNA_LHPF3_EN_WIDTH					 1
#define TACNA_LHPF2_EN					0x00000002
#define TACNA_LHPF2_EN_MASK				0x00000002
#define TACNA_LHPF2_EN_SHIFT					 1
#define TACNA_LHPF2_EN_WIDTH					 1
#define TACNA_LHPF1_EN					0x00000001
#define TACNA_LHPF1_EN_MASK				0x00000001
#define TACNA_LHPF1_EN_SHIFT					 0
#define TACNA_LHPF1_EN_WIDTH					 1

/* (0xaa34) LHPF_CONTROL2 */
#define TACNA_LHPF4_MODE				0x00000008
#define TACNA_LHPF4_MODE_MASK				0x00000008
#define TACNA_LHPF4_MODE_SHIFT					 3
#define TACNA_LHPF4_MODE_WIDTH					 1
#define TACNA_LHPF3_MODE				0x00000004
#define TACNA_LHPF3_MODE_MASK				0x00000004
#define TACNA_LHPF3_MODE_SHIFT					 2
#define TACNA_LHPF3_MODE_WIDTH					 1
#define TACNA_LHPF2_MODE				0x00000002
#define TACNA_LHPF2_MODE_MASK				0x00000002
#define TACNA_LHPF2_MODE_SHIFT					 1
#define TACNA_LHPF2_MODE_WIDTH					 1
#define TACNA_LHPF1_MODE				0x00000001
#define TACNA_LHPF1_MODE_MASK				0x00000001
#define TACNA_LHPF1_MODE_SHIFT					 0
#define TACNA_LHPF1_MODE_WIDTH					 1

/* (0xaa38) LHPF1_COEFF */
#define TACNA_LHPF1_COEFF_MASK				0x0000ffff
#define TACNA_LHPF1_COEFF_SHIFT					 0
#define TACNA_LHPF1_COEFF_WIDTH					16

/* (0xaa3c) LHPF2_COEFF */
#define TACNA_LHPF2_COEFF_MASK				0x0000ffff
#define TACNA_LHPF2_COEFF_SHIFT					 0
#define TACNA_LHPF2_COEFF_WIDTH					16

/* (0xaa40) LHPF3_COEFF */
#define TACNA_LHPF3_COEFF_MASK				0x0000ffff
#define TACNA_LHPF3_COEFF_SHIFT					 0
#define TACNA_LHPF3_COEFF_WIDTH					16

/* (0xaa44) LHPF4_COEFF */
#define TACNA_LHPF4_COEFF_MASK				0x0000ffff
#define TACNA_LHPF4_COEFF_SHIFT					 0
#define TACNA_LHPF4_COEFF_WIDTH					16

/* (0xab00) DRC1_CONTROL1 */
#define TACNA_DRC1L_EN					0x00000002
#define TACNA_DRC1L_EN_MASK				0x00000002
#define TACNA_DRC1L_EN_SHIFT					 1
#define TACNA_DRC1L_EN_WIDTH					 1
#define TACNA_DRC1R_EN					0x00000001
#define TACNA_DRC1R_EN_MASK				0x00000001
#define TACNA_DRC1R_EN_SHIFT					 0
#define TACNA_DRC1R_EN_WIDTH					 1

/* (0xab04) DRC1_CONTROL2 */
#define TACNA_DRC1_ATK_MASK				0xf0000000
#define TACNA_DRC1_ATK_SHIFT					28
#define TACNA_DRC1_ATK_WIDTH					 4
#define TACNA_DRC1_DCY_MASK				0x0f000000
#define TACNA_DRC1_DCY_SHIFT					24
#define TACNA_DRC1_DCY_WIDTH					 4
#define TACNA_DRC1_MINGAIN_MASK				0x001c0000
#define TACNA_DRC1_MINGAIN_SHIFT				18
#define TACNA_DRC1_MINGAIN_WIDTH				 3
#define TACNA_DRC1_MAXGAIN_MASK				0x00030000
#define TACNA_DRC1_MAXGAIN_SHIFT				16
#define TACNA_DRC1_MAXGAIN_WIDTH				 2
#define TACNA_DRC1_SIG_DET_RMS_MASK			0x0000f800
#define TACNA_DRC1_SIG_DET_RMS_SHIFT				11
#define TACNA_DRC1_SIG_DET_RMS_WIDTH				 5
#define TACNA_DRC1_SIG_DET_PK_MASK			0x00000600
#define TACNA_DRC1_SIG_DET_PK_SHIFT				 9
#define TACNA_DRC1_SIG_DET_PK_WIDTH				 2
#define TACNA_DRC1_NG_EN				0x00000100
#define TACNA_DRC1_NG_EN_MASK				0x00000100
#define TACNA_DRC1_NG_EN_SHIFT					 8
#define TACNA_DRC1_NG_EN_WIDTH					 1
#define TACNA_DRC1_SIG_DET_MODE				0x00000080
#define TACNA_DRC1_SIG_DET_MODE_MASK			0x00000080
#define TACNA_DRC1_SIG_DET_MODE_SHIFT				 7
#define TACNA_DRC1_SIG_DET_MODE_WIDTH				 1
#define TACNA_DRC1_SIG_DET				0x00000040
#define TACNA_DRC1_SIG_DET_MASK				0x00000040
#define TACNA_DRC1_SIG_DET_SHIFT				 6
#define TACNA_DRC1_SIG_DET_WIDTH				 1
#define TACNA_DRC1_KNEE2_OP_EN				0x00000020
#define TACNA_DRC1_KNEE2_OP_EN_MASK			0x00000020
#define TACNA_DRC1_KNEE2_OP_EN_SHIFT				 5
#define TACNA_DRC1_KNEE2_OP_EN_WIDTH				 1
#define TACNA_DRC1_QR					0x00000010
#define TACNA_DRC1_QR_MASK				0x00000010
#define TACNA_DRC1_QR_SHIFT					 4
#define TACNA_DRC1_QR_WIDTH					 1
#define TACNA_DRC1_ANTICLIP				0x00000008
#define TACNA_DRC1_ANTICLIP_MASK			0x00000008
#define TACNA_DRC1_ANTICLIP_SHIFT				 3
#define TACNA_DRC1_ANTICLIP_WIDTH				 1
#define TACNA_DRC1_MICROC_SIG_DET_TRIG			0x00000004
#define TACNA_DRC1_MICROC_SIG_DET_TRIG_MASK		0x00000004
#define TACNA_DRC1_MICROC_SIG_DET_TRIG_SHIFT			 2
#define TACNA_DRC1_MICROC_SIG_DET_TRIG_WIDTH			 1

/* (0xab08) DRC1_CONTROL3 */
#define TACNA_DRC1_NG_MINGAIN_MASK			0x0000f000
#define TACNA_DRC1_NG_MINGAIN_SHIFT				12
#define TACNA_DRC1_NG_MINGAIN_WIDTH				 4
#define TACNA_DRC1_NG_EXP_MASK				0x00000c00
#define TACNA_DRC1_NG_EXP_SHIFT					10
#define TACNA_DRC1_NG_EXP_WIDTH					 2
#define TACNA_DRC1_QR_THR_MASK				0x00000300
#define TACNA_DRC1_QR_THR_SHIFT					 8
#define TACNA_DRC1_QR_THR_WIDTH					 2
#define TACNA_DRC1_QR_DCY_MASK				0x000000c0
#define TACNA_DRC1_QR_DCY_SHIFT					 6
#define TACNA_DRC1_QR_DCY_WIDTH					 2
#define TACNA_DRC1_HI_COMP_MASK				0x00000038
#define TACNA_DRC1_HI_COMP_SHIFT				 3
#define TACNA_DRC1_HI_COMP_WIDTH				 3
#define TACNA_DRC1_LO_COMP_MASK				0x00000007
#define TACNA_DRC1_LO_COMP_SHIFT				 0
#define TACNA_DRC1_LO_COMP_WIDTH				 3

/* (0xab0c) DRC1_CONTROL4 */
#define TACNA_DRC1_KNEE2_IP_MASK			0x1f000000
#define TACNA_DRC1_KNEE2_IP_SHIFT				24
#define TACNA_DRC1_KNEE2_IP_WIDTH				 5
#define TACNA_DRC1_KNEE2_OP_MASK			0x001f0000
#define TACNA_DRC1_KNEE2_OP_SHIFT				16
#define TACNA_DRC1_KNEE2_OP_WIDTH				 5
#define TACNA_DRC1_KNEE1_IP_MASK			0x00003f00
#define TACNA_DRC1_KNEE1_IP_SHIFT				 8
#define TACNA_DRC1_KNEE1_IP_WIDTH				 6
#define TACNA_DRC1_KNEE1_OP_MASK			0x0000001f
#define TACNA_DRC1_KNEE1_OP_SHIFT				 0
#define TACNA_DRC1_KNEE1_OP_WIDTH				 5

/* (0xab14) DRC2_CONTROL1 */
#define TACNA_DRC2L_EN					0x00000002
#define TACNA_DRC2L_EN_MASK				0x00000002
#define TACNA_DRC2L_EN_SHIFT					 1
#define TACNA_DRC2L_EN_WIDTH					 1
#define TACNA_DRC2R_EN					0x00000001
#define TACNA_DRC2R_EN_MASK				0x00000001
#define TACNA_DRC2R_EN_SHIFT					 0
#define TACNA_DRC2R_EN_WIDTH					 1

/* (0xab18) DRC2_CONTROL2 */
#define TACNA_DRC2_ATK_MASK				0xf0000000
#define TACNA_DRC2_ATK_SHIFT					28
#define TACNA_DRC2_ATK_WIDTH					 4
#define TACNA_DRC2_DCY_MASK				0x0f000000
#define TACNA_DRC2_DCY_SHIFT					24
#define TACNA_DRC2_DCY_WIDTH					 4
#define TACNA_DRC2_MINGAIN_MASK				0x001c0000
#define TACNA_DRC2_MINGAIN_SHIFT				18
#define TACNA_DRC2_MINGAIN_WIDTH				 3
#define TACNA_DRC2_MAXGAIN_MASK				0x00030000
#define TACNA_DRC2_MAXGAIN_SHIFT				16
#define TACNA_DRC2_MAXGAIN_WIDTH				 2
#define TACNA_DRC2_SIG_DET_RMS_MASK			0x0000f800
#define TACNA_DRC2_SIG_DET_RMS_SHIFT				11
#define TACNA_DRC2_SIG_DET_RMS_WIDTH				 5
#define TACNA_DRC2_SIG_DET_PK_MASK			0x00000600
#define TACNA_DRC2_SIG_DET_PK_SHIFT				 9
#define TACNA_DRC2_SIG_DET_PK_WIDTH				 2
#define TACNA_DRC2_NG_EN				0x00000100
#define TACNA_DRC2_NG_EN_MASK				0x00000100
#define TACNA_DRC2_NG_EN_SHIFT					 8
#define TACNA_DRC2_NG_EN_WIDTH					 1
#define TACNA_DRC2_SIG_DET_MODE				0x00000080
#define TACNA_DRC2_SIG_DET_MODE_MASK			0x00000080
#define TACNA_DRC2_SIG_DET_MODE_SHIFT				 7
#define TACNA_DRC2_SIG_DET_MODE_WIDTH				 1
#define TACNA_DRC2_SIG_DET				0x00000040
#define TACNA_DRC2_SIG_DET_MASK				0x00000040
#define TACNA_DRC2_SIG_DET_SHIFT				 6
#define TACNA_DRC2_SIG_DET_WIDTH				 1
#define TACNA_DRC2_KNEE2_OP_EN				0x00000020
#define TACNA_DRC2_KNEE2_OP_EN_MASK			0x00000020
#define TACNA_DRC2_KNEE2_OP_EN_SHIFT				 5
#define TACNA_DRC2_KNEE2_OP_EN_WIDTH				 1
#define TACNA_DRC2_QR					0x00000010
#define TACNA_DRC2_QR_MASK				0x00000010
#define TACNA_DRC2_QR_SHIFT					 4
#define TACNA_DRC2_QR_WIDTH					 1
#define TACNA_DRC2_ANTICLIP				0x00000008
#define TACNA_DRC2_ANTICLIP_MASK			0x00000008
#define TACNA_DRC2_ANTICLIP_SHIFT				 3
#define TACNA_DRC2_ANTICLIP_WIDTH				 1
#define TACNA_DRC2_MICROC_SIG_DET_TRIG			0x00000004
#define TACNA_DRC2_MICROC_SIG_DET_TRIG_MASK		0x00000004
#define TACNA_DRC2_MICROC_SIG_DET_TRIG_SHIFT			 2
#define TACNA_DRC2_MICROC_SIG_DET_TRIG_WIDTH			 1

/* (0xab1c) DRC2_CONTROL3 */
#define TACNA_DRC2_NG_MINGAIN_MASK			0x0000f000
#define TACNA_DRC2_NG_MINGAIN_SHIFT				12
#define TACNA_DRC2_NG_MINGAIN_WIDTH				 4
#define TACNA_DRC2_NG_EXP_MASK				0x00000c00
#define TACNA_DRC2_NG_EXP_SHIFT					10
#define TACNA_DRC2_NG_EXP_WIDTH					 2
#define TACNA_DRC2_QR_THR_MASK				0x00000300
#define TACNA_DRC2_QR_THR_SHIFT					 8
#define TACNA_DRC2_QR_THR_WIDTH					 2
#define TACNA_DRC2_QR_DCY_MASK				0x000000c0
#define TACNA_DRC2_QR_DCY_SHIFT					 6
#define TACNA_DRC2_QR_DCY_WIDTH					 2
#define TACNA_DRC2_HI_COMP_MASK				0x00000038
#define TACNA_DRC2_HI_COMP_SHIFT				 3
#define TACNA_DRC2_HI_COMP_WIDTH				 3
#define TACNA_DRC2_LO_COMP_MASK				0x00000007
#define TACNA_DRC2_LO_COMP_SHIFT				 0
#define TACNA_DRC2_LO_COMP_WIDTH				 3

/* (0xab20) DRC2_CONTROL4 */
#define TACNA_DRC2_KNEE2_IP_MASK			0x1f000000
#define TACNA_DRC2_KNEE2_IP_SHIFT				24
#define TACNA_DRC2_KNEE2_IP_WIDTH				 5
#define TACNA_DRC2_KNEE2_OP_MASK			0x001f0000
#define TACNA_DRC2_KNEE2_OP_SHIFT				16
#define TACNA_DRC2_KNEE2_OP_WIDTH				 5
#define TACNA_DRC2_KNEE1_IP_MASK			0x00003f00
#define TACNA_DRC2_KNEE1_IP_SHIFT				 8
#define TACNA_DRC2_KNEE1_IP_WIDTH				 6
#define TACNA_DRC2_KNEE1_OP_MASK			0x0000001f
#define TACNA_DRC2_KNEE1_OP_SHIFT				 0
#define TACNA_DRC2_KNEE1_OP_WIDTH				 5

/* (0xac00) DFC1_CH1_CTRL */
#define TACNA_DFC1_CH1_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH1_RATE_SHIFT				 2
#define TACNA_DFC1_CH1_RATE_WIDTH				 5
#define TACNA_DFC1_CH1_DITH_EN				0x00000002
#define TACNA_DFC1_CH1_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH1_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH1_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH1_EN				0x00000001
#define TACNA_DFC1_CH1_EN_MASK				0x00000001
#define TACNA_DFC1_CH1_EN_SHIFT					 0
#define TACNA_DFC1_CH1_EN_WIDTH					 1

/* (0xac04) DFC1_CH1_RX */
#define TACNA_DFC1_CH1_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH1_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH1_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH1_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH1_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH1_RX_DATA_TYPE_WIDTH			 3

/* (0xac08) DFC1_CH1_TX */
#define TACNA_DFC1_CH1_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH1_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH1_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH1_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH1_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH1_TX_DATA_TYPE_WIDTH			 3

/* (0xac0c) DFC1_CH2_CTRL */
#define TACNA_DFC1_CH2_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH2_RATE_SHIFT				 2
#define TACNA_DFC1_CH2_RATE_WIDTH				 5
#define TACNA_DFC1_CH2_DITH_EN				0x00000002
#define TACNA_DFC1_CH2_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH2_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH2_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH2_EN				0x00000001
#define TACNA_DFC1_CH2_EN_MASK				0x00000001
#define TACNA_DFC1_CH2_EN_SHIFT					 0
#define TACNA_DFC1_CH2_EN_WIDTH					 1

/* (0xac10) DFC1_CH2_RX */
#define TACNA_DFC1_CH2_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH2_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH2_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH2_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH2_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH2_RX_DATA_TYPE_WIDTH			 3

/* (0xac14) DFC1_CH2_TX */
#define TACNA_DFC1_CH2_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH2_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH2_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH2_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH2_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH2_TX_DATA_TYPE_WIDTH			 3

/* (0xac18) DFC1_CH3_CTRL */
#define TACNA_DFC1_CH3_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH3_RATE_SHIFT				 2
#define TACNA_DFC1_CH3_RATE_WIDTH				 5
#define TACNA_DFC1_CH3_DITH_EN				0x00000002
#define TACNA_DFC1_CH3_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH3_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH3_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH3_EN				0x00000001
#define TACNA_DFC1_CH3_EN_MASK				0x00000001
#define TACNA_DFC1_CH3_EN_SHIFT					 0
#define TACNA_DFC1_CH3_EN_WIDTH					 1

/* (0xac1c) DFC1_CH3_RX */
#define TACNA_DFC1_CH3_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH3_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH3_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH3_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH3_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH3_RX_DATA_TYPE_WIDTH			 3

/* (0xac20) DFC1_CH3_TX */
#define TACNA_DFC1_CH3_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH3_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH3_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH3_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH3_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH3_TX_DATA_TYPE_WIDTH			 3

/* (0xac24) DFC1_CH4_CTRL */
#define TACNA_DFC1_CH4_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH4_RATE_SHIFT				 2
#define TACNA_DFC1_CH4_RATE_WIDTH				 5
#define TACNA_DFC1_CH4_DITH_EN				0x00000002
#define TACNA_DFC1_CH4_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH4_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH4_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH4_EN				0x00000001
#define TACNA_DFC1_CH4_EN_MASK				0x00000001
#define TACNA_DFC1_CH4_EN_SHIFT					 0
#define TACNA_DFC1_CH4_EN_WIDTH					 1

/* (0xac28) DFC1_CH4_RX */
#define TACNA_DFC1_CH4_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH4_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH4_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH4_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH4_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH4_RX_DATA_TYPE_WIDTH			 3

/* (0xac2c) DFC1_CH4_TX */
#define TACNA_DFC1_CH4_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH4_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH4_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH4_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH4_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH4_TX_DATA_TYPE_WIDTH			 3

/* (0xac30) DFC1_CH5_CTRL */
#define TACNA_DFC1_CH5_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH5_RATE_SHIFT				 2
#define TACNA_DFC1_CH5_RATE_WIDTH				 5
#define TACNA_DFC1_CH5_DITH_EN				0x00000002
#define TACNA_DFC1_CH5_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH5_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH5_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH5_EN				0x00000001
#define TACNA_DFC1_CH5_EN_MASK				0x00000001
#define TACNA_DFC1_CH5_EN_SHIFT					 0
#define TACNA_DFC1_CH5_EN_WIDTH					 1

/* (0xac34) DFC1_CH5_RX */
#define TACNA_DFC1_CH5_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH5_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH5_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH5_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH5_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH5_RX_DATA_TYPE_WIDTH			 3

/* (0xac38) DFC1_CH5_TX */
#define TACNA_DFC1_CH5_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH5_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH5_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH5_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH5_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH5_TX_DATA_TYPE_WIDTH			 3

/* (0xac3c) DFC1_CH6_CTRL */
#define TACNA_DFC1_CH6_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH6_RATE_SHIFT				 2
#define TACNA_DFC1_CH6_RATE_WIDTH				 5
#define TACNA_DFC1_CH6_DITH_EN				0x00000002
#define TACNA_DFC1_CH6_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH6_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH6_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH6_EN				0x00000001
#define TACNA_DFC1_CH6_EN_MASK				0x00000001
#define TACNA_DFC1_CH6_EN_SHIFT					 0
#define TACNA_DFC1_CH6_EN_WIDTH					 1

/* (0xac40) DFC1_CH6_RX */
#define TACNA_DFC1_CH6_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH6_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH6_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH6_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH6_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH6_RX_DATA_TYPE_WIDTH			 3

/* (0xac44) DFC1_CH6_TX */
#define TACNA_DFC1_CH6_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH6_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH6_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH6_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH6_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH6_TX_DATA_TYPE_WIDTH			 3

/* (0xac48) DFC1_CH7_CTRL */
#define TACNA_DFC1_CH7_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH7_RATE_SHIFT				 2
#define TACNA_DFC1_CH7_RATE_WIDTH				 5
#define TACNA_DFC1_CH7_DITH_EN				0x00000002
#define TACNA_DFC1_CH7_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH7_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH7_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH7_EN				0x00000001
#define TACNA_DFC1_CH7_EN_MASK				0x00000001
#define TACNA_DFC1_CH7_EN_SHIFT					 0
#define TACNA_DFC1_CH7_EN_WIDTH					 1

/* (0xac4c) DFC1_CH7_RX */
#define TACNA_DFC1_CH7_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH7_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH7_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH7_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH7_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH7_RX_DATA_TYPE_WIDTH			 3

/* (0xac50) DFC1_CH7_TX */
#define TACNA_DFC1_CH7_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH7_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH7_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH7_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH7_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH7_TX_DATA_TYPE_WIDTH			 3

/* (0xac54) DFC1_CH8_CTRL */
#define TACNA_DFC1_CH8_RATE_MASK			0x0000007c
#define TACNA_DFC1_CH8_RATE_SHIFT				 2
#define TACNA_DFC1_CH8_RATE_WIDTH				 5
#define TACNA_DFC1_CH8_DITH_EN				0x00000002
#define TACNA_DFC1_CH8_DITH_EN_MASK			0x00000002
#define TACNA_DFC1_CH8_DITH_EN_SHIFT				 1
#define TACNA_DFC1_CH8_DITH_EN_WIDTH				 1
#define TACNA_DFC1_CH8_EN				0x00000001
#define TACNA_DFC1_CH8_EN_MASK				0x00000001
#define TACNA_DFC1_CH8_EN_SHIFT					 0
#define TACNA_DFC1_CH8_EN_WIDTH					 1

/* (0xac58) DFC1_CH8_RX */
#define TACNA_DFC1_CH8_RX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH8_RX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH8_RX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH8_RX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH8_RX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH8_RX_DATA_TYPE_WIDTH			 3

/* (0xac5c) DFC1_CH8_TX */
#define TACNA_DFC1_CH8_TX_DATA_WIDTH_MASK		0x00001f00
#define TACNA_DFC1_CH8_TX_DATA_WIDTH_SHIFT			 8
#define TACNA_DFC1_CH8_TX_DATA_WIDTH_WIDTH			 5
#define TACNA_DFC1_CH8_TX_DATA_TYPE_MASK		0x00000007
#define TACNA_DFC1_CH8_TX_DATA_TYPE_SHIFT			 0
#define TACNA_DFC1_CH8_TX_DATA_TYPE_WIDTH			 3

/* (0xacc0) DFC1_STATUS */
#define TACNA_DFC1_ERR_CHAN_MASK			0x000000ff
#define TACNA_DFC1_ERR_CHAN_SHIFT				 0
#define TACNA_DFC1_ERR_CHAN_WIDTH				 8

/* (0xacc4) DFC1_DITHER */
#define TACNA_DFC1_DITH_TYPE_MASK			0x00030000
#define TACNA_DFC1_DITH_TYPE_SHIFT				16
#define TACNA_DFC1_DITH_TYPE_WIDTH				 2

/* (0xb000) TONE_GENERATOR1 */
#define TACNA_TONE_RATE_MASK				0x0000f800
#define TACNA_TONE_RATE_SHIFT					11
#define TACNA_TONE_RATE_WIDTH					 5
#define TACNA_TONE_OFFSET_MASK				0x00000300
#define TACNA_TONE_OFFSET_SHIFT					 8
#define TACNA_TONE_OFFSET_WIDTH					 2
#define TACNA_TONE2_OVD					0x00000020
#define TACNA_TONE2_OVD_MASK				0x00000020
#define TACNA_TONE2_OVD_SHIFT					 5
#define TACNA_TONE2_OVD_WIDTH					 1
#define TACNA_TONE1_OVD					0x00000010
#define TACNA_TONE1_OVD_MASK				0x00000010
#define TACNA_TONE1_OVD_SHIFT					 4
#define TACNA_TONE1_OVD_WIDTH					 1
#define TACNA_TONE2_EN					0x00000002
#define TACNA_TONE2_EN_MASK				0x00000002
#define TACNA_TONE2_EN_SHIFT					 1
#define TACNA_TONE2_EN_WIDTH					 1
#define TACNA_TONE1_EN					0x00000001
#define TACNA_TONE1_EN_MASK				0x00000001
#define TACNA_TONE1_EN_SHIFT					 0
#define TACNA_TONE1_EN_WIDTH					 1

/* (0xb004) TONE_GENERATOR2 */
#define TACNA_TONE1_LVL_MASK				0x00ffffff
#define TACNA_TONE1_LVL_SHIFT					 0
#define TACNA_TONE1_LVL_WIDTH					24

/* (0xb008) TONE_GENERATOR3 */
#define TACNA_TONE2_LVL_MASK				0x00ffffff
#define TACNA_TONE2_LVL_SHIFT					 0
#define TACNA_TONE2_LVL_WIDTH					24

/* (0xb400) Comfort_Noise_Generator */
#define TACNA_NOISE_GEN_RATE_MASK			0x0000f800
#define TACNA_NOISE_GEN_RATE_SHIFT				11
#define TACNA_NOISE_GEN_RATE_WIDTH				 5
#define TACNA_NOISE_GEN_EN				0x00000020
#define TACNA_NOISE_GEN_EN_MASK				0x00000020
#define TACNA_NOISE_GEN_EN_SHIFT				 5
#define TACNA_NOISE_GEN_EN_WIDTH				 1
#define TACNA_NOISE_GEN_GAIN_MASK			0x0000001f
#define TACNA_NOISE_GEN_GAIN_SHIFT				 0
#define TACNA_NOISE_GEN_GAIN_WIDTH				 5

/* (0xb800) US_CONTROL */
#define TACNA_US2_DET_EN				0x00000200
#define TACNA_US2_DET_EN_MASK				0x00000200
#define TACNA_US2_DET_EN_SHIFT					 9
#define TACNA_US2_DET_EN_WIDTH					 1
#define TACNA_US1_DET_EN				0x00000100
#define TACNA_US1_DET_EN_MASK				0x00000100
#define TACNA_US1_DET_EN_SHIFT					 8
#define TACNA_US1_DET_EN_WIDTH					 1
#define TACNA_US2_EN					0x00000002
#define TACNA_US2_EN_MASK				0x00000002
#define TACNA_US2_EN_SHIFT					 1
#define TACNA_US2_EN_WIDTH					 1
#define TACNA_US1_EN					0x00000001
#define TACNA_US1_EN_MASK				0x00000001
#define TACNA_US1_EN_SHIFT					 0
#define TACNA_US1_EN_WIDTH					 1

/* (0xb804) US1_CONTROL */
#define TACNA_US1_RATE_MASK				0xf8000000
#define TACNA_US1_RATE_SHIFT					27
#define TACNA_US1_RATE_WIDTH					 5
#define TACNA_US1_GAIN_MASK				0x00003000
#define TACNA_US1_GAIN_SHIFT					12
#define TACNA_US1_GAIN_WIDTH					 2
#define TACNA_US1_SRC_MASK				0x00000f00
#define TACNA_US1_SRC_SHIFT					 8
#define TACNA_US1_SRC_WIDTH					 4
#define TACNA_US1_FREQ_MASK				0x00000070
#define TACNA_US1_FREQ_SHIFT					 4
#define TACNA_US1_FREQ_WIDTH					 3

/* (0xb808) US1_DET_CONTROL */
#define TACNA_US1_DET_DCY_MASK				0x70000000
#define TACNA_US1_DET_DCY_SHIFT					28
#define TACNA_US1_DET_DCY_WIDTH					 3
#define TACNA_US1_DET_HOLD_MASK				0x0f000000
#define TACNA_US1_DET_HOLD_SHIFT				24
#define TACNA_US1_DET_HOLD_WIDTH				 4
#define TACNA_US1_DET_NUM_MASK				0x00f00000
#define TACNA_US1_DET_NUM_SHIFT					20
#define TACNA_US1_DET_NUM_WIDTH					 4
#define TACNA_US1_DET_THR_MASK				0x00070000
#define TACNA_US1_DET_THR_SHIFT					16
#define TACNA_US1_DET_THR_WIDTH					 3
#define TACNA_US1_DET_LPF_CUT_MASK			0x00000060
#define TACNA_US1_DET_LPF_CUT_SHIFT				 5
#define TACNA_US1_DET_LPF_CUT_WIDTH				 2
#define TACNA_US1_DET_LPF				0x00000010
#define TACNA_US1_DET_LPF_MASK				0x00000010
#define TACNA_US1_DET_LPF_SHIFT					 4
#define TACNA_US1_DET_LPF_WIDTH					 1

/* (0xb814) US2_CONTROL */
#define TACNA_US2_RATE_MASK				0xf8000000
#define TACNA_US2_RATE_SHIFT					27
#define TACNA_US2_RATE_WIDTH					 5
#define TACNA_US2_GAIN_MASK				0x00003000
#define TACNA_US2_GAIN_SHIFT					12
#define TACNA_US2_GAIN_WIDTH					 2
#define TACNA_US2_SRC_MASK				0x00000f00
#define TACNA_US2_SRC_SHIFT					 8
#define TACNA_US2_SRC_WIDTH					 4
#define TACNA_US2_FREQ_MASK				0x00000070
#define TACNA_US2_FREQ_SHIFT					 4
#define TACNA_US2_FREQ_WIDTH					 3

/* (0xb818) US2_DET_CONTROL */
#define TACNA_US2_DET_DCY_MASK				0x70000000
#define TACNA_US2_DET_DCY_SHIFT					28
#define TACNA_US2_DET_DCY_WIDTH					 3
#define TACNA_US2_DET_HOLD_MASK				0x0f000000
#define TACNA_US2_DET_HOLD_SHIFT				24
#define TACNA_US2_DET_HOLD_WIDTH				 4
#define TACNA_US2_DET_NUM_MASK				0x00f00000
#define TACNA_US2_DET_NUM_SHIFT					20
#define TACNA_US2_DET_NUM_WIDTH					 4
#define TACNA_US2_DET_THR_MASK				0x00070000
#define TACNA_US2_DET_THR_SHIFT					16
#define TACNA_US2_DET_THR_WIDTH					 3
#define TACNA_US2_DET_LPF_CUT_MASK			0x00000060
#define TACNA_US2_DET_LPF_CUT_SHIFT				 5
#define TACNA_US2_DET_LPF_CUT_WIDTH				 2
#define TACNA_US2_DET_LPF				0x00000010
#define TACNA_US2_DET_LPF_MASK				0x00000010
#define TACNA_US2_DET_LPF_SHIFT					 4
#define TACNA_US2_DET_LPF_WIDTH					 1

/* (0xc000) PWM_Drive_1 */
#define TACNA_PWM_RATE_MASK				0x0000f800
#define TACNA_PWM_RATE_SHIFT					11
#define TACNA_PWM_RATE_WIDTH					 5
#define TACNA_PWM_CLK_SEL_MASK				0x00000700
#define TACNA_PWM_CLK_SEL_SHIFT					 8
#define TACNA_PWM_CLK_SEL_WIDTH					 3
#define TACNA_PWM2_OVD					0x00000020
#define TACNA_PWM2_OVD_MASK				0x00000020
#define TACNA_PWM2_OVD_SHIFT					 5
#define TACNA_PWM2_OVD_WIDTH					 1
#define TACNA_PWM1_OVD					0x00000010
#define TACNA_PWM1_OVD_MASK				0x00000010
#define TACNA_PWM1_OVD_SHIFT					 4
#define TACNA_PWM1_OVD_WIDTH					 1
#define TACNA_PWM2_EN					0x00000002
#define TACNA_PWM2_EN_MASK				0x00000002
#define TACNA_PWM2_EN_SHIFT					 1
#define TACNA_PWM2_EN_WIDTH					 1
#define TACNA_PWM1_EN					0x00000001
#define TACNA_PWM1_EN_MASK				0x00000001
#define TACNA_PWM1_EN_SHIFT					 0
#define TACNA_PWM1_EN_WIDTH					 1

/* (0xc004) PWM_Drive_2 */
#define TACNA_PWM1_LVL_MASK				0x000003ff
#define TACNA_PWM1_LVL_SHIFT					 0
#define TACNA_PWM1_LVL_WIDTH					10

/* (0xc008) PWM_Drive_3 */
#define TACNA_PWM2_LVL_MASK				0x000003ff
#define TACNA_PWM2_LVL_SHIFT					 0
#define TACNA_PWM2_LVL_WIDTH					10

/* (0xc400) HAPTICS_CONTROL1 */
#define TACNA_HAP_RATE_MASK				0x0000f800
#define TACNA_HAP_RATE_SHIFT					11
#define TACNA_HAP_RATE_WIDTH					 5
#define TACNA_HAP_ONESHOT_TRIG				0x00000010
#define TACNA_HAP_ONESHOT_TRIG_MASK			0x00000010
#define TACNA_HAP_ONESHOT_TRIG_SHIFT				 4
#define TACNA_HAP_ONESHOT_TRIG_WIDTH				 1
#define TACNA_HAP_CTRL_MASK				0x0000000c
#define TACNA_HAP_CTRL_SHIFT					 2
#define TACNA_HAP_CTRL_WIDTH					 2
#define TACNA_HAP_ACT					0x00000002
#define TACNA_HAP_ACT_MASK				0x00000002
#define TACNA_HAP_ACT_SHIFT					 1
#define TACNA_HAP_ACT_WIDTH					 1

/* (0xc404) HAPTICS_CONTROL2 */
#define TACNA_HAP_LRA_FREQ_MASK				0x00007fff
#define TACNA_HAP_LRA_FREQ_SHIFT				 0
#define TACNA_HAP_LRA_FREQ_WIDTH				15

/* (0xc408) HAPTICS_CONTROL3 */
#define TACNA_HAP_PHASE1_DURATION_MASK			0x01ff0000
#define TACNA_HAP_PHASE1_DURATION_SHIFT				16
#define TACNA_HAP_PHASE1_DURATION_WIDTH				 9
#define TACNA_HAP_PHASE1_INTENSITY_MASK			0x000000ff
#define TACNA_HAP_PHASE1_INTENSITY_SHIFT			 0
#define TACNA_HAP_PHASE1_INTENSITY_WIDTH			 8

/* (0xc40c) HAPTICS_CONTROL4 */
#define TACNA_HAP_PHASE2_DURATION_MASK			0x07ff0000
#define TACNA_HAP_PHASE2_DURATION_SHIFT				16
#define TACNA_HAP_PHASE2_DURATION_WIDTH				11
#define TACNA_HAP_PHASE2_INTENSITY_MASK			0x000000ff
#define TACNA_HAP_PHASE2_INTENSITY_SHIFT			 0
#define TACNA_HAP_PHASE2_INTENSITY_WIDTH			 8

/* (0xc410) HAPTICS_CONTROL5 */
#define TACNA_HAP_PHASE3_DURATION_MASK			0x01ff0000
#define TACNA_HAP_PHASE3_DURATION_SHIFT				16
#define TACNA_HAP_PHASE3_DURATION_WIDTH				 9
#define TACNA_HAP_PHASE3_INTENSITY_MASK			0x000000ff
#define TACNA_HAP_PHASE3_INTENSITY_SHIFT			 0
#define TACNA_HAP_PHASE3_INTENSITY_WIDTH			 8

/* (0xc414) HAPTICS_STATUS */
#define TACNA_HAP_ONESHOT_STS				0x00000001
#define TACNA_HAP_ONESHOT_STS_MASK			0x00000001
#define TACNA_HAP_ONESHOT_STS_SHIFT				 0
#define TACNA_HAP_ONESHOT_STS_WIDTH				 1

/* (0xc800) ANC_CTRL_1 */
#define TACNA_ANC_EXT_NG_CLR				0x00000080
#define TACNA_ANC_EXT_NG_CLR_MASK			0x00000080
#define TACNA_ANC_EXT_NG_CLR_SHIFT				 7
#define TACNA_ANC_EXT_NG_CLR_WIDTH				 1
#define TACNA_ANC_EXT_NG_SET				0x00000040
#define TACNA_ANC_EXT_NG_SET_MASK			0x00000040
#define TACNA_ANC_EXT_NG_SET_SHIFT				 6
#define TACNA_ANC_EXT_NG_SET_WIDTH				 1
#define TACNA_ANC_R_CLK_CLR				0x00000020
#define TACNA_ANC_R_CLK_CLR_MASK			0x00000020
#define TACNA_ANC_R_CLK_CLR_SHIFT				 5
#define TACNA_ANC_R_CLK_CLR_WIDTH				 1
#define TACNA_ANC_R_CLK_SET				0x00000010
#define TACNA_ANC_R_CLK_SET_MASK			0x00000010
#define TACNA_ANC_R_CLK_SET_SHIFT				 4
#define TACNA_ANC_R_CLK_SET_WIDTH				 1
#define TACNA_ANC_NG_CLK_CLR				0x00000008
#define TACNA_ANC_NG_CLK_CLR_MASK			0x00000008
#define TACNA_ANC_NG_CLK_CLR_SHIFT				 3
#define TACNA_ANC_NG_CLK_CLR_WIDTH				 1
#define TACNA_ANC_NG_CLK_SET				0x00000004
#define TACNA_ANC_NG_CLK_SET_MASK			0x00000004
#define TACNA_ANC_NG_CLK_SET_SHIFT				 2
#define TACNA_ANC_NG_CLK_SET_WIDTH				 1
#define TACNA_ANC_L_CLK_CLR				0x00000002
#define TACNA_ANC_L_CLK_CLR_MASK			0x00000002
#define TACNA_ANC_L_CLK_CLR_SHIFT				 1
#define TACNA_ANC_L_CLK_CLR_WIDTH				 1
#define TACNA_ANC_L_CLK_SET				0x00000001
#define TACNA_ANC_L_CLK_SET_MASK			0x00000001
#define TACNA_ANC_L_CLK_SET_SHIFT				 0
#define TACNA_ANC_L_CLK_SET_WIDTH				 1

/* (0xc804) ANC_CTRL_2 */
#define TACNA_ANCMON_L_RATE_MASK			0x0000f800
#define TACNA_ANCMON_L_RATE_SHIFT				11
#define TACNA_ANCMON_L_RATE_WIDTH				 5
#define TACNA_ANC_DSP_STS_MASK				0x00000007
#define TACNA_ANC_DSP_STS_SHIFT					 0
#define TACNA_ANC_DSP_STS_WIDTH					 3

/* (0xc808) ANC_CTRL_3 */
#define TACNA_ANC_PDMMUX_EN				0x00000002
#define TACNA_ANC_PDMMUX_EN_MASK			0x00000002
#define TACNA_ANC_PDMMUX_EN_SHIFT				 1
#define TACNA_ANC_PDMMUX_EN_WIDTH				 1
#define TACNA_ANC_SWAP_CHAN				0x00000001
#define TACNA_ANC_SWAP_CHAN_MASK			0x00000001
#define TACNA_ANC_SWAP_CHAN_SHIFT				 0
#define TACNA_ANC_SWAP_CHAN_WIDTH				 1

/* (0xca00)  ANC_L_CTRL_1 */
#define TACNA_ANC_L_SLIM_CLR				0x00000080
#define TACNA_ANC_L_SLIM_CLR_MASK			0x00000080
#define TACNA_ANC_L_SLIM_CLR_SHIFT				 7
#define TACNA_ANC_L_SLIM_CLR_WIDTH				 1
#define TACNA_ANC_L_SLIM_SET				0x00000040
#define TACNA_ANC_L_SLIM_SET_MASK			0x00000040
#define TACNA_ANC_L_SLIM_SET_SHIFT				 6
#define TACNA_ANC_L_SLIM_SET_WIDTH				 1
#define TACNA_ANC_L_LIMITER_LHPF_CLR			0x00000020
#define TACNA_ANC_L_LIMITER_LHPF_CLR_MASK		0x00000020
#define TACNA_ANC_L_LIMITER_LHPF_CLR_SHIFT			 5
#define TACNA_ANC_L_LIMITER_LHPF_CLR_WIDTH			 1
#define TACNA_ANC_L_LIMITER_LHPF_SET			0x00000010
#define TACNA_ANC_L_LIMITER_LHPF_SET_MASK		0x00000010
#define TACNA_ANC_L_LIMITER_LHPF_SET_SHIFT			 4
#define TACNA_ANC_L_LIMITER_LHPF_SET_WIDTH			 1
#define TACNA_ANC_L_LIMITER_BYPASS_CLR			0x00000008
#define TACNA_ANC_L_LIMITER_BYPASS_CLR_MASK		0x00000008
#define TACNA_ANC_L_LIMITER_BYPASS_CLR_SHIFT			 3
#define TACNA_ANC_L_LIMITER_BYPASS_CLR_WIDTH			 1
#define TACNA_ANC_L_LIMITER_BYPASS_SET			0x00000004
#define TACNA_ANC_L_LIMITER_BYPASS_SET_MASK		0x00000004
#define TACNA_ANC_L_LIMITER_BYPASS_SET_SHIFT			 2
#define TACNA_ANC_L_LIMITER_BYPASS_SET_WIDTH			 1
#define TACNA_ANC_L_FILT_CLR				0x00000002
#define TACNA_ANC_L_FILT_CLR_MASK			0x00000002
#define TACNA_ANC_L_FILT_CLR_SHIFT				 1
#define TACNA_ANC_L_FILT_CLR_WIDTH				 1
#define TACNA_ANC_L_FILT_SET				0x00000001
#define TACNA_ANC_L_FILT_SET_MASK			0x00000001
#define TACNA_ANC_L_FILT_SET_SHIFT				 0
#define TACNA_ANC_L_FILT_SET_WIDTH				 1

/* (0xca04)  ANC_L_CTRL_2 */
#define TACNA_ANC_L_MIC_SRC_MASK			0x0000000c
#define TACNA_ANC_L_MIC_SRC_SHIFT				 2
#define TACNA_ANC_L_MIC_SRC_WIDTH				 2

/* (0xcb20)  ANC_L_FBF_CONTROL */
#define TACNA_ANCMON_L_EN_MASK				0x00000060
#define TACNA_ANCMON_L_EN_SHIFT					 5
#define TACNA_ANCMON_L_EN_WIDTH					 2
#define TACNA_ANC_L_FBF_DST_MASK			0x00000018
#define TACNA_ANC_L_FBF_DST_SHIFT				 3
#define TACNA_ANC_L_FBF_DST_WIDTH				 2
#define TACNA_ANC_L_FBF_SRC_MASK			0x00000006
#define TACNA_ANC_L_FBF_SRC_SHIFT				 1
#define TACNA_ANC_L_FBF_SRC_WIDTH				 2
#define TACNA_ANC_L_FBF_EN				0x00000001
#define TACNA_ANC_L_FBF_EN_MASK				0x00000001
#define TACNA_ANC_L_FBF_EN_SHIFT				 0
#define TACNA_ANC_L_FBF_EN_WIDTH				 1

/* (0xcb24)  ANC_L_FBF_GAIN */
#define TACNA_ANC_L_FBF_GAIN_MASK			0x00000fff
#define TACNA_ANC_L_FBF_GAIN_SHIFT				 0
#define TACNA_ANC_L_FBF_GAIN_WIDTH				12

/* (0xcb28)  ANC_L_FBF_COEFF_UPDATE */
#define TACNA_ANC_L_FBF_COEFF_UPD			0x00000001
#define TACNA_ANC_L_FBF_COEFF_UPD_MASK			0x00000001
#define TACNA_ANC_L_FBF_COEFF_UPD_SHIFT				 0
#define TACNA_ANC_L_FBF_COEFF_UPD_WIDTH				 1

/* (0xcc60)  ANC_L_FB_IIR_control */
#define TACNA_ANC_L_FB_IIR_EN_MASK			0x00000003
#define TACNA_ANC_L_FB_IIR_EN_SHIFT				 0
#define TACNA_ANC_L_FB_IIR_EN_WIDTH				 2

/* (0xcc64)  ANC_L_FB_IIR_coeff_update */
#define TACNA_ANC_L_FB_IIR_COEFF_UPD			0x00000001
#define TACNA_ANC_L_FB_IIR_COEFF_UPD_MASK		0x00000001
#define TACNA_ANC_L_FB_IIR_COEFF_UPD_SHIFT			 0
#define TACNA_ANC_L_FB_IIR_COEFF_UPD_WIDTH			 1
/* (0xcd20)  ANC_L_FF_IIR_control */
#define TACNA_ANC_L_FF_IIR_EN_MASK			0x00000003
#define TACNA_ANC_L_FF_IIR_EN_SHIFT				 0
#define TACNA_ANC_L_FF_IIR_EN_WIDTH				 2

/* (0xcd24)  ANC_L_FF_IIR_coeff_update */
#define TACNA_ANC_L_FF_IIR_COEFF_UPD			0x00000001
#define TACNA_ANC_L_FF_IIR_COEFF_UPD_MASK		0x00000001
#define TACNA_ANC_L_FF_IIR_COEFF_UPD_SHIFT			 0
#define TACNA_ANC_L_FF_IIR_COEFF_UPD_WIDTH			 1

/* (0xd800) AOBRIDGE1_ENABLE */
#define TACNA_AOBRIDGE1_CH8_EN				0x00000080
#define TACNA_AOBRIDGE1_CH8_EN_MASK			0x00000080
#define TACNA_AOBRIDGE1_CH8_EN_SHIFT				 7
#define TACNA_AOBRIDGE1_CH8_EN_WIDTH				 1
#define TACNA_AOBRIDGE1_CH7_EN				0x00000040
#define TACNA_AOBRIDGE1_CH7_EN_MASK			0x00000040
#define TACNA_AOBRIDGE1_CH7_EN_SHIFT				 6
#define TACNA_AOBRIDGE1_CH7_EN_WIDTH				 1
#define TACNA_AOBRIDGE1_CH6_EN				0x00000020
#define TACNA_AOBRIDGE1_CH6_EN_MASK			0x00000020
#define TACNA_AOBRIDGE1_CH6_EN_SHIFT				 5
#define TACNA_AOBRIDGE1_CH6_EN_WIDTH				 1
#define TACNA_AOBRIDGE1_CH5_EN				0x00000010
#define TACNA_AOBRIDGE1_CH5_EN_MASK			0x00000010
#define TACNA_AOBRIDGE1_CH5_EN_SHIFT				 4
#define TACNA_AOBRIDGE1_CH5_EN_WIDTH				 1
#define TACNA_AOBRIDGE1_CH4_EN				0x00000008
#define TACNA_AOBRIDGE1_CH4_EN_MASK			0x00000008
#define TACNA_AOBRIDGE1_CH4_EN_SHIFT				 3
#define TACNA_AOBRIDGE1_CH4_EN_WIDTH				 1
#define TACNA_AOBRIDGE1_CH3_EN				0x00000004
#define TACNA_AOBRIDGE1_CH3_EN_MASK			0x00000004
#define TACNA_AOBRIDGE1_CH3_EN_SHIFT				 2
#define TACNA_AOBRIDGE1_CH3_EN_WIDTH				 1
#define TACNA_AOBRIDGE1_CH2_EN				0x00000002
#define TACNA_AOBRIDGE1_CH2_EN_MASK			0x00000002
#define TACNA_AOBRIDGE1_CH2_EN_SHIFT				 1
#define TACNA_AOBRIDGE1_CH2_EN_WIDTH				 1
#define TACNA_AOBRIDGE1_CH1_EN				0x00000001
#define TACNA_AOBRIDGE1_CH1_EN_MASK			0x00000001
#define TACNA_AOBRIDGE1_CH1_EN_SHIFT				 0
#define TACNA_AOBRIDGE1_CH1_EN_WIDTH				 1

/* (0xd804) AOBRIDGE2_ENABLE */
#define TACNA_AOBRIDGE2_CH8_EN				0x00000080
#define TACNA_AOBRIDGE2_CH8_EN_MASK			0x00000080
#define TACNA_AOBRIDGE2_CH8_EN_SHIFT				 7
#define TACNA_AOBRIDGE2_CH8_EN_WIDTH				 1
#define TACNA_AOBRIDGE2_CH7_EN				0x00000040
#define TACNA_AOBRIDGE2_CH7_EN_MASK			0x00000040
#define TACNA_AOBRIDGE2_CH7_EN_SHIFT				 6
#define TACNA_AOBRIDGE2_CH7_EN_WIDTH				 1
#define TACNA_AOBRIDGE2_CH6_EN				0x00000020
#define TACNA_AOBRIDGE2_CH6_EN_MASK			0x00000020
#define TACNA_AOBRIDGE2_CH6_EN_SHIFT				 5
#define TACNA_AOBRIDGE2_CH6_EN_WIDTH				 1
#define TACNA_AOBRIDGE2_CH5_EN				0x00000010
#define TACNA_AOBRIDGE2_CH5_EN_MASK			0x00000010
#define TACNA_AOBRIDGE2_CH5_EN_SHIFT				 4
#define TACNA_AOBRIDGE2_CH5_EN_WIDTH				 1
#define TACNA_AOBRIDGE2_CH4_EN				0x00000008
#define TACNA_AOBRIDGE2_CH4_EN_MASK			0x00000008
#define TACNA_AOBRIDGE2_CH4_EN_SHIFT				 3
#define TACNA_AOBRIDGE2_CH4_EN_WIDTH				 1
#define TACNA_AOBRIDGE2_CH3_EN				0x00000004
#define TACNA_AOBRIDGE2_CH3_EN_MASK			0x00000004
#define TACNA_AOBRIDGE2_CH3_EN_SHIFT				 2
#define TACNA_AOBRIDGE2_CH3_EN_WIDTH				 1
#define TACNA_AOBRIDGE2_CH2_EN				0x00000002
#define TACNA_AOBRIDGE2_CH2_EN_MASK			0x00000002
#define TACNA_AOBRIDGE2_CH2_EN_SHIFT				 1
#define TACNA_AOBRIDGE2_CH2_EN_WIDTH				 1
#define TACNA_AOBRIDGE2_CH1_EN				0x00000001
#define TACNA_AOBRIDGE2_CH1_EN_MASK			0x00000001
#define TACNA_AOBRIDGE2_CH1_EN_SHIFT				 0
#define TACNA_AOBRIDGE2_CH1_EN_WIDTH				 1

/* (0xd80c) AOBRIDGE1_CH1_CTRL */
#define TACNA_AOBRIDGE1_OUT1_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT1_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT1_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN1_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN1_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN1_RATE_WIDTH				 5

/* (0xd810) AOBRIDGE1_CH2_CTRL */
#define TACNA_AOBRIDGE1_OUT2_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT2_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT2_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN2_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN2_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN2_RATE_WIDTH				 5

/* (0xd814) AOBRIDGE1_CH3_CTRL */
#define TACNA_AOBRIDGE1_OUT3_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT3_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT3_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN3_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN3_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN3_RATE_WIDTH				 5

/* (0xd818) AOBRIDGE1_CH4_CTRL */
#define TACNA_AOBRIDGE1_OUT4_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT4_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT4_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN4_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN4_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN4_RATE_WIDTH				 5

/* (0xd81c) AOBRIDGE1_CH5_CTRL */
#define TACNA_AOBRIDGE1_OUT5_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT5_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT5_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN5_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN5_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN5_RATE_WIDTH				 5

/* (0xd820) AOBRIDGE1_CH6_CTRL */
#define TACNA_AOBRIDGE1_OUT6_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT6_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT6_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN6_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN6_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN6_RATE_WIDTH				 5

/* (0xd824) AOBRIDGE1_CH7_CTRL */
#define TACNA_AOBRIDGE1_OUT7_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT7_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT7_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN7_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN7_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN7_RATE_WIDTH				 5

/* (0xd828) AOBRIDGE1_CH8_CTRL */
#define TACNA_AOBRIDGE1_OUT8_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE1_OUT8_RATE_SHIFT				27
#define TACNA_AOBRIDGE1_OUT8_RATE_WIDTH				 5
#define TACNA_AOBRIDGE1_IN8_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE1_IN8_RATE_SHIFT				11
#define TACNA_AOBRIDGE1_IN8_RATE_WIDTH				 5

/* (0xd84c) AOBRIDGE2_CH1_CTRL */
#define TACNA_AOBRIDGE2_OUT1_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT1_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT1_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN1_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN1_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN1_RATE_WIDTH				 5

/* (0xd850) AOBRIDGE2_CH2_CTRL */
#define TACNA_AOBRIDGE2_OUT2_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT2_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT2_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN2_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN2_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN2_RATE_WIDTH				 5

/* (0xd854) AOBRIDGE2_CH3_CTRL */
#define TACNA_AOBRIDGE2_OUT3_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT3_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT3_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN3_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN3_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN3_RATE_WIDTH				 5

/* (0xd858) AOBRIDGE2_CH4_CTRL */
#define TACNA_AOBRIDGE2_OUT4_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT4_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT4_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN4_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN4_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN4_RATE_WIDTH				 5

/* (0xd85c) AOBRIDGE2_CH5_CTRL */
#define TACNA_AOBRIDGE2_OUT5_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT5_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT5_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN5_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN5_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN5_RATE_WIDTH				 5

/* (0xd860) AOBRIDGE2_CH6_CTRL */
#define TACNA_AOBRIDGE2_OUT6_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT6_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT6_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN6_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN6_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN6_RATE_WIDTH				 5

/* (0xd864) AOBRIDGE2_CH7_CTRL */
#define TACNA_AOBRIDGE2_OUT7_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT7_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT7_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN7_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN7_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN7_RATE_WIDTH				 5

/* (0xd868) AOBRIDGE2_CH8_CTRL */
#define TACNA_AOBRIDGE2_OUT8_RATE_MASK			0xf8000000
#define TACNA_AOBRIDGE2_OUT8_RATE_SHIFT				27
#define TACNA_AOBRIDGE2_OUT8_RATE_WIDTH				 5
#define TACNA_AOBRIDGE2_IN8_RATE_MASK			0x0000f800
#define TACNA_AOBRIDGE2_IN8_RATE_SHIFT				11
#define TACNA_AOBRIDGE2_IN8_RATE_WIDTH				 5

/* (0xe000) CLOCK32KAO */
#define TACNA_CLK_32KAO_EN				0x00000040
#define TACNA_CLK_32KAO_EN_MASK				0x00000040
#define TACNA_CLK_32KAO_EN_SHIFT				 6
#define TACNA_CLK_32KAO_EN_WIDTH				 1
#define TACNA_CLK_32KAO_SRC_MASK			0x00000003
#define TACNA_CLK_32KAO_SRC_SHIFT				 0
#define TACNA_CLK_32KAO_SRC_WIDTH				 2

/* (0xe004) SYSTEM_CLOCK1AO */
#define TACNA_SYSCLKAO_FRAC				0x00008000
#define TACNA_SYSCLKAO_FRAC_MASK			0x00008000
#define TACNA_SYSCLKAO_FRAC_SHIFT				15
#define TACNA_SYSCLKAO_FRAC_WIDTH				 1
#define TACNA_SYSCLKAO_FREQ_MASK			0x00000700
#define TACNA_SYSCLKAO_FREQ_SHIFT				 8
#define TACNA_SYSCLKAO_FREQ_WIDTH				 3
#define TACNA_SYSCLKAO_EN				0x00000040
#define TACNA_SYSCLKAO_EN_MASK				0x00000040
#define TACNA_SYSCLKAO_EN_SHIFT					 6
#define TACNA_SYSCLKAO_EN_WIDTH					 1
#define TACNA_SYSCLKAO_SRC_MASK				0x0000001f
#define TACNA_SYSCLKAO_SRC_SHIFT				 0
#define TACNA_SYSCLKAO_SRC_WIDTH				 5

/* (0xe008) SYSTEM_CLOCK2AO */
#define TACNA_SYSCLKAO_FREQ_FINE_STS_MASK		0xffff0000
#define TACNA_SYSCLKAO_FREQ_FINE_STS_SHIFT			16
#define TACNA_SYSCLKAO_FREQ_FINE_STS_WIDTH			16
#define TACNA_SYSCLKAO_FREQ_STS_MASK			0x00000700
#define TACNA_SYSCLKAO_FREQ_STS_SHIFT				 8
#define TACNA_SYSCLKAO_FREQ_STS_WIDTH				 3
#define TACNA_SYSCLKAO_STS				0x00000040
#define TACNA_SYSCLKAO_STS_MASK				0x00000040
#define TACNA_SYSCLKAO_STS_SHIFT				 6
#define TACNA_SYSCLKAO_STS_WIDTH				 1
#define TACNA_SYSCLKAO_SRC_STS_MASK			0x0000001f
#define TACNA_SYSCLKAO_SRC_STS_SHIFT				 0
#define TACNA_SYSCLKAO_SRC_STS_WIDTH				 5

/* (0xe018) SYSTEM_CLOCK6AO */
#define TACNA_SYSAO_FRAME_SLV_MASK			0x00000003
#define TACNA_SYSAO_FRAME_SLV_SHIFT				 0
#define TACNA_SYSAO_FRAME_SLV_WIDTH				 2

/* (0xe020) AO_SAMPLE_RATE1 */
#define TACNA_AO_SAMPLE_RATE_1_MASK			0x0000001f
#define TACNA_AO_SAMPLE_RATE_1_SHIFT				 0
#define TACNA_AO_SAMPLE_RATE_1_WIDTH				 5

/* (0xe024) AO_SAMPLE_RATE2 */
#define TACNA_AO_SAMPLE_RATE_2_MASK			0x0000001f
#define TACNA_AO_SAMPLE_RATE_2_SHIFT				 0
#define TACNA_AO_SAMPLE_RATE_2_WIDTH				 5

/* (0xe028) AO_SAMPLE_RATE3 */
#define TACNA_AO_SAMPLE_RATE_3_MASK			0x0000001f
#define TACNA_AO_SAMPLE_RATE_3_SHIFT				 0
#define TACNA_AO_SAMPLE_RATE_3_WIDTH				 5

/* (0xe040) AO_SAMPLE_RATE_STATUS1 */
#define TACNA_AO_SAMPLE_RATE_1_STS_MASK			0x0000001f
#define TACNA_AO_SAMPLE_RATE_1_STS_SHIFT			 0
#define TACNA_AO_SAMPLE_RATE_1_STS_WIDTH			 5

/* (0xe044) AO_SAMPLE_RATE_STATUS2 */
#define TACNA_AO_SAMPLE_RATE_2_STS_MASK			0x0000001f
#define TACNA_AO_SAMPLE_RATE_2_STS_SHIFT			 0
#define TACNA_AO_SAMPLE_RATE_2_STS_WIDTH			 5

/* (0xe048) AO_SAMPLE_RATE_STATUS3 */
#define TACNA_AO_SAMPLE_RATE_3_STS_MASK			0x0000001f
#define TACNA_AO_SAMPLE_RATE_3_STS_SHIFT			 0
#define TACNA_AO_SAMPLE_RATE_3_STS_WIDTH			 5

/* (0xe400) FLL1AO_CONTROL1 */
#define TACNA_FLL1AO_CTRL_UPD				0x00000004
#define TACNA_FLL1AO_CTRL_UPD_MASK			0x00000004
#define TACNA_FLL1AO_CTRL_UPD_SHIFT				 2
#define TACNA_FLL1AO_CTRL_UPD_WIDTH				 1
#define TACNA_FLL1AO_HOLD				0x00000002
#define TACNA_FLL1AO_HOLD_MASK				0x00000002
#define TACNA_FLL1AO_HOLD_SHIFT					 1
#define TACNA_FLL1AO_HOLD_WIDTH					 1
#define TACNA_FLL1AO_EN					0x00000001
#define TACNA_FLL1AO_EN_MASK				0x00000001
#define TACNA_FLL1AO_EN_SHIFT					 0
#define TACNA_FLL1AO_EN_WIDTH					 1

/* (0xe404) FLL1AO_CONTROL2 */
#define TACNA_FLL1AO_LOCKDET_THR_MASK			0xf0000000
#define TACNA_FLL1AO_LOCKDET_THR_SHIFT				28
#define TACNA_FLL1AO_LOCKDET_THR_WIDTH				 4
#define TACNA_FLL1AO_LOCKDET				0x08000000
#define TACNA_FLL1AO_LOCKDET_MASK			0x08000000
#define TACNA_FLL1AO_LOCKDET_SHIFT				27
#define TACNA_FLL1AO_LOCKDET_WIDTH				 1
#define TACNA_FLL1AO_CLK_VCO_FAST_SRC_MASK		0x03000000
#define TACNA_FLL1AO_CLK_VCO_FAST_SRC_SHIFT			24
#define TACNA_FLL1AO_CLK_VCO_FAST_SRC_WIDTH			 2
#define TACNA_FLL1AO_PHASEDET				0x00400000
#define TACNA_FLL1AO_PHASEDET_MASK			0x00400000
#define TACNA_FLL1AO_PHASEDET_SHIFT				22
#define TACNA_FLL1AO_PHASEDET_WIDTH				 1
#define TACNA_FLL1AO_REFDET				0x00200000
#define TACNA_FLL1AO_REFDET_MASK			0x00200000
#define TACNA_FLL1AO_REFDET_SHIFT				21
#define TACNA_FLL1AO_REFDET_WIDTH				 1
#define TACNA_FLL1AO_REFCLK_DIV_MASK			0x00030000
#define TACNA_FLL1AO_REFCLK_DIV_SHIFT				16
#define TACNA_FLL1AO_REFCLK_DIV_WIDTH				 2
#define TACNA_FLL1AO_REFCLK_SRC_MASK			0x0000f000
#define TACNA_FLL1AO_REFCLK_SRC_SHIFT				12
#define TACNA_FLL1AO_REFCLK_SRC_WIDTH				 4
#define TACNA_FLL1AO_N_MASK				0x000003ff
#define TACNA_FLL1AO_N_SHIFT					 0
#define TACNA_FLL1AO_N_WIDTH					10

/* (0xe408) FLL1AO_CONTROL3 */
#define TACNA_FLL1AO_LAMBDA_MASK			0xffff0000
#define TACNA_FLL1AO_LAMBDA_SHIFT				16
#define TACNA_FLL1AO_LAMBDA_WIDTH				16
#define TACNA_FLL1AO_THETA_MASK				0x0000ffff
#define TACNA_FLL1AO_THETA_SHIFT				 0
#define TACNA_FLL1AO_THETA_WIDTH				16

/* (0xe40c) FLL1AO_CONTROL4 */
#define TACNA_FLL1AO_PD_GAIN_FINE_MASK			0xf0000000
#define TACNA_FLL1AO_PD_GAIN_FINE_SHIFT				28
#define TACNA_FLL1AO_PD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL1AO_PD_GAIN_COARSE_MASK		0x0f000000
#define TACNA_FLL1AO_PD_GAIN_COARSE_SHIFT			24
#define TACNA_FLL1AO_PD_GAIN_COARSE_WIDTH			 4
#define TACNA_FLL1AO_FD_GAIN_FINE_MASK			0x00f00000
#define TACNA_FLL1AO_FD_GAIN_FINE_SHIFT				20
#define TACNA_FLL1AO_FD_GAIN_FINE_WIDTH				 4
#define TACNA_FLL1AO_FD_GAIN_COARSE_MASK		0x000f0000
#define TACNA_FLL1AO_FD_GAIN_COARSE_SHIFT			16
#define TACNA_FLL1AO_FD_GAIN_COARSE_WIDTH			 4
#define TACNA_FLL1AO_INTEG_DLY_MODE			0x00004000
#define TACNA_FLL1AO_INTEG_DLY_MODE_MASK		0x00004000
#define TACNA_FLL1AO_INTEG_DLY_MODE_SHIFT			14
#define TACNA_FLL1AO_INTEG_DLY_MODE_WIDTH			 1
#define TACNA_FLL1AO_HP_MASK				0x00003000
#define TACNA_FLL1AO_HP_SHIFT					12
#define TACNA_FLL1AO_HP_WIDTH					 2
#define TACNA_FLL1AO_FB_DIV_MASK			0x000003ff
#define TACNA_FLL1AO_FB_DIV_SHIFT				 0
#define TACNA_FLL1AO_FB_DIV_WIDTH				10

/* (0xe410) FLL1AO_CONTROL5 */
#define TACNA_FLL1AO_FRC_INTEG_UPD			0x00008000
#define TACNA_FLL1AO_FRC_INTEG_UPD_MASK			0x00008000
#define TACNA_FLL1AO_FRC_INTEG_UPD_SHIFT			15
#define TACNA_FLL1AO_FRC_INTEG_UPD_WIDTH			 1
#define TACNA_FLL1AO_FRC_INTEG_VAL_MASK			0x00003fff
#define TACNA_FLL1AO_FRC_INTEG_VAL_SHIFT			 0
#define TACNA_FLL1AO_FRC_INTEG_VAL_WIDTH			14

/* (0xe414) FLL1AO_CONTROL6 */
#define TACNA_FLL1AO_INTEG_VALID			0x00008000
#define TACNA_FLL1AO_INTEG_VALID_MASK			0x00008000
#define TACNA_FLL1AO_INTEG_VALID_SHIFT				15
#define TACNA_FLL1AO_INTEG_VALID_WIDTH				 1
#define TACNA_FLL1AO_INTEG_MASK				0x00003fff
#define TACNA_FLL1AO_INTEG_SHIFT				 0
#define TACNA_FLL1AO_INTEG_WIDTH				14

/* (0xe4a0) FLL1AO_GPIO_CLOCK */
#define TACNA_FLL1AO_GPCLK_SRC_MASK			0x00000c00
#define TACNA_FLL1AO_GPCLK_SRC_SHIFT				10
#define TACNA_FLL1AO_GPCLK_SRC_WIDTH				 2
#define TACNA_FLL1AO_GPCLK_DIV_MASK			0x000000fe
#define TACNA_FLL1AO_GPCLK_DIV_SHIFT				 1
#define TACNA_FLL1AO_GPCLK_DIV_WIDTH				 7
#define TACNA_FLL1AO_GPCLK_EN				0x00000001
#define TACNA_FLL1AO_GPCLK_EN_MASK			0x00000001
#define TACNA_FLL1AO_GPCLK_EN_SHIFT				 0
#define TACNA_FLL1AO_GPCLK_EN_WIDTH				 1

/* (0xe800) AO_INPUT_CONTROL */
#define TACNA_IN7LAO_EN					0x00002000
#define TACNA_IN7LAO_EN_MASK				0x00002000
#define TACNA_IN7LAO_EN_SHIFT					13
#define TACNA_IN7LAO_EN_WIDTH					 1
#define TACNA_IN7RAO_EN					0x00001000
#define TACNA_IN7RAO_EN_MASK				0x00001000
#define TACNA_IN7RAO_EN_SHIFT					12
#define TACNA_IN7RAO_EN_WIDTH					 1
#define TACNA_IN6LAO_EN					0x00000800
#define TACNA_IN6LAO_EN_MASK				0x00000800
#define TACNA_IN6LAO_EN_SHIFT					11
#define TACNA_IN6LAO_EN_WIDTH					 1
#define TACNA_IN6RAO_EN					0x00000400
#define TACNA_IN6RAO_EN_MASK				0x00000400
#define TACNA_IN6RAO_EN_SHIFT					10
#define TACNA_IN6RAO_EN_WIDTH					 1
#define TACNA_IN5LAO_EN					0x00000200
#define TACNA_IN5LAO_EN_MASK				0x00000200
#define TACNA_IN5LAO_EN_SHIFT					 9
#define TACNA_IN5LAO_EN_WIDTH					 1
#define TACNA_IN5RAO_EN					0x00000100
#define TACNA_IN5RAO_EN_MASK				0x00000100
#define TACNA_IN5RAO_EN_SHIFT					 8
#define TACNA_IN5RAO_EN_WIDTH					 1

/* (0xe804) AO_INPUT_STATUS */
#define TACNA_IN7LAO_STS				0x00002000
#define TACNA_IN7LAO_STS_MASK				0x00002000
#define TACNA_IN7LAO_STS_SHIFT					13
#define TACNA_IN7LAO_STS_WIDTH					 1
#define TACNA_IN7RAO_STS				0x00001000
#define TACNA_IN7RAO_STS_MASK				0x00001000
#define TACNA_IN7RAO_STS_SHIFT					12
#define TACNA_IN7RAO_STS_WIDTH					 1
#define TACNA_IN6LAO_STS				0x00000800
#define TACNA_IN6LAO_STS_MASK				0x00000800
#define TACNA_IN6LAO_STS_SHIFT					11
#define TACNA_IN6LAO_STS_WIDTH					 1
#define TACNA_IN6RAO_STS				0x00000400
#define TACNA_IN6RAO_STS_MASK				0x00000400
#define TACNA_IN6RAO_STS_SHIFT					10
#define TACNA_IN6RAO_STS_WIDTH					 1
#define TACNA_IN5LAO_STS				0x00000200
#define TACNA_IN5LAO_STS_MASK				0x00000200
#define TACNA_IN5LAO_STS_SHIFT					 9
#define TACNA_IN5LAO_STS_WIDTH					 1
#define TACNA_IN5RAO_STS				0x00000100
#define TACNA_IN5RAO_STS_MASK				0x00000100
#define TACNA_IN5RAO_STS_SHIFT					 8
#define TACNA_IN5RAO_STS_WIDTH					 1

/* (0xe808) AO_INPUT_RATE_CONTROL */
#define TACNA_AO_IN_RATE_MASK				0x0000f800
#define TACNA_AO_IN_RATE_SHIFT					11
#define TACNA_AO_IN_RATE_WIDTH					 5
#define TACNA_AO_IN_RATE_MODE				0x00000400
#define TACNA_AO_IN_RATE_MODE_MASK			0x00000400
#define TACNA_AO_IN_RATE_MODE_SHIFT				10
#define TACNA_AO_IN_RATE_MODE_WIDTH				 1

/* (0xe814) AO_INPUT_CONTROL3 */
#define TACNA_AO_IN_VU					0x20000000
#define TACNA_AO_IN_VU_MASK				0x20000000
#define TACNA_AO_IN_VU_SHIFT					29
#define TACNA_AO_IN_VU_WIDTH					 1

/* (0xe818) AO_US_ADC_CONTROL */
#define TACNA_US3AO_ADC_SYNC				0x00040000
#define TACNA_US3AO_ADC_SYNC_MASK			0x00040000
#define TACNA_US3AO_ADC_SYNC_SHIFT				18
#define TACNA_US3AO_ADC_SYNC_WIDTH				 1
#define TACNA_US2AO_ADC_SYNC				0x00020000
#define TACNA_US2AO_ADC_SYNC_MASK			0x00020000
#define TACNA_US2AO_ADC_SYNC_SHIFT				17
#define TACNA_US2AO_ADC_SYNC_WIDTH				 1
#define TACNA_US1AO_ADC_SYNC				0x00010000
#define TACNA_US1AO_ADC_SYNC_MASK			0x00010000
#define TACNA_US1AO_ADC_SYNC_SHIFT				16
#define TACNA_US1AO_ADC_SYNC_WIDTH				 1

/* (0xe828) IN1LAO_CONTROL2 */
#define TACNA_IN1LAO_MUTE				0x10000000
#define TACNA_IN1LAO_MUTE_MASK				0x10000000
#define TACNA_IN1LAO_MUTE_SHIFT					28
#define TACNA_IN1LAO_MUTE_WIDTH					 1
#define TACNA_IN1LAO_VOL_MASK				0x00ff0000
#define TACNA_IN1LAO_VOL_SHIFT					16
#define TACNA_IN1LAO_VOL_WIDTH					 8

/* (0xe920) INPUT5AO_CONTROL1 */
#define TACNA_IN5AO_CHANNEL_MIX_MASK			0x00300000
#define TACNA_IN5AO_CHANNEL_MIX_SHIFT				20
#define TACNA_IN5AO_CHANNEL_MIX_WIDTH				 2
#define TACNA_IN5AO_OSR_MASK				0x00070000
#define TACNA_IN5AO_OSR_SHIFT					16
#define TACNA_IN5AO_OSR_WIDTH					 3
#define TACNA_IN5AO_PDMCLK_MSTR				0x00000020
#define TACNA_IN5AO_PDMCLK_MSTR_MASK			0x00000020
#define TACNA_IN5AO_PDMCLK_MSTR_SHIFT				 5
#define TACNA_IN5AO_PDMCLK_MSTR_WIDTH				 1

/* (0xe924) IN5LAO_CONTROL1 */
#define TACNA_IN5LAO_RATE_MASK				0x0000f800
#define TACNA_IN5LAO_RATE_SHIFT					11
#define TACNA_IN5LAO_RATE_WIDTH					 5
#define TACNA_IN5LAO_HPF				0x00000004
#define TACNA_IN5LAO_HPF_MASK				0x00000004
#define TACNA_IN5LAO_HPF_SHIFT					 2
#define TACNA_IN5LAO_HPF_WIDTH					 1
#define TACNA_IN5LAO_SIG_DET_EN				0x00000002
#define TACNA_IN5LAO_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN5LAO_SIG_DET_EN_SHIFT				 1
#define TACNA_IN5LAO_SIG_DET_EN_WIDTH				 1

/* (0xe928) IN5L_CONTROL2 */
#define TACNA_IN5LAO_MUTE				0x10000000
#define TACNA_IN5LAO_MUTE_MASK				0x10000000
#define TACNA_IN5LAO_MUTE_SHIFT					28
#define TACNA_IN5LAO_MUTE_WIDTH					 1
#define TACNA_IN5LAO_VOL_MASK				0x00ff0000
#define TACNA_IN5LAO_VOL_SHIFT					16
#define TACNA_IN5LAO_VOL_WIDTH					 8

/* (0xe944) IN5RAO_CONTROL1 */
#define TACNA_IN5RAO_RATE_MASK				0x0000f800
#define TACNA_IN5RAO_RATE_SHIFT					11
#define TACNA_IN5RAO_RATE_WIDTH					 5
#define TACNA_IN5RAO_HPF				0x00000004
#define TACNA_IN5RAO_HPF_MASK				0x00000004
#define TACNA_IN5RAO_HPF_SHIFT					 2
#define TACNA_IN5RAO_HPF_WIDTH					 1
#define TACNA_IN5RAO_SIG_DET_EN				0x00000002
#define TACNA_IN5RAO_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN5RAO_SIG_DET_EN_SHIFT				 1
#define TACNA_IN5RAO_SIG_DET_EN_WIDTH				 1

/* (0xe948) IN5R_CONTROL2 */
#define TACNA_IN5RAO_MUTE				0x10000000
#define TACNA_IN5RAO_MUTE_MASK				0x10000000
#define TACNA_IN5RAO_MUTE_SHIFT					28
#define TACNA_IN5RAO_MUTE_WIDTH					 1
#define TACNA_IN5RAO_VOL_MASK				0x00ff0000
#define TACNA_IN5RAO_VOL_SHIFT					16
#define TACNA_IN5RAO_VOL_WIDTH					 8

/* (0xe960) INPUT6AO_CONTROL1 */
#define TACNA_IN6AO_CHANNEL_MIX_MASK			0x00300000
#define TACNA_IN6AO_CHANNEL_MIX_SHIFT				20
#define TACNA_IN6AO_CHANNEL_MIX_WIDTH				 2
#define TACNA_IN6AO_OSR_MASK				0x00070000
#define TACNA_IN6AO_OSR_SHIFT					16
#define TACNA_IN6AO_OSR_WIDTH					 3
#define TACNA_IN6AO_PDMCLK_MSTR				0x00000020
#define TACNA_IN6AO_PDMCLK_MSTR_MASK			0x00000020
#define TACNA_IN6AO_PDMCLK_MSTR_SHIFT				 5
#define TACNA_IN6AO_PDMCLK_MSTR_WIDTH				 1

/* (0xe964) IN6LAO_CONTROL1 */
#define TACNA_IN6LAO_RATE_MASK				0x0000f800
#define TACNA_IN6LAO_RATE_SHIFT					11
#define TACNA_IN6LAO_RATE_WIDTH					 5
#define TACNA_IN6LAO_HPF				0x00000004
#define TACNA_IN6LAO_HPF_MASK				0x00000004
#define TACNA_IN6LAO_HPF_SHIFT					 2
#define TACNA_IN6LAO_HPF_WIDTH					 1
#define TACNA_IN6LAO_SIG_DET_EN				0x00000002
#define TACNA_IN6LAO_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN6LAO_SIG_DET_EN_SHIFT				 1
#define TACNA_IN6LAO_SIG_DET_EN_WIDTH				 1

/* (0xe968) IN6L_CONTROL2 */
#define TACNA_IN6LAO_MUTE				0x10000000
#define TACNA_IN6LAO_MUTE_MASK				0x10000000
#define TACNA_IN6LAO_MUTE_SHIFT					28
#define TACNA_IN6LAO_MUTE_WIDTH					 1
#define TACNA_IN6LAO_VOL_MASK				0x00ff0000
#define TACNA_IN6LAO_VOL_SHIFT					16
#define TACNA_IN6LAO_VOL_WIDTH					 8

/* (0xe984) IN6RAO_CONTROL1 */
#define TACNA_IN6RAO_RATE_MASK				0x0000f800
#define TACNA_IN6RAO_RATE_SHIFT					11
#define TACNA_IN6RAO_RATE_WIDTH					 5
#define TACNA_IN6RAO_HPF				0x00000004
#define TACNA_IN6RAO_HPF_MASK				0x00000004
#define TACNA_IN6RAO_HPF_SHIFT					 2
#define TACNA_IN6RAO_HPF_WIDTH					 1
#define TACNA_IN6RAO_SIG_DET_EN				0x00000002
#define TACNA_IN6RAO_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN6RAO_SIG_DET_EN_SHIFT				 1
#define TACNA_IN6RAO_SIG_DET_EN_WIDTH				 1

/* (0xe988) IN6R_CONTROL2 */
#define TACNA_IN6RAO_MUTE				0x10000000
#define TACNA_IN6RAO_MUTE_MASK				0x10000000
#define TACNA_IN6RAO_MUTE_SHIFT					28
#define TACNA_IN6RAO_MUTE_WIDTH					 1
#define TACNA_IN6RAO_VOL_MASK				0x00ff0000
#define TACNA_IN6RAO_VOL_SHIFT					16
#define TACNA_IN6RAO_VOL_WIDTH					 8

/* (0xe9a0) INPUT7AO_CONTROL1 */
#define TACNA_IN7AO_CHANNEL_MIX_MASK			0x00300000
#define TACNA_IN7AO_CHANNEL_MIX_SHIFT				20
#define TACNA_IN7AO_CHANNEL_MIX_WIDTH				 2
#define TACNA_IN7AO_OSR_MASK				0x00070000
#define TACNA_IN7AO_OSR_SHIFT					16
#define TACNA_IN7AO_OSR_WIDTH					 3
#define TACNA_IN7AO_PDMCLK_MSTR				0x00000020
#define TACNA_IN7AO_PDMCLK_MSTR_MASK			0x00000020
#define TACNA_IN7AO_PDMCLK_MSTR_SHIFT				 5
#define TACNA_IN7AO_PDMCLK_MSTR_WIDTH				 1

/* (0xe9a4) IN7LAO_CONTROL1 */
#define TACNA_IN7LAO_RATE_MASK				0x0000f800
#define TACNA_IN7LAO_RATE_SHIFT					11
#define TACNA_IN7LAO_RATE_WIDTH					 5
#define TACNA_IN7LAO_HPF				0x00000004
#define TACNA_IN7LAO_HPF_MASK				0x00000004
#define TACNA_IN7LAO_HPF_SHIFT					 2
#define TACNA_IN7LAO_HPF_WIDTH					 1
#define TACNA_IN7LAO_SIG_DET_EN				0x00000002
#define TACNA_IN7LAO_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN7LAO_SIG_DET_EN_SHIFT				 1
#define TACNA_IN7LAO_SIG_DET_EN_WIDTH				 1

/* (0xe9a8) IN7L_CONTROL2 */
#define TACNA_IN7LAO_MUTE				0x10000000
#define TACNA_IN7LAO_MUTE_MASK				0x10000000
#define TACNA_IN7LAO_MUTE_SHIFT					28
#define TACNA_IN7LAO_MUTE_WIDTH					 1
#define TACNA_IN7LAO_VOL_MASK				0x00ff0000
#define TACNA_IN7LAO_VOL_SHIFT					16
#define TACNA_IN7LAO_VOL_WIDTH					 8

/* (0xe9c4) IN7RAO_CONTROL1 */
#define TACNA_IN7RAO_RATE_MASK				0x0000f800
#define TACNA_IN7RAO_RATE_SHIFT					11
#define TACNA_IN7RAO_RATE_WIDTH					 5
#define TACNA_IN7RAO_HPF				0x00000004
#define TACNA_IN7RAO_HPF_MASK				0x00000004
#define TACNA_IN7RAO_HPF_SHIFT					 2
#define TACNA_IN7RAO_HPF_WIDTH					 1
#define TACNA_IN7RAO_SIG_DET_EN				0x00000002
#define TACNA_IN7RAO_SIG_DET_EN_MASK			0x00000002
#define TACNA_IN7RAO_SIG_DET_EN_SHIFT				 1
#define TACNA_IN7RAO_SIG_DET_EN_WIDTH				 1

/* (0xe9c8) IN7R_CONTROL2 */
#define TACNA_IN7RAO_MUTE				0x10000000
#define TACNA_IN7RAO_MUTE_MASK				0x10000000
#define TACNA_IN7RAO_MUTE_SHIFT					28
#define TACNA_IN7RAO_MUTE_WIDTH					 1
#define TACNA_IN7RAO_VOL_MASK				0x00ff0000
#define TACNA_IN7RAO_VOL_SHIFT					16
#define TACNA_IN7RAO_VOL_WIDTH					 8

/* (0xea40) AO_IN_SIG_DET_CONTROL */
#define TACNA_AO_IN_SIG_DET_THR_MASK			0x000001f0
#define TACNA_AO_IN_SIG_DET_THR_SHIFT				 4
#define TACNA_AO_IN_SIG_DET_THR_WIDTH				 5
#define TACNA_AO_IN_SIG_DET_HOLD_MASK			0x0000000f
#define TACNA_AO_IN_SIG_DET_HOLD_SHIFT				 0
#define TACNA_AO_IN_SIG_DET_HOLD_WIDTH				 4

/* (0xea44) AO_INPUT_HPF_CONTROL */
#define TACNA_AO_IN_HPF_CUT_MASK			0x00000007
#define TACNA_AO_IN_HPF_CUT_SHIFT				 0
#define TACNA_AO_IN_HPF_CUT_WIDTH				 3

/* (0xea48) AO_INPUT_VOL_CONTROL */
#define TACNA_AO_IN_VD_RAMP_MASK			0x00000070
#define TACNA_AO_IN_VD_RAMP_SHIFT				 4
#define TACNA_AO_IN_VD_RAMP_WIDTH				 3
#define TACNA_AO_IN_VI_RAMP_MASK			0x00000007
#define TACNA_AO_IN_VI_RAMP_SHIFT				 0
#define TACNA_AO_IN_VI_RAMP_WIDTH				 3

/* (0xf000) ASP1AO_ENABLES1 */
#define TACNA_ASP1AO_RX4_EN				0x00080000
#define TACNA_ASP1AO_RX4_EN_MASK			0x00080000
#define TACNA_ASP1AO_RX4_EN_SHIFT				19
#define TACNA_ASP1AO_RX4_EN_WIDTH				 1
#define TACNA_ASP1AO_RX3_EN				0x00040000
#define TACNA_ASP1AO_RX3_EN_MASK			0x00040000
#define TACNA_ASP1AO_RX3_EN_SHIFT				18
#define TACNA_ASP1AO_RX3_EN_WIDTH				 1
#define TACNA_ASP1AO_RX2_EN				0x00020000
#define TACNA_ASP1AO_RX2_EN_MASK			0x00020000
#define TACNA_ASP1AO_RX2_EN_SHIFT				17
#define TACNA_ASP1AO_RX2_EN_WIDTH				 1
#define TACNA_ASP1AO_RX1_EN				0x00010000
#define TACNA_ASP1AO_RX1_EN_MASK			0x00010000
#define TACNA_ASP1AO_RX1_EN_SHIFT				16
#define TACNA_ASP1AO_RX1_EN_WIDTH				 1
#define TACNA_ASP1AO_TX4_EN				0x00000008
#define TACNA_ASP1AO_TX4_EN_MASK			0x00000008
#define TACNA_ASP1AO_TX4_EN_SHIFT				 3
#define TACNA_ASP1AO_TX4_EN_WIDTH				 1
#define TACNA_ASP1AO_TX3_EN				0x00000004
#define TACNA_ASP1AO_TX3_EN_MASK			0x00000004
#define TACNA_ASP1AO_TX3_EN_SHIFT				 2
#define TACNA_ASP1AO_TX3_EN_WIDTH				 1
#define TACNA_ASP1AO_TX2_EN				0x00000002
#define TACNA_ASP1AO_TX2_EN_MASK			0x00000002
#define TACNA_ASP1AO_TX2_EN_SHIFT				 1
#define TACNA_ASP1AO_TX2_EN_WIDTH				 1
#define TACNA_ASP1AO_TX1_EN				0x00000001
#define TACNA_ASP1AO_TX1_EN_MASK			0x00000001
#define TACNA_ASP1AO_TX1_EN_SHIFT				 0
#define TACNA_ASP1AO_TX1_EN_WIDTH				 1

/* (0xf004) ASP1AO_CONTROL1 */
#define TACNA_ASP1AO_RATE_MASK				0x00001f00
#define TACNA_ASP1AO_RATE_SHIFT					 8
#define TACNA_ASP1AO_RATE_WIDTH					 5
#define TACNA_ASP1AO_BCLK_FREQ_MASK			0x0000003f
#define TACNA_ASP1AO_BCLK_FREQ_SHIFT				 0
#define TACNA_ASP1AO_BCLK_FREQ_WIDTH				 6

/* (0xf008) ASP1AO_CONTROL2 */
#define TACNA_ASP1AO_RX_WIDTH_MASK			0xff000000
#define TACNA_ASP1AO_RX_WIDTH_SHIFT				24
#define TACNA_ASP1AO_RX_WIDTH_WIDTH				 8
#define TACNA_ASP1AO_TX_WIDTH_MASK			0x00ff0000
#define TACNA_ASP1AO_TX_WIDTH_SHIFT				16
#define TACNA_ASP1AO_TX_WIDTH_WIDTH				 8
#define TACNA_ASP1AO_FMT_MASK				0x00000700
#define TACNA_ASP1AO_FMT_SHIFT					 8
#define TACNA_ASP1AO_FMT_WIDTH					 3
#define TACNA_ASP1AO_BCLK_INV				0x00000040
#define TACNA_ASP1AO_BCLK_INV_MASK			0x00000040
#define TACNA_ASP1AO_BCLK_INV_SHIFT				 6
#define TACNA_ASP1AO_BCLK_INV_WIDTH				 1
#define TACNA_ASP1AO_BCLK_FRC				0x00000020
#define TACNA_ASP1AO_BCLK_FRC_MASK			0x00000020
#define TACNA_ASP1AO_BCLK_FRC_SHIFT				 5
#define TACNA_ASP1AO_BCLK_FRC_WIDTH				 1
#define TACNA_ASP1AO_BCLK_MSTR				0x00000010
#define TACNA_ASP1AO_BCLK_MSTR_MASK			0x00000010
#define TACNA_ASP1AO_BCLK_MSTR_SHIFT				 4
#define TACNA_ASP1AO_BCLK_MSTR_WIDTH				 1
#define TACNA_ASP1AO_FSYNC_INV				0x00000004
#define TACNA_ASP1AO_FSYNC_INV_MASK			0x00000004
#define TACNA_ASP1AO_FSYNC_INV_SHIFT				 2
#define TACNA_ASP1AO_FSYNC_INV_WIDTH				 1
#define TACNA_ASP1AO_FSYNC_FRC				0x00000002
#define TACNA_ASP1AO_FSYNC_FRC_MASK			0x00000002
#define TACNA_ASP1AO_FSYNC_FRC_SHIFT				 1
#define TACNA_ASP1AO_FSYNC_FRC_WIDTH				 1
#define TACNA_ASP1AO_FSYNC_MSTR				0x00000001
#define TACNA_ASP1AO_FSYNC_MSTR_MASK			0x00000001
#define TACNA_ASP1AO_FSYNC_MSTR_SHIFT				 0
#define TACNA_ASP1AO_FSYNC_MSTR_WIDTH				 1

/* (0xf00c) ASP1AO_CONTROL3 */
#define TACNA_ASP1AO_DOUT_HIZ_DLY_MASK			0x00000300
#define TACNA_ASP1AO_DOUT_HIZ_DLY_SHIFT				 8
#define TACNA_ASP1AO_DOUT_HIZ_DLY_WIDTH				 2
#define TACNA_ASP1AO_DOUT_HIZ_CTRL_MASK			0x00000003
#define TACNA_ASP1AO_DOUT_HIZ_CTRL_SHIFT			 0
#define TACNA_ASP1AO_DOUT_HIZ_CTRL_WIDTH			 2

/* (0xf010) ASP1AO_FRAME_CONTROL1 */
#define TACNA_ASP1AO_TX4_SLOT_MASK			0x3f000000
#define TACNA_ASP1AO_TX4_SLOT_SHIFT				24
#define TACNA_ASP1AO_TX4_SLOT_WIDTH				 6
#define TACNA_ASP1AO_TX3_SLOT_MASK			0x003f0000
#define TACNA_ASP1AO_TX3_SLOT_SHIFT				16
#define TACNA_ASP1AO_TX3_SLOT_WIDTH				 6
#define TACNA_ASP1AO_TX2_SLOT_MASK			0x00003f00
#define TACNA_ASP1AO_TX2_SLOT_SHIFT				 8
#define TACNA_ASP1AO_TX2_SLOT_WIDTH				 6
#define TACNA_ASP1AO_TX1_SLOT_MASK			0x0000003f
#define TACNA_ASP1AO_TX1_SLOT_SHIFT				 0
#define TACNA_ASP1AO_TX1_SLOT_WIDTH				 6

/* (0xf020) ASP1AO_FRAME_CONTROL5 */
#define TACNA_ASP1AO_RX4_SLOT_MASK			0x3f000000
#define TACNA_ASP1AO_RX4_SLOT_SHIFT				24
#define TACNA_ASP1AO_RX4_SLOT_WIDTH				 6
#define TACNA_ASP1AO_RX3_SLOT_MASK			0x003f0000
#define TACNA_ASP1AO_RX3_SLOT_SHIFT				16
#define TACNA_ASP1AO_RX3_SLOT_WIDTH				 6
#define TACNA_ASP1AO_RX2_SLOT_MASK			0x00003f00
#define TACNA_ASP1AO_RX2_SLOT_SHIFT				 8
#define TACNA_ASP1AO_RX2_SLOT_WIDTH				 6
#define TACNA_ASP1AO_RX1_SLOT_MASK			0x0000003f
#define TACNA_ASP1AO_RX1_SLOT_SHIFT				 0
#define TACNA_ASP1AO_RX1_SLOT_WIDTH				 6

/* (0xf030) ASP1AO_DATA_CONTROL1 */
#define TACNA_ASP1AO_TX_WL_MASK				0x0000003f
#define TACNA_ASP1AO_TX_WL_SHIFT				 0
#define TACNA_ASP1AO_TX_WL_WIDTH				 6

/* (0xf040) ASP1AO_DATA_CONTROL5 */
#define TACNA_ASP1AO_RX_WL_MASK				0x0000003f
#define TACNA_ASP1AO_RX_WL_SHIFT				 0
#define TACNA_ASP1AO_RX_WL_WIDTH				 6

/* (0xfc00) AO_US_CONTROL */
#define TACNA_US3AO_DET_EN				0x00000400
#define TACNA_US3AO_DET_EN_MASK				0x00000400
#define TACNA_US3AO_DET_EN_SHIFT				10
#define TACNA_US3AO_DET_EN_WIDTH				 1
#define TACNA_US2AO_DET_EN				0x00000200
#define TACNA_US2AO_DET_EN_MASK				0x00000200
#define TACNA_US2AO_DET_EN_SHIFT				 9
#define TACNA_US2AO_DET_EN_WIDTH				 1
#define TACNA_US1AO_DET_EN				0x00000100
#define TACNA_US1AO_DET_EN_MASK				0x00000100
#define TACNA_US1AO_DET_EN_SHIFT				 8
#define TACNA_US1AO_DET_EN_WIDTH				 1
#define TACNA_US3AO_EN					0x00000004
#define TACNA_US3AO_EN_MASK				0x00000004
#define TACNA_US3AO_EN_SHIFT					 2
#define TACNA_US3AO_EN_WIDTH					 1
#define TACNA_US2AO_EN					0x00000002
#define TACNA_US2AO_EN_MASK				0x00000002
#define TACNA_US2AO_EN_SHIFT					 1
#define TACNA_US2AO_EN_WIDTH					 1
#define TACNA_US1AO_EN					0x00000001
#define TACNA_US1AO_EN_MASK				0x00000001
#define TACNA_US1AO_EN_SHIFT					 0
#define TACNA_US1AO_EN_WIDTH					 1

/* (0xfc04) US1AO_CONTROL */
#define TACNA_US1AO_RATE_MASK				0xf8000000
#define TACNA_US1AO_RATE_SHIFT					27
#define TACNA_US1AO_RATE_WIDTH					 5
#define TACNA_US1AO_GAIN_MASK				0x00003000
#define TACNA_US1AO_GAIN_SHIFT					12
#define TACNA_US1AO_GAIN_WIDTH					 2
#define TACNA_US1AO_SRC_MASK				0x00000f00
#define TACNA_US1AO_SRC_SHIFT					 8
#define TACNA_US1AO_SRC_WIDTH					 4
#define TACNA_US1AO_FREQ_MASK				0x00000070
#define TACNA_US1AO_FREQ_SHIFT					 4
#define TACNA_US1AO_FREQ_WIDTH					 3

/* (0xfc08) US1AO_DET_CONTROL */
#define TACNA_US1AO_DET_DCY_MASK			0x70000000
#define TACNA_US1AO_DET_DCY_SHIFT				28
#define TACNA_US1AO_DET_DCY_WIDTH				 3
#define TACNA_US1AO_DET_HOLD_MASK			0x0f000000
#define TACNA_US1AO_DET_HOLD_SHIFT				24
#define TACNA_US1AO_DET_HOLD_WIDTH				 4
#define TACNA_US1AO_DET_NUM_MASK			0x00f00000
#define TACNA_US1AO_DET_NUM_SHIFT				20
#define TACNA_US1AO_DET_NUM_WIDTH				 4
#define TACNA_US1AO_DET_THR_MASK			0x00070000
#define TACNA_US1AO_DET_THR_SHIFT				16
#define TACNA_US1AO_DET_THR_WIDTH				 3
#define TACNA_US1AO_DET_LPF_CUT_MASK			0x00000060
#define TACNA_US1AO_DET_LPF_CUT_SHIFT				 5
#define TACNA_US1AO_DET_LPF_CUT_WIDTH				 2
#define TACNA_US1AO_DET_LPF				0x00000010
#define TACNA_US1AO_DET_LPF_MASK			0x00000010
#define TACNA_US1AO_DET_LPF_SHIFT				 4
#define TACNA_US1AO_DET_LPF_WIDTH				 1

/* (0xfc14) US2AO_CONTROL */
#define TACNA_US2AO_RATE_MASK				0xf8000000
#define TACNA_US2AO_RATE_SHIFT					27
#define TACNA_US2AO_RATE_WIDTH					 5
#define TACNA_US2AO_GAIN_MASK				0x00003000
#define TACNA_US2AO_GAIN_SHIFT					12
#define TACNA_US2AO_GAIN_WIDTH					 2
#define TACNA_US2AO_SRC_MASK				0x00000f00
#define TACNA_US2AO_SRC_SHIFT					 8
#define TACNA_US2AO_SRC_WIDTH					 4
#define TACNA_US2AO_FREQ_MASK				0x00000070
#define TACNA_US2AO_FREQ_SHIFT					 4
#define TACNA_US2AO_FREQ_WIDTH					 3

/* (0xfc18) US2AO_DET_CONTROL */
#define TACNA_US2AO_DET_DCY_MASK			0x70000000
#define TACNA_US2AO_DET_DCY_SHIFT				28
#define TACNA_US2AO_DET_DCY_WIDTH				 3
#define TACNA_US2AO_DET_HOLD_MASK			0x0f000000
#define TACNA_US2AO_DET_HOLD_SHIFT				24
#define TACNA_US2AO_DET_HOLD_WIDTH				 4
#define TACNA_US2AO_DET_NUM_MASK			0x00f00000
#define TACNA_US2AO_DET_NUM_SHIFT				20
#define TACNA_US2AO_DET_NUM_WIDTH				 4
#define TACNA_US2AO_DET_THR_MASK			0x00070000
#define TACNA_US2AO_DET_THR_SHIFT				16
#define TACNA_US2AO_DET_THR_WIDTH				 3
#define TACNA_US2AO_DET_LPF_CUT_MASK			0x00000060
#define TACNA_US2AO_DET_LPF_CUT_SHIFT				 5
#define TACNA_US2AO_DET_LPF_CUT_WIDTH				 2
#define TACNA_US2AO_DET_LPF				0x00000010
#define TACNA_US2AO_DET_LPF_MASK			0x00000010
#define TACNA_US2AO_DET_LPF_SHIFT				 4
#define TACNA_US2AO_DET_LPF_WIDTH				 1

/* (0xfc24) US3AO_CONTROL */
#define TACNA_US3AO_RATE_MASK				0xf8000000
#define TACNA_US3AO_RATE_SHIFT					27
#define TACNA_US3AO_RATE_WIDTH					 5
#define TACNA_US3AO_GAIN_MASK				0x00003000
#define TACNA_US3AO_GAIN_SHIFT					12
#define TACNA_US3AO_GAIN_WIDTH					 2
#define TACNA_US3AO_SRC_MASK				0x00000f00
#define TACNA_US3AO_SRC_SHIFT					 8
#define TACNA_US3AO_SRC_WIDTH					 4
#define TACNA_US3AO_FREQ_MASK				0x00000070
#define TACNA_US3AO_FREQ_SHIFT					 4
#define TACNA_US3AO_FREQ_WIDTH					 3

/* (0xfc28) US3AO_DET_CONTROL */
#define TACNA_US3AO_DET_DCY_MASK			0x70000000
#define TACNA_US3AO_DET_DCY_SHIFT				28
#define TACNA_US3AO_DET_DCY_WIDTH				 3
#define TACNA_US3AO_DET_HOLD_MASK			0x0f000000
#define TACNA_US3AO_DET_HOLD_SHIFT				24
#define TACNA_US3AO_DET_HOLD_WIDTH				 4
#define TACNA_US3AO_DET_NUM_MASK			0x00f00000
#define TACNA_US3AO_DET_NUM_SHIFT				20
#define TACNA_US3AO_DET_NUM_WIDTH				 4
#define TACNA_US3AO_DET_THR_MASK			0x00070000
#define TACNA_US3AO_DET_THR_SHIFT				16
#define TACNA_US3AO_DET_THR_WIDTH				 3
#define TACNA_US3AO_DET_LPF_CUT_MASK			0x00000060
#define TACNA_US3AO_DET_LPF_CUT_SHIFT				 5
#define TACNA_US3AO_DET_LPF_CUT_WIDTH				 2
#define TACNA_US3AO_DET_LPF				0x00000010
#define TACNA_US3AO_DET_LPF_MASK			0x00000010
#define TACNA_US3AO_DET_LPF_SHIFT				 4
#define TACNA_US3AO_DET_LPF_WIDTH				 1

/* (0x10004)  AO_CTRL2 */
#define TACNA_SECURE_MODE				0x00000001
#define TACNA_SECURE_MODE_MASK				0x00000001
#define TACNA_SECURE_MODE_SHIFT					 0
#define TACNA_SECURE_MODE_WIDTH					 1

/* (0x17008) DSP1_CTRL_SETUP */
#define TACNA_DSP1_MBIST_SWITCH				0x00000002
#define TACNA_DSP1_MBIST_SWITCH_MASK			0x00000002
#define TACNA_DSP1_MBIST_SWITCH_SHIFT				 1
#define TACNA_DSP1_MBIST_SWITCH_WIDTH				 1
#define TACNA_DSP1_TDR_EN				0x00000001
#define TACNA_DSP1_TDR_EN_MASK				0x00000001
#define TACNA_DSP1_TDR_EN_SHIFT					 0
#define TACNA_DSP1_TDR_EN_WIDTH					 1

/* (0x1700c) DSP1_XM_SRAM_IBUS_SETUP_0 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_PWD_N			0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_PWD_N_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_PWD_N_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_PWD_N_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_PWD_N			0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_PWD_N_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_PWD_N_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_PWD_N_WIDTH			 1

/* (0x17010) DSP1_XM_SRAM_IBUS_SETUP_1 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_1		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_1_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_1_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_1_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_1		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_1_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_1_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_1_WIDTH			 1

/* (0x17014) DSP1_XM_SRAM_IBUS_SETUP_2 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_2		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_2_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_2_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_2_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_2		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_2_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_2_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_2_WIDTH			 1

/* (0x17018) DSP1_XM_SRAM_IBUS_SETUP_3 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_3		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_3_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_3_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_3_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_3		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_3_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_3_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_3_WIDTH			 1

/* (0x1701c) DSP1_XM_SRAM_IBUS_SETUP_4 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_4		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_4_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_4_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_4_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_4		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_4_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_4_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_4_WIDTH			 1

/* (0x17020) DSP1_XM_SRAM_IBUS_SETUP_5 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_5		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_5_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_5_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_5_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_5		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_5_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_5_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_5_WIDTH			 1

/* (0x17024) DSP1_XM_SRAM_IBUS_SETUP_6 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_6		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_6_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_6_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_6_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_6		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_6_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_6_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_6_WIDTH			 1

/* (0x17028) DSP1_XM_SRAM_IBUS_SETUP_7 */
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_7		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_7_MASK		0x00000002
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_7_SHIFT			 1
#define TACNA_DSP1_XM_SRAM_IBUS_E_EXT_N_7_WIDTH			 1
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_7		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_7_MASK		0x00000001
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_7_SHIFT			 0
#define TACNA_DSP1_XM_SRAM_IBUS_O_EXT_N_7_WIDTH			 1

/* (0x1702c) DSP1_YM_SRAM_IBUS_SETUP_0 */
#define TACNA_DSP1_YM_SRAM_IBUS_E_PWD_N			0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_PWD_N_MASK		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_PWD_N_SHIFT			 1
#define TACNA_DSP1_YM_SRAM_IBUS_E_PWD_N_WIDTH			 1
#define TACNA_DSP1_YM_SRAM_IBUS_O_PWD_N			0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_PWD_N_MASK		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_PWD_N_SHIFT			 0
#define TACNA_DSP1_YM_SRAM_IBUS_O_PWD_N_WIDTH			 1

/* (0x17030) DSP1_YM_SRAM_IBUS_SETUP_1 */
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_1		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_1_MASK		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_1_SHIFT			 1
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_1_WIDTH			 1
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_1		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_1_MASK		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_1_SHIFT			 0
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_1_WIDTH			 1

/* (0x17034) DSP1_YM_SRAM_IBUS_SETUP_2 */
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_2		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_2_MASK		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_2_SHIFT			 1
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_2_WIDTH			 1
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_2		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_2_MASK		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_2_SHIFT			 0
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_2_WIDTH			 1

/* (0x17038) DSP1_YM_SRAM_IBUS_SETUP_3 */
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_3		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_3_MASK		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_3_SHIFT			 1
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_3_WIDTH			 1
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_3		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_3_MASK		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_3_SHIFT			 0
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_3_WIDTH			 1

/* (0x1703c) DSP1_YM_SRAM_IBUS_SETUP_4 */
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_4		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_4_MASK		0x00000002
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_4_SHIFT			 1
#define TACNA_DSP1_YM_SRAM_IBUS_E_EXT_N_4_WIDTH			 1
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_4		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_4_MASK		0x00000001
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_4_SHIFT			 0
#define TACNA_DSP1_YM_SRAM_IBUS_O_EXT_N_4_WIDTH			 1

/* (0x17040) DSP1_PM_SRAM_IBUS_SETUP_0 */
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_PWD_N		0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_PWD_N_MASK		0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_PWD_N_SHIFT		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_PWD_N_WIDTH		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_PWD_N		0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_PWD_N_MASK		0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_PWD_N_SHIFT		 0
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_PWD_N_WIDTH		 1

/* (0x17044) DSP1_PM_SRAM_IBUS_SETUP_1 */
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_1		0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_1_MASK	0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_1_SHIFT		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_1_WIDTH		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_1		0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_1_MASK	0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_1_SHIFT		 0
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_1_WIDTH		 1

/* (0x17048) DSP1_PM_SRAM_IBUS_SETUP_2 */
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_2		0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_2_MASK	0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_2_SHIFT		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_2_WIDTH		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_2		0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_2_MASK	0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_2_SHIFT		 0
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_2_WIDTH		 1

/* (0x1704c) DSP1_PM_SRAM_IBUS_SETUP_3 */
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_3		0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_3_MASK	0x00000002
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_3_SHIFT		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK0_EXT_N_3_WIDTH		 1
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_3		0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_3_MASK	0x00000001
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_3_SHIFT		 0
#define TACNA_DSP1_PM_SRAM_IBUS_BLK1_EXT_N_3_WIDTH		 1

/* (0x17108) DSP2_CTRL_SETUP */
#define TACNA_DSP2_MBIST_SWITCH				0x00000002
#define TACNA_DSP2_MBIST_SWITCH_MASK			0x00000002
#define TACNA_DSP2_MBIST_SWITCH_SHIFT				 1
#define TACNA_DSP2_MBIST_SWITCH_WIDTH				 1
#define TACNA_DSP2_TDR_EN				0x00000001
#define TACNA_DSP2_TDR_EN_MASK				0x00000001
#define TACNA_DSP2_TDR_EN_SHIFT					 0
#define TACNA_DSP2_TDR_EN_WIDTH					 1

/* (0x1710c) DSP2_XM_SRAM_IBUS_SETUP_0 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_PWD_N			0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_PWD_N_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_PWD_N_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_PWD_N_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_PWD_N			0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_PWD_N_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_PWD_N_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_PWD_N_WIDTH			 1

/* (0x17110) DSP2_XM_SRAM_IBUS_SETUP_1 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_1		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_1_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_1_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_1_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_1		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_1_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_1_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_1_WIDTH			 1

/* (0x17114) DSP2_XM_SRAM_IBUS_SETUP_2 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_2		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_2_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_2_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_2_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_2		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_2_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_2_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_2_WIDTH			 1

/* (0x17118) DSP2_XM_SRAM_IBUS_SETUP_3 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_3		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_3_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_3_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_3_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_3		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_3_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_3_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_3_WIDTH			 1

/* (0x1711c) DSP2_XM_SRAM_IBUS_SETUP_4 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_4		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_4_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_4_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_4_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_4		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_4_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_4_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_4_WIDTH			 1

/* (0x17120) DSP2_XM_SRAM_IBUS_SETUP_5 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_5		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_5_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_5_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_5_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_5		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_5_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_5_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_5_WIDTH			 1

/* (0x17124) DSP2_XM_SRAM_IBUS_SETUP_6 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_6		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_6_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_6_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_6_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_6		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_6_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_6_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_6_WIDTH			 1

/* (0x17128) DSP2_XM_SRAM_IBUS_SETUP_7 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_7		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_7_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_7_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_7_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_7		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_7_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_7_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_7_WIDTH			 1

/* (0x1712c) DSP2_XM_SRAM_IBUS_SETUP_8 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_8		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_8_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_8_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_8_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_8		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_8_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_8_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_8_WIDTH			 1

/* (0x17130) DSP2_XM_SRAM_IBUS_SETUP_9 */
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_9		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_9_MASK		0x00000002
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_9_SHIFT			 1
#define TACNA_DSP2_XM_SRAM_IBUS_E_EXT_N_9_WIDTH			 1
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_9		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_9_MASK		0x00000001
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_9_SHIFT			 0
#define TACNA_DSP2_XM_SRAM_IBUS_O_EXT_N_9_WIDTH			 1

/* (0x17134) DSP2_YM_SRAM_IBUS_SETUP_0 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_PWD_N			0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_PWD_N_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_PWD_N_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_PWD_N_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_PWD_N			0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_PWD_N_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_PWD_N_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_PWD_N_WIDTH			 1

/* (0x17138) DSP2_YM_SRAM_IBUS_SETUP_1 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_1		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_1_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_1_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_1_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_1		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_1_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_1_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_1_WIDTH			 1

/* (0x1713c) DSP2_YM_SRAM_IBUS_SETUP_2 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_2		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_2_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_2_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_2_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_2		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_2_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_2_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_2_WIDTH			 1

/* (0x17140) DSP2_YM_SRAM_IBUS_SETUP_3 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_3		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_3_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_3_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_3_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_3		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_3_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_3_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_3_WIDTH			 1

/* (0x17144) DSP2_YM_SRAM_IBUS_SETUP_4 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_4		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_4_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_4_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_4_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_4		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_4_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_4_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_4_WIDTH			 1

/* (0x17148) DSP2_YM_SRAM_IBUS_SETUP_5 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_5		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_5_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_5_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_5_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_5		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_5_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_5_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_5_WIDTH			 1

/* (0x1714c) DSP2_YM_SRAM_IBUS_SETUP_6 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_6		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_6_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_6_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_6_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_6		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_6_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_6_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_6_WIDTH			 1

/* (0x17150) DSP2_YM_SRAM_IBUS_SETUP_7 */
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_7		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_7_MASK		0x00000002
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_7_SHIFT			 1
#define TACNA_DSP2_YM_SRAM_IBUS_E_EXT_N_7_WIDTH			 1
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_7		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_7_MASK		0x00000001
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_7_SHIFT			 0
#define TACNA_DSP2_YM_SRAM_IBUS_O_EXT_N_7_WIDTH			 1

/* (0x17154) DSP2_PM_SRAM_IBUS_SETUP_0 */
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_PWD_N		0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_PWD_N_MASK		0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_PWD_N_SHIFT		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_PWD_N_WIDTH		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_PWD_N		0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_PWD_N_MASK		0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_PWD_N_SHIFT		 0
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_PWD_N_WIDTH		 1

/* (0x17158) DSP2_PM_SRAM_IBUS_SETUP_1 */
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_1		0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_1_MASK	0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_1_SHIFT		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_1_WIDTH		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_1		0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_1_MASK	0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_1_SHIFT		 0
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_1_WIDTH		 1

/* (0x1715c) DSP2_PM_SRAM_IBUS_SETUP_2 */
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_2		0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_2_MASK	0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_2_SHIFT		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_2_WIDTH		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_2		0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_2_MASK	0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_2_SHIFT		 0
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_2_WIDTH		 1

/* (0x17160) DSP2_PM_SRAM_IBUS_SETUP_3 */
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_3		0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_3_MASK	0x00000002
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_3_SHIFT		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK0_EXT_N_3_WIDTH		 1
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_3		0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_3_MASK	0x00000001
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_3_SHIFT		 0
#define TACNA_DSP2_PM_SRAM_IBUS_BLK1_EXT_N_3_WIDTH		 1

/* (0x17554) CODEC_AO_BRIDGE_ERR_HADDR_ERR */
#define TACNA_CODEC_AO_BRIDGE_ERR_HADDR_ERR_MASK	0xffffffff
#define TACNA_CODEC_AO_BRIDGE_ERR_HADDR_ERR_SHIFT		 0
#define TACNA_CODEC_AO_BRIDGE_ERR_HADDR_ERR_WIDTH		32

/* (0x17558) AO_CODEC_BRIDGE_ERR_HADDR_ERR */
#define TACNA_AO_CODEC_BRIDGE_ERR_HADDR_ERR_MASK	0xffffffff
#define TACNA_AO_CODEC_BRIDGE_ERR_HADDR_ERR_SHIFT		 0
#define TACNA_AO_CODEC_BRIDGE_ERR_HADDR_ERR_WIDTH		32

/* (0x17560) FLL_DSP_CTRL */
#define TACNA_FLL2_DSPCLK_SEL				0x00000002
#define TACNA_FLL2_DSPCLK_SEL_MASK			0x00000002
#define TACNA_FLL2_DSPCLK_SEL_SHIFT				 1
#define TACNA_FLL2_DSPCLK_SEL_WIDTH				 1
#define TACNA_FLL1_DSPCLK_SEL				0x00000001
#define TACNA_FLL1_DSPCLK_SEL_MASK			0x00000001
#define TACNA_FLL1_DSPCLK_SEL_SHIFT				 0
#define TACNA_FLL1_DSPCLK_SEL_WIDTH				 1

/* (0x17580) IN_PDMCLK_SEL */
#define TACNA_IN3_PDMCLK_SEL				0x00000004
#define TACNA_IN3_PDMCLK_SEL_MASK			0x00000004
#define TACNA_IN3_PDMCLK_SEL_SHIFT				 2
#define TACNA_IN3_PDMCLK_SEL_WIDTH				 1
#define TACNA_IN2_PDMCLK_SEL				0x00000002
#define TACNA_IN2_PDMCLK_SEL_MASK			0x00000002
#define TACNA_IN2_PDMCLK_SEL_SHIFT				 1
#define TACNA_IN2_PDMCLK_SEL_WIDTH				 1
#define TACNA_IN1_PDMCLK_SEL				0x00000001
#define TACNA_IN1_PDMCLK_SEL_MASK			0x00000001
#define TACNA_IN1_PDMCLK_SEL_SHIFT				 0
#define TACNA_IN1_PDMCLK_SEL_WIDTH				 1

/* (0x17584) AUXPDM_SWM_SEL */
#define TACNA_AUXPDM3_SWM_SEL				0x00000004
#define TACNA_AUXPDM3_SWM_SEL_MASK			0x00000004
#define TACNA_AUXPDM3_SWM_SEL_SHIFT				 2
#define TACNA_AUXPDM3_SWM_SEL_WIDTH				 1
#define TACNA_AUXPDM2_SWM_SEL				0x00000002
#define TACNA_AUXPDM2_SWM_SEL_MASK			0x00000002
#define TACNA_AUXPDM2_SWM_SEL_SHIFT				 1
#define TACNA_AUXPDM2_SWM_SEL_WIDTH				 1
#define TACNA_AUXPDM1_SWM_SEL				0x00000001
#define TACNA_AUXPDM1_SWM_SEL_MASK			0x00000001
#define TACNA_AUXPDM1_SWM_SEL_SHIFT				 0
#define TACNA_AUXPDM1_SWM_SEL_WIDTH				 1

/* (0x17588) ASP2_OUT5_SEL */
#define TACNA_ASP2_OUT5_SEL_MASK			0x00000001
#define TACNA_ASP2_OUT5_SEL_SHIFT				 0
#define TACNA_ASP2_OUT5_SEL_WIDTH				 1

/* (0x17560) FLL_DSP_CTRL */
#define TACNA_FLL3_DSPCLK_SEL				0x00000004
#define TACNA_FLL3_DSPCLK_SEL_MASK			0x00000004
#define TACNA_FLL3_DSPCLK_SEL_SHIFT				 2
#define TACNA_FLL3_DSPCLK_SEL_WIDTH				 1
#define TACNA_FLL2_DSPCLK_SEL				0x00000002
#define TACNA_FLL2_DSPCLK_SEL_MASK			0x00000002
#define TACNA_FLL2_DSPCLK_SEL_SHIFT				 1
#define TACNA_FLL2_DSPCLK_SEL_WIDTH				 1
#define TACNA_FLL1_DSPCLK_SEL				0x00000001
#define TACNA_FLL1_DSPCLK_SEL_MASK			0x00000001
#define TACNA_FLL1_DSPCLK_SEL_SHIFT				 0
#define TACNA_FLL1_DSPCLK_SEL_WIDTH				 1

/* (0x17590)  CHIP_CTRL1 */
#define TACNA_CIF3_ASYNC_STS_MASK			0x00000300
#define TACNA_CIF3_ASYNC_STS_SHIFT				 8
#define TACNA_CIF3_ASYNC_STS_WIDTH				 2
#define TACNA_SECURE_STS				0x00000001
#define TACNA_SECURE_STS_MASK				0x00000001
#define TACNA_SECURE_STS_SHIFT					 0
#define TACNA_SECURE_STS_WIDTH					 1

/* (0x175a0)  HOST_SCRATCH */
#define TACNA_HOST_SCRATCH_MASK				0x000000ff
#define TACNA_HOST_SCRATCH_SHIFT				 0
#define TACNA_HOST_SCRATCH_WIDTH				 8

/* (0x18000) IRQ1_CFG */
#define TACNA_IRQ1_CLR_MODE				0x00000010
#define TACNA_IRQ1_CLR_MODE_MASK			0x00000010
#define TACNA_IRQ1_CLR_MODE_SHIFT				 4
#define TACNA_IRQ1_CLR_MODE_WIDTH				 1
#define TACNA_IRQ1_DBTIME_MASK				0x0000000f
#define TACNA_IRQ1_DBTIME_SHIFT					 0
#define TACNA_IRQ1_DBTIME_WIDTH					 4

/* (0x18004) IRQ1_STATUS */
#define TACNA_IRQ1_STS					0x00000001
#define TACNA_IRQ1_STS_MASK				0x00000001
#define TACNA_IRQ1_STS_SHIFT					 0
#define TACNA_IRQ1_STS_WIDTH					 1

/* (0x18010) IRQ1_EINT_1 */
#define TACNA_OUTH_SC_EINT1				0x04000000
#define TACNA_OUTH_SC_EINT1_MASK			0x04000000
#define TACNA_OUTH_SC_EINT1_SHIFT				26
#define TACNA_OUTH_SC_EINT1_WIDTH				 1
#define TACNA_OUT2L_SC_EINT1				0x00080000
#define TACNA_OUT2L_SC_EINT1_MASK			0x00080000
#define TACNA_OUT2L_SC_EINT1_SHIFT				19
#define TACNA_OUT2L_SC_EINT1_WIDTH				 1
#define TACNA_OUT2R_SC_EINT1				0x00040000
#define TACNA_OUT2R_SC_EINT1_MASK			0x00040000
#define TACNA_OUT2R_SC_EINT1_SHIFT				18
#define TACNA_OUT2R_SC_EINT1_WIDTH				 1
#define TACNA_OUT1L_SC_EINT1				0x00020000
#define TACNA_OUT1L_SC_EINT1_MASK			0x00020000
#define TACNA_OUT1L_SC_EINT1_SHIFT				17
#define TACNA_OUT1L_SC_EINT1_WIDTH				 1
#define TACNA_OUT1R_SC_EINT1				0x00010000
#define TACNA_OUT1R_SC_EINT1_MASK			0x00010000
#define TACNA_OUT1R_SC_EINT1_SHIFT				16
#define TACNA_OUT1R_SC_EINT1_WIDTH				 1
#define TACNA_SYSCLKAO_FAIL_EINT1			0x00008000
#define TACNA_SYSCLKAO_FAIL_EINT1_MASK			0x00008000
#define TACNA_SYSCLKAO_FAIL_EINT1_SHIFT				15
#define TACNA_SYSCLKAO_FAIL_EINT1_WIDTH				 1
#define TACNA_FLL1AO_RELOCK_FAIL_EINT1			0x00004000
#define TACNA_FLL1AO_RELOCK_FAIL_EINT1_MASK		0x00004000
#define TACNA_FLL1AO_RELOCK_FAIL_EINT1_SHIFT			14
#define TACNA_FLL1AO_RELOCK_FAIL_EINT1_WIDTH			 1
#define TACNA_AOCLK_ERR_EINT1				0x00002000
#define TACNA_AOCLK_ERR_EINT1_MASK			0x00002000
#define TACNA_AOCLK_ERR_EINT1_SHIFT				13
#define TACNA_AOCLK_ERR_EINT1_WIDTH				 1
#define TACNA_DSPCLK_ERR_EINT1				0x00001000
#define TACNA_DSPCLK_ERR_EINT1_MASK			0x00001000
#define TACNA_DSPCLK_ERR_EINT1_SHIFT				12
#define TACNA_DSPCLK_ERR_EINT1_WIDTH				 1
#define TACNA_ASYNCCLK_ERR_EINT1			0x00000800
#define TACNA_ASYNCCLK_ERR_EINT1_MASK			0x00000800
#define TACNA_ASYNCCLK_ERR_EINT1_SHIFT				11
#define TACNA_ASYNCCLK_ERR_EINT1_WIDTH				 1
#define TACNA_SYSCLK_ERR_EINT1				0x00000400
#define TACNA_SYSCLK_ERR_EINT1_MASK			0x00000400
#define TACNA_SYSCLK_ERR_EINT1_SHIFT				10
#define TACNA_SYSCLK_ERR_EINT1_WIDTH				 1
#define TACNA_CTRLIF_ERR_EINT1				0x00000200
#define TACNA_CTRLIF_ERR_EINT1_MASK			0x00000200
#define TACNA_CTRLIF_ERR_EINT1_SHIFT				 9
#define TACNA_CTRLIF_ERR_EINT1_WIDTH				 1
#define TACNA_SYSCLK_FAIL_EINT1				0x00000100
#define TACNA_SYSCLK_FAIL_EINT1_MASK			0x00000100
#define TACNA_SYSCLK_FAIL_EINT1_SHIFT				 8
#define TACNA_SYSCLK_FAIL_EINT1_WIDTH				 1

/* (0x18014) IRQ1_EINT_2 */
#define TACNA_SECURE_MODE_FALL_EINT1			0x00040000
#define TACNA_SECURE_MODE_FALL_EINT1_MASK		0x00040000
#define TACNA_SECURE_MODE_FALL_EINT1_SHIFT			18
#define TACNA_SECURE_MODE_FALL_EINT1_WIDTH			 1
#define TACNA_SECURE_MODE_RISE_EINT1			0x00020000
#define TACNA_SECURE_MODE_RISE_EINT1_MASK		0x00020000
#define TACNA_SECURE_MODE_RISE_EINT1_SHIFT			17
#define TACNA_SECURE_MODE_RISE_EINT1_WIDTH			 1
#define TACNA_CPF1_IRQ_ERR_EINT1			0x00000200
#define TACNA_CPF1_IRQ_ERR_EINT1_MASK			0x00000200
#define TACNA_CPF1_IRQ_ERR_EINT1_SHIFT				 9
#define TACNA_CPF1_IRQ_ERR_EINT1_WIDTH				 1
#define TACNA_CPF1_IRQ_EXT_EINT1			0x00000100
#define TACNA_CPF1_IRQ_EXT_EINT1_MASK			0x00000100
#define TACNA_CPF1_IRQ_EXT_EINT1_SHIFT				 8
#define TACNA_CPF1_IRQ_EXT_EINT1_WIDTH				 1
#define TACNA_IRQ2_SEC_EINT1				0x00000010
#define TACNA_IRQ2_SEC_EINT1_MASK			0x00000010
#define TACNA_IRQ2_SEC_EINT1_SHIFT				 4
#define TACNA_IRQ2_SEC_EINT1_WIDTH				 1
#define TACNA_BOOT_DONE_EINT1				0x00000008
#define TACNA_BOOT_DONE_EINT1_MASK			0x00000008
#define TACNA_BOOT_DONE_EINT1_SHIFT				 3
#define TACNA_BOOT_DONE_EINT1_WIDTH				 1

/* (0x18018) IRQ1_EINT_3 */
#define TACNA_OUTH_DISABLE_DONE_EINT1			0x00100000
#define TACNA_OUTH_DISABLE_DONE_EINT1_MASK		0x00100000
#define TACNA_OUTH_DISABLE_DONE_EINT1_SHIFT			20
#define TACNA_OUTH_DISABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUTH_ENABLE_DONE_EINT1			0x00020000
#define TACNA_OUTH_ENABLE_DONE_EINT1_MASK		0x00020000
#define TACNA_OUTH_ENABLE_DONE_EINT1_SHIFT			17
#define TACNA_OUTH_ENABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT2L_DISABLE_DONE_EINT1			0x00000800
#define TACNA_OUT2L_DISABLE_DONE_EINT1_MASK		0x00000800
#define TACNA_OUT2L_DISABLE_DONE_EINT1_SHIFT			11
#define TACNA_OUT2L_DISABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT2R_DISABLE_DONE_EINT1			0x00000400
#define TACNA_OUT2R_DISABLE_DONE_EINT1_MASK		0x00000400
#define TACNA_OUT2R_DISABLE_DONE_EINT1_SHIFT			10
#define TACNA_OUT2R_DISABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT1L_DISABLE_DONE_EINT1			0x00000200
#define TACNA_OUT1L_DISABLE_DONE_EINT1_MASK		0x00000200
#define TACNA_OUT1L_DISABLE_DONE_EINT1_SHIFT			 9
#define TACNA_OUT1L_DISABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT1R_DISABLE_DONE_EINT1			0x00000100
#define TACNA_OUT1R_DISABLE_DONE_EINT1_MASK		0x00000100
#define TACNA_OUT1R_DISABLE_DONE_EINT1_SHIFT			 8
#define TACNA_OUT1R_DISABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT2L_ENABLE_DONE_EINT1			0x00000008
#define TACNA_OUT2L_ENABLE_DONE_EINT1_MASK		0x00000008
#define TACNA_OUT2L_ENABLE_DONE_EINT1_SHIFT			 3
#define TACNA_OUT2L_ENABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT2R_ENABLE_DONE_EINT1			0x00000004
#define TACNA_OUT2R_ENABLE_DONE_EINT1_MASK		0x00000004
#define TACNA_OUT2R_ENABLE_DONE_EINT1_SHIFT			 2
#define TACNA_OUT2R_ENABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT1L_ENABLE_DONE_EINT1			0x00000002
#define TACNA_OUT1L_ENABLE_DONE_EINT1_MASK		0x00000002
#define TACNA_OUT1L_ENABLE_DONE_EINT1_SHIFT			 1
#define TACNA_OUT1L_ENABLE_DONE_EINT1_WIDTH			 1
#define TACNA_OUT1R_ENABLE_DONE_EINT1			0x00000001
#define TACNA_OUT1R_ENABLE_DONE_EINT1_MASK		0x00000001
#define TACNA_OUT1R_ENABLE_DONE_EINT1_SHIFT			 0
#define TACNA_OUT1R_ENABLE_DONE_EINT1_WIDTH			 1

/* (0x1801c) IRQ1_EINT_4 */
#define TACNA_JD2_HDRV_FALL_EINT1			0x00000800
#define TACNA_JD2_HDRV_FALL_EINT1_MASK			0x00000800
#define TACNA_JD2_HDRV_FALL_EINT1_SHIFT				11
#define TACNA_JD2_HDRV_FALL_EINT1_WIDTH				 1
#define TACNA_JD2_HDRV_RISE_EINT1			0x00000400
#define TACNA_JD2_HDRV_RISE_EINT1_MASK			0x00000400
#define TACNA_JD2_HDRV_RISE_EINT1_SHIFT				10
#define TACNA_JD2_HDRV_RISE_EINT1_WIDTH				 1

/* (0x18020) IRQ1_EINT_5 */
#define TACNA_INPUTS_SIG_DET_AO_FALL_EINT1		0x20000000
#define TACNA_INPUTS_SIG_DET_AO_FALL_EINT1_MASK		0x20000000
#define TACNA_INPUTS_SIG_DET_AO_FALL_EINT1_SHIFT		29
#define TACNA_INPUTS_SIG_DET_AO_FALL_EINT1_WIDTH		 1
#define TACNA_INPUTS_SIG_DET_AO_RISE_EINT1		0x10000000
#define TACNA_INPUTS_SIG_DET_AO_RISE_EINT1_MASK		0x10000000
#define TACNA_INPUTS_SIG_DET_AO_RISE_EINT1_SHIFT		28
#define TACNA_INPUTS_SIG_DET_AO_RISE_EINT1_WIDTH		 1
#define TACNA_US3_ACT_DET_FALL_EINT1			0x08000000
#define TACNA_US3_ACT_DET_FALL_EINT1_MASK		0x08000000
#define TACNA_US3_ACT_DET_FALL_EINT1_SHIFT			27
#define TACNA_US3_ACT_DET_FALL_EINT1_WIDTH			 1
#define TACNA_US3_ACT_DET_RISE_EINT1			0x04000000
#define TACNA_US3_ACT_DET_RISE_EINT1_MASK		0x04000000
#define TACNA_US3_ACT_DET_RISE_EINT1_SHIFT			26
#define TACNA_US3_ACT_DET_RISE_EINT1_WIDTH			 1
#define TACNA_US2_ACT_DET_FALL_EINT1			0x02000000
#define TACNA_US2_ACT_DET_FALL_EINT1_MASK		0x02000000
#define TACNA_US2_ACT_DET_FALL_EINT1_SHIFT			25
#define TACNA_US2_ACT_DET_FALL_EINT1_WIDTH			 1
#define TACNA_US2_ACT_DET_RISE_EINT1			0x01000000
#define TACNA_US2_ACT_DET_RISE_EINT1_MASK		0x01000000
#define TACNA_US2_ACT_DET_RISE_EINT1_SHIFT			24
#define TACNA_US2_ACT_DET_RISE_EINT1_WIDTH			 1
#define TACNA_US1_ACT_DET_FALL_EINT1			0x00800000
#define TACNA_US1_ACT_DET_FALL_EINT1_MASK		0x00800000
#define TACNA_US1_ACT_DET_FALL_EINT1_SHIFT			23
#define TACNA_US1_ACT_DET_FALL_EINT1_WIDTH			 1
#define TACNA_US1_ACT_DET_RISE_EINT1			0x00400000
#define TACNA_US1_ACT_DET_RISE_EINT1_MASK		0x00400000
#define TACNA_US1_ACT_DET_RISE_EINT1_SHIFT			22
#define TACNA_US1_ACT_DET_RISE_EINT1_WIDTH			 1
#define TACNA_INPUTS_SIG_DET_FALL_EINT1			0x00200000
#define TACNA_INPUTS_SIG_DET_FALL_EINT1_MASK		0x00200000
#define TACNA_INPUTS_SIG_DET_FALL_EINT1_SHIFT			21
#define TACNA_INPUTS_SIG_DET_FALL_EINT1_WIDTH			 1
#define TACNA_INPUTS_SIG_DET_RISE_EINT1			0x00100000
#define TACNA_INPUTS_SIG_DET_RISE_EINT1_MASK		0x00100000
#define TACNA_INPUTS_SIG_DET_RISE_EINT1_SHIFT			20
#define TACNA_INPUTS_SIG_DET_RISE_EINT1_WIDTH			 1
#define TACNA_DRC2_SIG_DET_FALL_EINT1			0x00080000
#define TACNA_DRC2_SIG_DET_FALL_EINT1_MASK		0x00080000
#define TACNA_DRC2_SIG_DET_FALL_EINT1_SHIFT			19
#define TACNA_DRC2_SIG_DET_FALL_EINT1_WIDTH			 1
#define TACNA_DRC2_SIG_DET_RISE_EINT1			0x00040000
#define TACNA_DRC2_SIG_DET_RISE_EINT1_MASK		0x00040000
#define TACNA_DRC2_SIG_DET_RISE_EINT1_SHIFT			18
#define TACNA_DRC2_SIG_DET_RISE_EINT1_WIDTH			 1
#define TACNA_DRC1_SIG_DET_FALL_EINT1			0x00020000
#define TACNA_DRC1_SIG_DET_FALL_EINT1_MASK		0x00020000
#define TACNA_DRC1_SIG_DET_FALL_EINT1_SHIFT			17
#define TACNA_DRC1_SIG_DET_FALL_EINT1_WIDTH			 1
#define TACNA_DRC1_SIG_DET_RISE_EINT1			0x00010000
#define TACNA_DRC1_SIG_DET_RISE_EINT1_MASK		0x00010000
#define TACNA_DRC1_SIG_DET_RISE_EINT1_SHIFT			16
#define TACNA_DRC1_SIG_DET_RISE_EINT1_WIDTH			 1
#define TACNA_MICDET2_EINT1				0x00000200
#define TACNA_MICDET2_EINT1_MASK			0x00000200
#define TACNA_MICDET2_EINT1_SHIFT				 9
#define TACNA_MICDET2_EINT1_WIDTH				 1
#define TACNA_MICDET1_EINT1				0x00000100
#define TACNA_MICDET1_EINT1_MASK			0x00000100
#define TACNA_MICDET1_EINT1_SHIFT				 8
#define TACNA_MICDET1_EINT1_WIDTH				 1
#define TACNA_HPDET_EINT1				0x00000001
#define TACNA_HPDET_EINT1_MASK				0x00000001
#define TACNA_HPDET_EINT1_SHIFT					 0
#define TACNA_HPDET_EINT1_WIDTH					 1

/* (0x18024) IRQ1_EINT_6 */
#define TACNA_FLL1AO_REF_LOST_EINT1			0x00000400
#define TACNA_FLL1AO_REF_LOST_EINT1_MASK		0x00000400
#define TACNA_FLL1AO_REF_LOST_EINT1_SHIFT			10
#define TACNA_FLL1AO_REF_LOST_EINT1_WIDTH			 1
#define TACNA_FLL3_REF_LOST_EINT1			0x00000400
#define TACNA_FLL3_REF_LOST_EINT1_MASK			0x00000400
#define TACNA_FLL3_REF_LOST_EINT1_SHIFT				10
#define TACNA_FLL3_REF_LOST_EINT1_WIDTH				 1
#define TACNA_FLL2_REF_LOST_EINT1			0x00000200
#define TACNA_FLL2_REF_LOST_EINT1_MASK			0x00000200
#define TACNA_FLL2_REF_LOST_EINT1_SHIFT				 9
#define TACNA_FLL2_REF_LOST_EINT1_WIDTH				 1
#define TACNA_FLL1_REF_LOST_EINT1			0x00000100
#define TACNA_FLL1_REF_LOST_EINT1_MASK			0x00000100
#define TACNA_FLL1_REF_LOST_EINT1_SHIFT				 8
#define TACNA_FLL1_REF_LOST_EINT1_WIDTH				 1
#define TACNA_FLL1AO_LOCK_FALL_EINT1			0x00000020
#define TACNA_FLL1AO_LOCK_FALL_EINT1_MASK		0x00000020
#define TACNA_FLL1AO_LOCK_FALL_EINT1_SHIFT			 5
#define TACNA_FLL1AO_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_FLL1AO_LOCK_RISE_EINT1			0x00000010
#define TACNA_FLL1AO_LOCK_RISE_EINT1_MASK		0x00000010
#define TACNA_FLL1AO_LOCK_RISE_EINT1_SHIFT			 4
#define TACNA_FLL1AO_LOCK_RISE_EINT1_WIDTH			 1
#define TACNA_FLL3_LOCK_FALL_EINT1			0x00000020
#define TACNA_FLL3_LOCK_FALL_EINT1_MASK			0x00000020
#define TACNA_FLL3_LOCK_FALL_EINT1_SHIFT			 5
#define TACNA_FLL3_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_FLL3_LOCK_RISE_EINT1			0x00000010
#define TACNA_FLL3_LOCK_RISE_EINT1_MASK			0x00000010
#define TACNA_FLL3_LOCK_RISE_EINT1_SHIFT			 4
#define TACNA_FLL3_LOCK_RISE_EINT1_WIDTH			 1
#define TACNA_FLL2_LOCK_FALL_EINT1			0x00000008
#define TACNA_FLL2_LOCK_FALL_EINT1_MASK			0x00000008
#define TACNA_FLL2_LOCK_FALL_EINT1_SHIFT			 3
#define TACNA_FLL2_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_FLL2_LOCK_RISE_EINT1			0x00000004
#define TACNA_FLL2_LOCK_RISE_EINT1_MASK			0x00000004
#define TACNA_FLL2_LOCK_RISE_EINT1_SHIFT			 2
#define TACNA_FLL2_LOCK_RISE_EINT1_WIDTH			 1
#define TACNA_FLL1_LOCK_FALL_EINT1			0x00000002
#define TACNA_FLL1_LOCK_FALL_EINT1_MASK			0x00000002
#define TACNA_FLL1_LOCK_FALL_EINT1_SHIFT			 1
#define TACNA_FLL1_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_FLL1_LOCK_RISE_EINT1			0x00000001
#define TACNA_FLL1_LOCK_RISE_EINT1_MASK			0x00000001
#define TACNA_FLL1_LOCK_RISE_EINT1_SHIFT			 0
#define TACNA_FLL1_LOCK_RISE_EINT1_WIDTH			 1

/* (0x18028) IRQ1_EINT_7 */
#define TACNA_DSP2_MPU_ERR_EINT1			0x20000000
#define TACNA_DSP2_MPU_ERR_EINT1_MASK			0x20000000
#define TACNA_DSP2_MPU_ERR_EINT1_SHIFT				29
#define TACNA_DSP2_MPU_ERR_EINT1_WIDTH				 1
#define TACNA_DSP2_WDT_EXPIRE_EINT1			0x10000000
#define TACNA_DSP2_WDT_EXPIRE_EINT1_MASK		0x10000000
#define TACNA_DSP2_WDT_EXPIRE_EINT1_SHIFT			28
#define TACNA_DSP2_WDT_EXPIRE_EINT1_WIDTH			 1
#define TACNA_DSP2_IHB_ERR_EINT1			0x08000000
#define TACNA_DSP2_IHB_ERR_EINT1_MASK			0x08000000
#define TACNA_DSP2_IHB_ERR_EINT1_SHIFT				27
#define TACNA_DSP2_IHB_ERR_EINT1_WIDTH				 1
#define TACNA_DSP2_AHB_SYS_ERR_EINT1			0x04000000
#define TACNA_DSP2_AHB_SYS_ERR_EINT1_MASK		0x04000000
#define TACNA_DSP2_AHB_SYS_ERR_EINT1_SHIFT			26
#define TACNA_DSP2_AHB_SYS_ERR_EINT1_WIDTH			 1
#define TACNA_DSP2_AHB_PACK_ERR_EINT1			0x02000000
#define TACNA_DSP2_AHB_PACK_ERR_EINT1_MASK		0x02000000
#define TACNA_DSP2_AHB_PACK_ERR_EINT1_SHIFT			25
#define TACNA_DSP2_AHB_PACK_ERR_EINT1_WIDTH			 1
#define TACNA_DSP2_NMI_ERR_EINT1			0x01000000
#define TACNA_DSP2_NMI_ERR_EINT1_MASK			0x01000000
#define TACNA_DSP2_NMI_ERR_EINT1_SHIFT				24
#define TACNA_DSP2_NMI_ERR_EINT1_WIDTH				 1
#define TACNA_DSP1_MPU_ERR_EINT1			0x00200000
#define TACNA_DSP1_MPU_ERR_EINT1_MASK			0x00200000
#define TACNA_DSP1_MPU_ERR_EINT1_SHIFT				21
#define TACNA_DSP1_MPU_ERR_EINT1_WIDTH				 1
#define TACNA_DSP1_WDT_EXPIRE_EINT1			0x00100000
#define TACNA_DSP1_WDT_EXPIRE_EINT1_MASK		0x00100000
#define TACNA_DSP1_WDT_EXPIRE_EINT1_SHIFT			20
#define TACNA_DSP1_WDT_EXPIRE_EINT1_WIDTH			 1
#define TACNA_DSP1_IHB_ERR_EINT1			0x00080000
#define TACNA_DSP1_IHB_ERR_EINT1_MASK			0x00080000
#define TACNA_DSP1_IHB_ERR_EINT1_SHIFT				19
#define TACNA_DSP1_IHB_ERR_EINT1_WIDTH				 1
#define TACNA_DSP1_AHB_SYS_ERR_EINT1			0x00040000
#define TACNA_DSP1_AHB_SYS_ERR_EINT1_MASK		0x00040000
#define TACNA_DSP1_AHB_SYS_ERR_EINT1_SHIFT			18
#define TACNA_DSP1_AHB_SYS_ERR_EINT1_WIDTH			 1
#define TACNA_DSP1_AHB_PACK_ERR_EINT1			0x00020000
#define TACNA_DSP1_AHB_PACK_ERR_EINT1_MASK		0x00020000
#define TACNA_DSP1_AHB_PACK_ERR_EINT1_SHIFT			17
#define TACNA_DSP1_AHB_PACK_ERR_EINT1_WIDTH			 1
#define TACNA_DSP1_NMI_ERR_EINT1			0x00010000
#define TACNA_DSP1_NMI_ERR_EINT1_MASK			0x00010000
#define TACNA_DSP1_NMI_ERR_EINT1_SHIFT				16
#define TACNA_DSP1_NMI_ERR_EINT1_WIDTH				 1

/* (0x18030) IRQ1_EINT_9 */
#define TACNA_MCU_HWERR_IRQ_OUT_EINT1			0x80000000
#define TACNA_MCU_HWERR_IRQ_OUT_EINT1_MASK		0x80000000
#define TACNA_MCU_HWERR_IRQ_OUT_EINT1_SHIFT			31
#define TACNA_MCU_HWERR_IRQ_OUT_EINT1_WIDTH			 1
#define TACNA_MCU_IRQ7_EINT1				0x40000000
#define TACNA_MCU_IRQ7_EINT1_MASK			0x40000000
#define TACNA_MCU_IRQ7_EINT1_SHIFT				30
#define TACNA_MCU_IRQ7_EINT1_WIDTH				 1
#define TACNA_MCU_IRQ6_EINT1				0x20000000
#define TACNA_MCU_IRQ6_EINT1_MASK			0x20000000
#define TACNA_MCU_IRQ6_EINT1_SHIFT				29
#define TACNA_MCU_IRQ6_EINT1_WIDTH				 1
#define TACNA_MCU_IRQ5_EINT1				0x10000000
#define TACNA_MCU_IRQ5_EINT1_MASK			0x10000000
#define TACNA_MCU_IRQ5_EINT1_SHIFT				28
#define TACNA_MCU_IRQ5_EINT1_WIDTH				 1
#define TACNA_MCU_IRQ4_EINT1				0x08000000
#define TACNA_MCU_IRQ4_EINT1_MASK			0x08000000
#define TACNA_MCU_IRQ4_EINT1_SHIFT				27
#define TACNA_MCU_IRQ4_EINT1_WIDTH				 1
#define TACNA_MCU_IRQ3_EINT1				0x04000000
#define TACNA_MCU_IRQ3_EINT1_MASK			0x04000000
#define TACNA_MCU_IRQ3_EINT1_SHIFT				26
#define TACNA_MCU_IRQ3_EINT1_WIDTH				 1
#define TACNA_MCU_IRQ2_EINT1				0x02000000
#define TACNA_MCU_IRQ2_EINT1_MASK			0x02000000
#define TACNA_MCU_IRQ2_EINT1_SHIFT				25
#define TACNA_MCU_IRQ2_EINT1_WIDTH				 1
#define TACNA_MCU_IRQ1_EINT1				0x01000000
#define TACNA_MCU_IRQ1_EINT1_MASK			0x01000000
#define TACNA_MCU_IRQ1_EINT1_SHIFT				24
#define TACNA_MCU_IRQ1_EINT1_WIDTH				 1
#define TACNA_DSP2_IRQ3_EINT1				0x00000080
#define TACNA_DSP2_IRQ3_EINT1_MASK			0x00000080
#define TACNA_DSP2_IRQ3_EINT1_SHIFT				 7
#define TACNA_DSP2_IRQ3_EINT1_WIDTH				 1
#define TACNA_DSP2_IRQ2_EINT1				0x00000040
#define TACNA_DSP2_IRQ2_EINT1_MASK			0x00000040
#define TACNA_DSP2_IRQ2_EINT1_SHIFT				 6
#define TACNA_DSP2_IRQ2_EINT1_WIDTH				 1
#define TACNA_DSP2_IRQ1_EINT1				0x00000020
#define TACNA_DSP2_IRQ1_EINT1_MASK			0x00000020
#define TACNA_DSP2_IRQ1_EINT1_SHIFT				 5
#define TACNA_DSP2_IRQ1_EINT1_WIDTH				 1
#define TACNA_DSP2_IRQ0_EINT1				0x00000010
#define TACNA_DSP2_IRQ0_EINT1_MASK			0x00000010
#define TACNA_DSP2_IRQ0_EINT1_SHIFT				 4
#define TACNA_DSP2_IRQ0_EINT1_WIDTH				 1
#define TACNA_DSP1_IRQ3_EINT1				0x00000008
#define TACNA_DSP1_IRQ3_EINT1_MASK			0x00000008
#define TACNA_DSP1_IRQ3_EINT1_SHIFT				 3
#define TACNA_DSP1_IRQ3_EINT1_WIDTH				 1
#define TACNA_DSP1_IRQ2_EINT1				0x00000004
#define TACNA_DSP1_IRQ2_EINT1_MASK			0x00000004
#define TACNA_DSP1_IRQ2_EINT1_SHIFT				 2
#define TACNA_DSP1_IRQ2_EINT1_WIDTH				 1
#define TACNA_DSP1_IRQ1_EINT1				0x00000002
#define TACNA_DSP1_IRQ1_EINT1_MASK			0x00000002
#define TACNA_DSP1_IRQ1_EINT1_SHIFT				 1
#define TACNA_DSP1_IRQ1_EINT1_WIDTH				 1
#define TACNA_DSP1_IRQ0_EINT1				0x00000001
#define TACNA_DSP1_IRQ0_EINT1_MASK			0x00000001
#define TACNA_DSP1_IRQ0_EINT1_SHIFT				 0
#define TACNA_DSP1_IRQ0_EINT1_WIDTH				 1

/* (0x18034) IRQ1_EINT_10 */
#define TACNA_AO_CODEC_BRIDGE_ERR_EINT1			0x08000000
#define TACNA_AO_CODEC_BRIDGE_ERR_EINT1_MASK		0x08000000
#define TACNA_AO_CODEC_BRIDGE_ERR_EINT1_SHIFT			27
#define TACNA_AO_CODEC_BRIDGE_ERR_EINT1_WIDTH			 1
#define TACNA_CODEC_AO_BRIDGE_ERR_EINT1			0x04000000
#define TACNA_CODEC_AO_BRIDGE_ERR_EINT1_MASK		0x04000000
#define TACNA_CODEC_AO_BRIDGE_ERR_EINT1_SHIFT			26
#define TACNA_CODEC_AO_BRIDGE_ERR_EINT1_WIDTH			 1
#define TACNA_CLOCK_DETECT_AO_EINT1			0x02000000
#define TACNA_CLOCK_DETECT_AO_EINT1_MASK		0x02000000
#define TACNA_CLOCK_DETECT_AO_EINT1_SHIFT			25
#define TACNA_CLOCK_DETECT_AO_EINT1_WIDTH			 1
#define TACNA_CLOCK_DETECT_EINT1			0x01000000
#define TACNA_CLOCK_DETECT_EINT1_MASK			0x01000000
#define TACNA_CLOCK_DETECT_EINT1_SHIFT				24
#define TACNA_CLOCK_DETECT_EINT1_WIDTH				 1
#define TACNA_ASRC2_IN2_LOCK_FALL_EINT1			0x00800000
#define TACNA_ASRC2_IN2_LOCK_FALL_EINT1_MASK		0x00800000
#define TACNA_ASRC2_IN2_LOCK_FALL_EINT1_SHIFT			23
#define TACNA_ASRC2_IN2_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_ASRC2_IN2_LOCK_RISE_EINT1			0x00400000
#define TACNA_ASRC2_IN2_LOCK_RISE_EINT1_MASK		0x00400000
#define TACNA_ASRC2_IN2_LOCK_RISE_EINT1_SHIFT			22
#define TACNA_ASRC2_IN2_LOCK_RISE_EINT1_WIDTH			 1
#define TACNA_ASRC2_IN1_LOCK_FALL_EINT1			0x00200000
#define TACNA_ASRC2_IN1_LOCK_FALL_EINT1_MASK		0x00200000
#define TACNA_ASRC2_IN1_LOCK_FALL_EINT1_SHIFT			21
#define TACNA_ASRC2_IN1_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_ASRC2_IN1_LOCK_RISE_EINT1			0x00100000
#define TACNA_ASRC2_IN1_LOCK_RISE_EINT1_MASK		0x00100000
#define TACNA_ASRC2_IN1_LOCK_RISE_EINT1_SHIFT			20
#define TACNA_ASRC2_IN1_LOCK_RISE_EINT1_WIDTH			 1
#define TACNA_ASRC1_IN2_LOCK_FALL_EINT1			0x00080000
#define TACNA_ASRC1_IN2_LOCK_FALL_EINT1_MASK		0x00080000
#define TACNA_ASRC1_IN2_LOCK_FALL_EINT1_SHIFT			19
#define TACNA_ASRC1_IN2_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_ASRC1_IN2_LOCK_RISE_EINT1			0x00040000
#define TACNA_ASRC1_IN2_LOCK_RISE_EINT1_MASK		0x00040000
#define TACNA_ASRC1_IN2_LOCK_RISE_EINT1_SHIFT			18
#define TACNA_ASRC1_IN2_LOCK_RISE_EINT1_WIDTH			 1
#define TACNA_ASRC1_IN1_LOCK_FALL_EINT1			0x00020000
#define TACNA_ASRC1_IN1_LOCK_FALL_EINT1_MASK		0x00020000
#define TACNA_ASRC1_IN1_LOCK_FALL_EINT1_SHIFT			17
#define TACNA_ASRC1_IN1_LOCK_FALL_EINT1_WIDTH			 1
#define TACNA_ASRC1_IN1_LOCK_RISE_EINT1			0x00010000
#define TACNA_ASRC1_IN1_LOCK_RISE_EINT1_MASK		0x00010000
#define TACNA_ASRC1_IN1_LOCK_RISE_EINT1_SHIFT			16
#define TACNA_ASRC1_IN1_LOCK_RISE_EINT1_WIDTH			 1

/* (0x18038) IRQ1_EINT_11 */
#define TACNA_GPIO8_FALL_EINT1				0x80000000
#define TACNA_GPIO8_FALL_EINT1_MASK			0x80000000
#define TACNA_GPIO8_FALL_EINT1_SHIFT				31
#define TACNA_GPIO8_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO8_RISE_EINT1				0x40000000
#define TACNA_GPIO8_RISE_EINT1_MASK			0x40000000
#define TACNA_GPIO8_RISE_EINT1_SHIFT				30
#define TACNA_GPIO8_RISE_EINT1_WIDTH				 1
#define TACNA_GPIO7_FALL_EINT1				0x20000000
#define TACNA_GPIO7_FALL_EINT1_MASK			0x20000000
#define TACNA_GPIO7_FALL_EINT1_SHIFT				29
#define TACNA_GPIO7_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO7_RISE_EINT1				0x10000000
#define TACNA_GPIO7_RISE_EINT1_MASK			0x10000000
#define TACNA_GPIO7_RISE_EINT1_SHIFT				28
#define TACNA_GPIO7_RISE_EINT1_WIDTH				 1
#define TACNA_GPIO6_FALL_EINT1				0x08000000
#define TACNA_GPIO6_FALL_EINT1_MASK			0x08000000
#define TACNA_GPIO6_FALL_EINT1_SHIFT				27
#define TACNA_GPIO6_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO6_RISE_EINT1				0x04000000
#define TACNA_GPIO6_RISE_EINT1_MASK			0x04000000
#define TACNA_GPIO6_RISE_EINT1_SHIFT				26
#define TACNA_GPIO6_RISE_EINT1_WIDTH				 1
#define TACNA_GPIO5_FALL_EINT1				0x02000000
#define TACNA_GPIO5_FALL_EINT1_MASK			0x02000000
#define TACNA_GPIO5_FALL_EINT1_SHIFT				25
#define TACNA_GPIO5_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO5_RISE_EINT1				0x01000000
#define TACNA_GPIO5_RISE_EINT1_MASK			0x01000000
#define TACNA_GPIO5_RISE_EINT1_SHIFT				24
#define TACNA_GPIO5_RISE_EINT1_WIDTH				 1
#define TACNA_GPIO4_FALL_EINT1				0x00800000
#define TACNA_GPIO4_FALL_EINT1_MASK			0x00800000
#define TACNA_GPIO4_FALL_EINT1_SHIFT				23
#define TACNA_GPIO4_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO4_RISE_EINT1				0x00400000
#define TACNA_GPIO4_RISE_EINT1_MASK			0x00400000
#define TACNA_GPIO4_RISE_EINT1_SHIFT				22
#define TACNA_GPIO4_RISE_EINT1_WIDTH				 1
#define TACNA_GPIO3_FALL_EINT1				0x00200000
#define TACNA_GPIO3_FALL_EINT1_MASK			0x00200000
#define TACNA_GPIO3_FALL_EINT1_SHIFT				21
#define TACNA_GPIO3_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO3_RISE_EINT1				0x00100000
#define TACNA_GPIO3_RISE_EINT1_MASK			0x00100000
#define TACNA_GPIO3_RISE_EINT1_SHIFT				20
#define TACNA_GPIO3_RISE_EINT1_WIDTH				 1
#define TACNA_GPIO2_FALL_EINT1				0x00080000
#define TACNA_GPIO2_FALL_EINT1_MASK			0x00080000
#define TACNA_GPIO2_FALL_EINT1_SHIFT				19
#define TACNA_GPIO2_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO2_RISE_EINT1				0x00040000
#define TACNA_GPIO2_RISE_EINT1_MASK			0x00040000
#define TACNA_GPIO2_RISE_EINT1_SHIFT				18
#define TACNA_GPIO2_RISE_EINT1_WIDTH				 1
#define TACNA_GPIO1_FALL_EINT1				0x00020000
#define TACNA_GPIO1_FALL_EINT1_MASK			0x00020000
#define TACNA_GPIO1_FALL_EINT1_SHIFT				17
#define TACNA_GPIO1_FALL_EINT1_WIDTH				 1
#define TACNA_GPIO1_RISE_EINT1				0x00010000
#define TACNA_GPIO1_RISE_EINT1_MASK			0x00010000
#define TACNA_GPIO1_RISE_EINT1_SHIFT				16
#define TACNA_GPIO1_RISE_EINT1_WIDTH				 1

/* (0x1803c) IRQ1_EINT_12 */
#define TACNA_EVENT1_FULL_EINT1				0x00010000
#define TACNA_EVENT1_FULL_EINT1_MASK			0x00010000
#define TACNA_EVENT1_FULL_EINT1_SHIFT				16
#define TACNA_EVENT1_FULL_EINT1_WIDTH				 1

/* (0x18040) IRQ1_EINT_13 */
#define TACNA_DSP2_TRB_STACK_ERR_EINT1			0x00000800
#define TACNA_DSP2_TRB_STACK_ERR_EINT1_MASK		0x00000800
#define TACNA_DSP2_TRB_STACK_ERR_EINT1_SHIFT			11
#define TACNA_DSP2_TRB_STACK_ERR_EINT1_WIDTH			 1
#define TACNA_DSP2_MIPS_PROF1_DONE_EINT1		0x00000200
#define TACNA_DSP2_MIPS_PROF1_DONE_EINT1_MASK		0x00000200
#define TACNA_DSP2_MIPS_PROF1_DONE_EINT1_SHIFT			 9
#define TACNA_DSP2_MIPS_PROF1_DONE_EINT1_WIDTH			 1
#define TACNA_DSP2_MIPS_PROF0_DONE_EINT1		0x00000100
#define TACNA_DSP2_MIPS_PROF0_DONE_EINT1_MASK		0x00000100
#define TACNA_DSP2_MIPS_PROF0_DONE_EINT1_SHIFT			 8
#define TACNA_DSP2_MIPS_PROF0_DONE_EINT1_WIDTH			 1
#define TACNA_DSP1_TRB_STACK_ERR_EINT1			0x00000008
#define TACNA_DSP1_TRB_STACK_ERR_EINT1_MASK		0x00000008
#define TACNA_DSP1_TRB_STACK_ERR_EINT1_SHIFT			 3
#define TACNA_DSP1_TRB_STACK_ERR_EINT1_WIDTH			 1
#define TACNA_DSP1_MIPS_PROF1_DONE_EINT1		0x00000002
#define TACNA_DSP1_MIPS_PROF1_DONE_EINT1_MASK		0x00000002
#define TACNA_DSP1_MIPS_PROF1_DONE_EINT1_SHIFT			 1
#define TACNA_DSP1_MIPS_PROF1_DONE_EINT1_WIDTH			 1
#define TACNA_DSP1_MIPS_PROF0_DONE_EINT1		0x00000001
#define TACNA_DSP1_MIPS_PROF0_DONE_EINT1_MASK		0x00000001
#define TACNA_DSP1_MIPS_PROF0_DONE_EINT1_SHIFT			 0
#define TACNA_DSP1_MIPS_PROF0_DONE_EINT1_WIDTH			 1

/* (0x18058) IRQ1_EINT_19 */
#define TACNA_SLIM_RX10_DONE_EINT1			0x08000000
#define TACNA_SLIM_RX10_DONE_EINT1_MASK			0x08000000
#define TACNA_SLIM_RX10_DONE_EINT1_SHIFT			27
#define TACNA_SLIM_RX10_DONE_EINT1_WIDTH			 1
#define TACNA_SLIM_TX10_DONE_EINT1			0x04000000
#define TACNA_SLIM_TX10_DONE_EINT1_MASK			0x04000000
#define TACNA_SLIM_TX10_DONE_EINT1_SHIFT			26
#define TACNA_SLIM_TX10_DONE_EINT1_WIDTH			 1
#define TACNA_SLIM_RX9_DONE_EINT1			0x02000000
#define TACNA_SLIM_RX9_DONE_EINT1_MASK			0x02000000
#define TACNA_SLIM_RX9_DONE_EINT1_SHIFT				25
#define TACNA_SLIM_RX9_DONE_EINT1_WIDTH				 1
#define TACNA_SLIM_TX9_DONE_EINT1			0x01000000
#define TACNA_SLIM_TX9_DONE_EINT1_MASK			0x01000000
#define TACNA_SLIM_TX9_DONE_EINT1_SHIFT				24
#define TACNA_SLIM_TX9_DONE_EINT1_WIDTH				 1

/* (0x18090) IRQ1_STS_1 */
#define TACNA_OUTH_SC_STS1				0x04000000
#define TACNA_OUTH_SC_STS1_MASK				0x04000000
#define TACNA_OUTH_SC_STS1_SHIFT				26
#define TACNA_OUTH_SC_STS1_WIDTH				 1
#define TACNA_OUT2L_SC_STS1				0x00080000
#define TACNA_OUT2L_SC_STS1_MASK			0x00080000
#define TACNA_OUT2L_SC_STS1_SHIFT				19
#define TACNA_OUT2L_SC_STS1_WIDTH				 1
#define TACNA_OUT2R_SC_STS1				0x00040000
#define TACNA_OUT2R_SC_STS1_MASK			0x00040000
#define TACNA_OUT2R_SC_STS1_SHIFT				18
#define TACNA_OUT2R_SC_STS1_WIDTH				 1
#define TACNA_OUT1L_SC_STS1				0x00020000
#define TACNA_OUT1L_SC_STS1_MASK			0x00020000
#define TACNA_OUT1L_SC_STS1_SHIFT				17
#define TACNA_OUT1L_SC_STS1_WIDTH				 1
#define TACNA_OUT1R_SC_STS1				0x00010000
#define TACNA_OUT1R_SC_STS1_MASK			0x00010000
#define TACNA_OUT1R_SC_STS1_SHIFT				16
#define TACNA_OUT1R_SC_STS1_WIDTH				 1
#define TACNA_AOCLK_ERR_STS1				0x00002000
#define TACNA_AOCLK_ERR_STS1_MASK			0x00002000
#define TACNA_AOCLK_ERR_STS1_SHIFT				13
#define TACNA_AOCLK_ERR_STS1_WIDTH				 1
#define TACNA_DSPCLK_ERR_STS1				0x00001000
#define TACNA_DSPCLK_ERR_STS1_MASK			0x00001000
#define TACNA_DSPCLK_ERR_STS1_SHIFT				12
#define TACNA_DSPCLK_ERR_STS1_WIDTH				 1
#define TACNA_ASYNCCLK_ERR_STS1				0x00000800
#define TACNA_ASYNCCLK_ERR_STS1_MASK			0x00000800
#define TACNA_ASYNCCLK_ERR_STS1_SHIFT				11
#define TACNA_ASYNCCLK_ERR_STS1_WIDTH				 1
#define TACNA_SYSCLK_ERR_STS1				0x00000400
#define TACNA_SYSCLK_ERR_STS1_MASK			0x00000400
#define TACNA_SYSCLK_ERR_STS1_SHIFT				10
#define TACNA_SYSCLK_ERR_STS1_WIDTH				 1
#define TACNA_CTRLIF_ERR_STS1				0x00000200
#define TACNA_CTRLIF_ERR_STS1_MASK			0x00000200
#define TACNA_CTRLIF_ERR_STS1_SHIFT				 9
#define TACNA_CTRLIF_ERR_STS1_WIDTH				 1

/* (0x18094) IRQ1_STS_2 */
#define TACNA_SECURE_MODE_STS1				0x00020000
#define TACNA_SECURE_MODE_STS1_MASK			0x00020000
#define TACNA_SECURE_MODE_STS1_SHIFT				17
#define TACNA_SECURE_MODE_STS1_WIDTH				 1
#define TACNA_CPF1_IRQ_ERR_STS1				0x00000200
#define TACNA_CPF1_IRQ_ERR_STS1_MASK			0x00000200
#define TACNA_CPF1_IRQ_ERR_STS1_SHIFT				 9
#define TACNA_CPF1_IRQ_ERR_STS1_WIDTH				 1
#define TACNA_CPF1_IRQ_EXT_STS1				0x00000100
#define TACNA_CPF1_IRQ_EXT_STS1_MASK			0x00000100
#define TACNA_CPF1_IRQ_EXT_STS1_SHIFT				 8
#define TACNA_CPF1_IRQ_EXT_STS1_WIDTH				 1
#define TACNA_BOOT_DONE_STS1				0x00000008
#define TACNA_BOOT_DONE_STS1_MASK			0x00000008
#define TACNA_BOOT_DONE_STS1_SHIFT				 3
#define TACNA_BOOT_DONE_STS1_WIDTH				 1

/* (0x18098) IRQ1_STS_3 */
#define TACNA_OUTH_DISABLE_DONE_STS1			0x00100000
#define TACNA_OUTH_DISABLE_DONE_STS1_MASK		0x00100000
#define TACNA_OUTH_DISABLE_DONE_STS1_SHIFT			20
#define TACNA_OUTH_DISABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUTH_ENABLE_DONE_STS1			0x00020000
#define TACNA_OUTH_ENABLE_DONE_STS1_MASK		0x00020000
#define TACNA_OUTH_ENABLE_DONE_STS1_SHIFT			17
#define TACNA_OUTH_ENABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT2L_DISABLE_DONE_STS1			0x00000800
#define TACNA_OUT2L_DISABLE_DONE_STS1_MASK		0x00000800
#define TACNA_OUT2L_DISABLE_DONE_STS1_SHIFT			11
#define TACNA_OUT2L_DISABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT2R_DISABLE_DONE_STS1			0x00000400
#define TACNA_OUT2R_DISABLE_DONE_STS1_MASK		0x00000400
#define TACNA_OUT2R_DISABLE_DONE_STS1_SHIFT			10
#define TACNA_OUT2R_DISABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT1L_DISABLE_DONE_STS1			0x00000200
#define TACNA_OUT1L_DISABLE_DONE_STS1_MASK		0x00000200
#define TACNA_OUT1L_DISABLE_DONE_STS1_SHIFT			 9
#define TACNA_OUT1L_DISABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT1R_DISABLE_DONE_STS1			0x00000100
#define TACNA_OUT1R_DISABLE_DONE_STS1_MASK		0x00000100
#define TACNA_OUT1R_DISABLE_DONE_STS1_SHIFT			 8
#define TACNA_OUT1R_DISABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT2L_ENABLE_DONE_STS1			0x00000008
#define TACNA_OUT2L_ENABLE_DONE_STS1_MASK		0x00000008
#define TACNA_OUT2L_ENABLE_DONE_STS1_SHIFT			 3
#define TACNA_OUT2L_ENABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT2R_ENABLE_DONE_STS1			0x00000004
#define TACNA_OUT2R_ENABLE_DONE_STS1_MASK		0x00000004
#define TACNA_OUT2R_ENABLE_DONE_STS1_SHIFT			 2
#define TACNA_OUT2R_ENABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT1L_ENABLE_DONE_STS1			0x00000002
#define TACNA_OUT1L_ENABLE_DONE_STS1_MASK		0x00000002
#define TACNA_OUT1L_ENABLE_DONE_STS1_SHIFT			 1
#define TACNA_OUT1L_ENABLE_DONE_STS1_WIDTH			 1
#define TACNA_OUT1R_ENABLE_DONE_STS1			0x00000001
#define TACNA_OUT1R_ENABLE_DONE_STS1_MASK		0x00000001
#define TACNA_OUT1R_ENABLE_DONE_STS1_SHIFT			 0
#define TACNA_OUT1R_ENABLE_DONE_STS1_WIDTH			 1

/* (0x1809c) IRQ1_STS_4 */
#define TACNA_JD2_HDRV_STS1				0x00000400
#define TACNA_JD2_HDRV_STS1_MASK			0x00000400
#define TACNA_JD2_HDRV_STS1_SHIFT				10
#define TACNA_JD2_HDRV_STS1_WIDTH				 1

/* (0x180a0) IRQ1_STS_5 */
#define TACNA_INPUTS_SIG_DET_AO_STS1			0x10000000
#define TACNA_INPUTS_SIG_DET_AO_STS1_MASK		0x10000000
#define TACNA_INPUTS_SIG_DET_AO_STS1_SHIFT			28
#define TACNA_INPUTS_SIG_DET_AO_STS1_WIDTH			 1
#define TACNA_US3_ACT_DET_STS1				0x04000000
#define TACNA_US3_ACT_DET_STS1_MASK			0x04000000
#define TACNA_US3_ACT_DET_STS1_SHIFT				26
#define TACNA_US3_ACT_DET_STS1_WIDTH				 1
#define TACNA_US2_ACT_DET_STS1				0x01000000
#define TACNA_US2_ACT_DET_STS1_MASK			0x01000000
#define TACNA_US2_ACT_DET_STS1_SHIFT				24
#define TACNA_US2_ACT_DET_STS1_WIDTH				 1
#define TACNA_US1_ACT_DET_STS1				0x00400000
#define TACNA_US1_ACT_DET_STS1_MASK			0x00400000
#define TACNA_US1_ACT_DET_STS1_SHIFT				22
#define TACNA_US1_ACT_DET_STS1_WIDTH				 1
#define TACNA_INPUTS_SIG_DET_STS1			0x00100000
#define TACNA_INPUTS_SIG_DET_STS1_MASK			0x00100000
#define TACNA_INPUTS_SIG_DET_STS1_SHIFT				20
#define TACNA_INPUTS_SIG_DET_STS1_WIDTH				 1
#define TACNA_DRC2_SIG_DET_STS1				0x00040000
#define TACNA_DRC2_SIG_DET_STS1_MASK			0x00040000
#define TACNA_DRC2_SIG_DET_STS1_SHIFT				18
#define TACNA_DRC2_SIG_DET_STS1_WIDTH				 1
#define TACNA_DRC1_SIG_DET_STS1				0x00010000
#define TACNA_DRC1_SIG_DET_STS1_MASK			0x00010000
#define TACNA_DRC1_SIG_DET_STS1_SHIFT				16
#define TACNA_DRC1_SIG_DET_STS1_WIDTH				 1

/* (0x180a4) IRQ1_STS_6 */
#define TACNA_FLL1AO_REF_LOST_STS1			0x00000400
#define TACNA_FLL1AO_REF_LOST_STS1_MASK			0x00000400
#define TACNA_FLL1AO_REF_LOST_STS1_SHIFT			10
#define TACNA_FLL1AO_REF_LOST_STS1_WIDTH			 1
#define TACNA_FLL3_REF_LOST_STS1			0x00000400
#define TACNA_FLL3_REF_LOST_STS1_MASK			0x00000400
#define TACNA_FLL3_REF_LOST_STS1_SHIFT				10
#define TACNA_FLL3_REF_LOST_STS1_WIDTH				 1
#define TACNA_FLL2_REF_LOST_STS1			0x00000200
#define TACNA_FLL2_REF_LOST_STS1_MASK			0x00000200
#define TACNA_FLL2_REF_LOST_STS1_SHIFT				 9
#define TACNA_FLL2_REF_LOST_STS1_WIDTH				 1
#define TACNA_FLL1_REF_LOST_STS1			0x00000100
#define TACNA_FLL1_REF_LOST_STS1_MASK			0x00000100
#define TACNA_FLL1_REF_LOST_STS1_SHIFT				 8
#define TACNA_FLL1_REF_LOST_STS1_WIDTH				 1
#define TACNA_FLL1AO_LOCK_STS1				0x00000010
#define TACNA_FLL1AO_LOCK_STS1_MASK			0x00000010
#define TACNA_FLL1AO_LOCK_STS1_SHIFT				 4
#define TACNA_FLL1AO_LOCK_STS1_WIDTH				 1
#define TACNA_FLL3_LOCK_STS1				0x00000010
#define TACNA_FLL3_LOCK_STS1_MASK			0x00000010
#define TACNA_FLL3_LOCK_STS1_SHIFT				 4
#define TACNA_FLL3_LOCK_STS1_WIDTH				 1
#define TACNA_FLL2_LOCK_STS1				0x00000004
#define TACNA_FLL2_LOCK_STS1_MASK			0x00000004
#define TACNA_FLL2_LOCK_STS1_SHIFT				 2
#define TACNA_FLL2_LOCK_STS1_WIDTH				 1
#define TACNA_FLL1_LOCK_STS1				0x00000001
#define TACNA_FLL1_LOCK_STS1_MASK			0x00000001
#define TACNA_FLL1_LOCK_STS1_SHIFT				 0
#define TACNA_FLL1_LOCK_STS1_WIDTH				 1

/* (0x180a8) IRQ1_STS_7 */
#define TACNA_DSP2_MPU_ERR_STS1				0x20000000
#define TACNA_DSP2_MPU_ERR_STS1_MASK			0x20000000
#define TACNA_DSP2_MPU_ERR_STS1_SHIFT				29
#define TACNA_DSP2_MPU_ERR_STS1_WIDTH				 1
#define TACNA_DSP2_WDT_EXPIRE_STS1			0x10000000
#define TACNA_DSP2_WDT_EXPIRE_STS1_MASK			0x10000000
#define TACNA_DSP2_WDT_EXPIRE_STS1_SHIFT			28
#define TACNA_DSP2_WDT_EXPIRE_STS1_WIDTH			 1
#define TACNA_DSP2_IHB_ERR_STS1				0x08000000
#define TACNA_DSP2_IHB_ERR_STS1_MASK			0x08000000
#define TACNA_DSP2_IHB_ERR_STS1_SHIFT				27
#define TACNA_DSP2_IHB_ERR_STS1_WIDTH				 1
#define TACNA_DSP2_AHB_SYS_ERR_STS1			0x04000000
#define TACNA_DSP2_AHB_SYS_ERR_STS1_MASK		0x04000000
#define TACNA_DSP2_AHB_SYS_ERR_STS1_SHIFT			26
#define TACNA_DSP2_AHB_SYS_ERR_STS1_WIDTH			 1
#define TACNA_DSP2_AHB_PACK_ERR_STS1			0x02000000
#define TACNA_DSP2_AHB_PACK_ERR_STS1_MASK		0x02000000
#define TACNA_DSP2_AHB_PACK_ERR_STS1_SHIFT			25
#define TACNA_DSP2_AHB_PACK_ERR_STS1_WIDTH			 1
#define TACNA_DSP2_NMI_ERR_STS1				0x01000000
#define TACNA_DSP2_NMI_ERR_STS1_MASK			0x01000000
#define TACNA_DSP2_NMI_ERR_STS1_SHIFT				24
#define TACNA_DSP2_NMI_ERR_STS1_WIDTH				 1
#define TACNA_DSP1_MPU_ERR_STS1				0x00200000
#define TACNA_DSP1_MPU_ERR_STS1_MASK			0x00200000
#define TACNA_DSP1_MPU_ERR_STS1_SHIFT				21
#define TACNA_DSP1_MPU_ERR_STS1_WIDTH				 1
#define TACNA_DSP1_WDT_EXPIRE_STS1			0x00100000
#define TACNA_DSP1_WDT_EXPIRE_STS1_MASK			0x00100000
#define TACNA_DSP1_WDT_EXPIRE_STS1_SHIFT			20
#define TACNA_DSP1_WDT_EXPIRE_STS1_WIDTH			 1
#define TACNA_DSP1_IHB_ERR_STS1				0x00080000
#define TACNA_DSP1_IHB_ERR_STS1_MASK			0x00080000
#define TACNA_DSP1_IHB_ERR_STS1_SHIFT				19
#define TACNA_DSP1_IHB_ERR_STS1_WIDTH				 1
#define TACNA_DSP1_AHB_SYS_ERR_STS1			0x00040000
#define TACNA_DSP1_AHB_SYS_ERR_STS1_MASK		0x00040000
#define TACNA_DSP1_AHB_SYS_ERR_STS1_SHIFT			18
#define TACNA_DSP1_AHB_SYS_ERR_STS1_WIDTH			 1
#define TACNA_DSP1_AHB_PACK_ERR_STS1			0x00020000
#define TACNA_DSP1_AHB_PACK_ERR_STS1_MASK		0x00020000
#define TACNA_DSP1_AHB_PACK_ERR_STS1_SHIFT			17
#define TACNA_DSP1_AHB_PACK_ERR_STS1_WIDTH			 1
#define TACNA_DSP1_NMI_ERR_STS1				0x00010000
#define TACNA_DSP1_NMI_ERR_STS1_MASK			0x00010000
#define TACNA_DSP1_NMI_ERR_STS1_SHIFT				16
#define TACNA_DSP1_NMI_ERR_STS1_WIDTH				 1

/* (0x180b0) IRQ1_STS_9 */
#define TACNA_MCU_HWERR_IRQ_OUT_STS1			0x80000000
#define TACNA_MCU_HWERR_IRQ_OUT_STS1_MASK		0x80000000
#define TACNA_MCU_HWERR_IRQ_OUT_STS1_SHIFT			31
#define TACNA_MCU_HWERR_IRQ_OUT_STS1_WIDTH			 1
#define TACNA_DSP2_IRQ3_STS1				0x00000080
#define TACNA_DSP2_IRQ3_STS1_MASK			0x00000080
#define TACNA_DSP2_IRQ3_STS1_SHIFT				 7
#define TACNA_DSP2_IRQ3_STS1_WIDTH				 1
#define TACNA_DSP2_IRQ2_STS1				0x00000040
#define TACNA_DSP2_IRQ2_STS1_MASK			0x00000040
#define TACNA_DSP2_IRQ2_STS1_SHIFT				 6
#define TACNA_DSP2_IRQ2_STS1_WIDTH				 1
#define TACNA_DSP2_IRQ1_STS1				0x00000020
#define TACNA_DSP2_IRQ1_STS1_MASK			0x00000020
#define TACNA_DSP2_IRQ1_STS1_SHIFT				 5
#define TACNA_DSP2_IRQ1_STS1_WIDTH				 1
#define TACNA_DSP2_IRQ0_STS1				0x00000010
#define TACNA_DSP2_IRQ0_STS1_MASK			0x00000010
#define TACNA_DSP2_IRQ0_STS1_SHIFT				 4
#define TACNA_DSP2_IRQ0_STS1_WIDTH				 1
#define TACNA_DSP1_IRQ3_STS1				0x00000008
#define TACNA_DSP1_IRQ3_STS1_MASK			0x00000008
#define TACNA_DSP1_IRQ3_STS1_SHIFT				 3
#define TACNA_DSP1_IRQ3_STS1_WIDTH				 1
#define TACNA_DSP1_IRQ2_STS1				0x00000004
#define TACNA_DSP1_IRQ2_STS1_MASK			0x00000004
#define TACNA_DSP1_IRQ2_STS1_SHIFT				 2
#define TACNA_DSP1_IRQ2_STS1_WIDTH				 1
#define TACNA_DSP1_IRQ1_STS1				0x00000002
#define TACNA_DSP1_IRQ1_STS1_MASK			0x00000002
#define TACNA_DSP1_IRQ1_STS1_SHIFT				 1
#define TACNA_DSP1_IRQ1_STS1_WIDTH				 1
#define TACNA_DSP1_IRQ0_STS1				0x00000001
#define TACNA_DSP1_IRQ0_STS1_MASK			0x00000001
#define TACNA_DSP1_IRQ0_STS1_SHIFT				 0
#define TACNA_DSP1_IRQ0_STS1_WIDTH				 1

/* (0x180b4) IRQ1_STS_10 */
#define TACNA_AO_CODEC_BRIDGE_ERR_STS1			0x08000000
#define TACNA_AO_CODEC_BRIDGE_ERR_STS1_MASK		0x08000000
#define TACNA_AO_CODEC_BRIDGE_ERR_STS1_SHIFT			27
#define TACNA_AO_CODEC_BRIDGE_ERR_STS1_WIDTH			 1
#define TACNA_CODEC_AO_BRIDGE_ERR_STS1			0x04000000
#define TACNA_CODEC_AO_BRIDGE_ERR_STS1_MASK		0x04000000
#define TACNA_CODEC_AO_BRIDGE_ERR_STS1_SHIFT			26
#define TACNA_CODEC_AO_BRIDGE_ERR_STS1_WIDTH			 1
#define TACNA_ASRC2_IN2_LOCK_STS1			0x00400000
#define TACNA_ASRC2_IN2_LOCK_STS1_MASK			0x00400000
#define TACNA_ASRC2_IN2_LOCK_STS1_SHIFT				22
#define TACNA_ASRC2_IN2_LOCK_STS1_WIDTH				 1
#define TACNA_ASRC2_IN1_LOCK_STS1			0x00100000
#define TACNA_ASRC2_IN1_LOCK_STS1_MASK			0x00100000
#define TACNA_ASRC2_IN1_LOCK_STS1_SHIFT				20
#define TACNA_ASRC2_IN1_LOCK_STS1_WIDTH				 1
#define TACNA_ASRC1_IN2_LOCK_STS1			0x00040000
#define TACNA_ASRC1_IN2_LOCK_STS1_MASK			0x00040000
#define TACNA_ASRC1_IN2_LOCK_STS1_SHIFT				18
#define TACNA_ASRC1_IN2_LOCK_STS1_WIDTH				 1
#define TACNA_ASRC1_IN1_LOCK_STS1			0x00010000
#define TACNA_ASRC1_IN1_LOCK_STS1_MASK			0x00010000
#define TACNA_ASRC1_IN1_LOCK_STS1_SHIFT				16
#define TACNA_ASRC1_IN1_LOCK_STS1_WIDTH				 1

/* (0x180b8) IRQ1_STS_11 */
#define TACNA_GPIO8_STS1				0x40000000
#define TACNA_GPIO8_STS1_MASK				0x40000000
#define TACNA_GPIO8_STS1_SHIFT					30
#define TACNA_GPIO8_STS1_WIDTH					 1
#define TACNA_GPIO7_STS1				0x10000000
#define TACNA_GPIO7_STS1_MASK				0x10000000
#define TACNA_GPIO7_STS1_SHIFT					28
#define TACNA_GPIO7_STS1_WIDTH					 1
#define TACNA_GPIO6_STS1				0x04000000
#define TACNA_GPIO6_STS1_MASK				0x04000000
#define TACNA_GPIO6_STS1_SHIFT					26
#define TACNA_GPIO6_STS1_WIDTH					 1
#define TACNA_GPIO5_STS1				0x01000000
#define TACNA_GPIO5_STS1_MASK				0x01000000
#define TACNA_GPIO5_STS1_SHIFT					24
#define TACNA_GPIO5_STS1_WIDTH					 1
#define TACNA_GPIO4_STS1				0x00400000
#define TACNA_GPIO4_STS1_MASK				0x00400000
#define TACNA_GPIO4_STS1_SHIFT					22
#define TACNA_GPIO4_STS1_WIDTH					 1
#define TACNA_GPIO3_STS1				0x00100000
#define TACNA_GPIO3_STS1_MASK				0x00100000
#define TACNA_GPIO3_STS1_SHIFT					20
#define TACNA_GPIO3_STS1_WIDTH					 1
#define TACNA_GPIO2_STS1				0x00040000
#define TACNA_GPIO2_STS1_MASK				0x00040000
#define TACNA_GPIO2_STS1_SHIFT					18
#define TACNA_GPIO2_STS1_WIDTH					 1
#define TACNA_GPIO1_STS1				0x00010000
#define TACNA_GPIO1_STS1_MASK				0x00010000
#define TACNA_GPIO1_STS1_SHIFT					16
#define TACNA_GPIO1_STS1_WIDTH					 1

/* (0x180bc) IRQ1_STS_12 */
#define TACNA_EVENT1_FULL_STS1				0x00010000
#define TACNA_EVENT1_FULL_STS1_MASK			0x00010000
#define TACNA_EVENT1_FULL_STS1_SHIFT				16
#define TACNA_EVENT1_FULL_STS1_WIDTH				 1

/* (0x180c0) IRQ1_STS_13 */
#define TACNA_DSP2_TRB_STACK_ERR_STS1			0x00000800
#define TACNA_DSP2_TRB_STACK_ERR_STS1_MASK		0x00000800
#define TACNA_DSP2_TRB_STACK_ERR_STS1_SHIFT			11
#define TACNA_DSP2_TRB_STACK_ERR_STS1_WIDTH			 1
#define TACNA_DSP2_MIPS_PROF1_DONE_STS1			0x00000200
#define TACNA_DSP2_MIPS_PROF1_DONE_STS1_MASK		0x00000200
#define TACNA_DSP2_MIPS_PROF1_DONE_STS1_SHIFT			 9
#define TACNA_DSP2_MIPS_PROF1_DONE_STS1_WIDTH			 1
#define TACNA_DSP2_MIPS_PROF0_DONE_STS1			0x00000100
#define TACNA_DSP2_MIPS_PROF0_DONE_STS1_MASK		0x00000100
#define TACNA_DSP2_MIPS_PROF0_DONE_STS1_SHIFT			 8
#define TACNA_DSP2_MIPS_PROF0_DONE_STS1_WIDTH			 1
#define TACNA_DSP1_TRB_STACK_ERR_STS1			0x00000008
#define TACNA_DSP1_TRB_STACK_ERR_STS1_MASK		0x00000008
#define TACNA_DSP1_TRB_STACK_ERR_STS1_SHIFT			 3
#define TACNA_DSP1_TRB_STACK_ERR_STS1_WIDTH			 1
#define TACNA_DSP1_MIPS_PROF1_DONE_STS1			0x00000002
#define TACNA_DSP1_MIPS_PROF1_DONE_STS1_MASK		0x00000002
#define TACNA_DSP1_MIPS_PROF1_DONE_STS1_SHIFT			 1
#define TACNA_DSP1_MIPS_PROF1_DONE_STS1_WIDTH			 1
#define TACNA_DSP1_MIPS_PROF0_DONE_STS1			0x00000001
#define TACNA_DSP1_MIPS_PROF0_DONE_STS1_MASK		0x00000001
#define TACNA_DSP1_MIPS_PROF0_DONE_STS1_SHIFT			 0
#define TACNA_DSP1_MIPS_PROF0_DONE_STS1_WIDTH			 1

/* (0x180d8) IRQ1_STS_19 */
#define TACNA_SLIM_RX10_DONE_STS1			0x08000000
#define TACNA_SLIM_RX10_DONE_STS1_MASK			0x08000000
#define TACNA_SLIM_RX10_DONE_STS1_SHIFT				27
#define TACNA_SLIM_RX10_DONE_STS1_WIDTH				 1
#define TACNA_SLIM_TX10_DONE_STS1			0x04000000
#define TACNA_SLIM_TX10_DONE_STS1_MASK			0x04000000
#define TACNA_SLIM_TX10_DONE_STS1_SHIFT				26
#define TACNA_SLIM_TX10_DONE_STS1_WIDTH				 1
#define TACNA_SLIM_RX9_DONE_STS1			0x02000000
#define TACNA_SLIM_RX9_DONE_STS1_MASK			0x02000000
#define TACNA_SLIM_RX9_DONE_STS1_SHIFT				25
#define TACNA_SLIM_RX9_DONE_STS1_WIDTH				 1
#define TACNA_SLIM_TX9_DONE_STS1			0x01000000
#define TACNA_SLIM_TX9_DONE_STS1_MASK			0x01000000
#define TACNA_SLIM_TX9_DONE_STS1_SHIFT				24
#define TACNA_SLIM_TX9_DONE_STS1_WIDTH				 1

/* (0x18110) IRQ1_MASK_1 */
#define TACNA_OUT2L_SC_MASK1				0x00080000
#define TACNA_OUT2L_SC_MASK1_MASK			0x00080000
#define TACNA_OUT2L_SC_MASK1_SHIFT				19
#define TACNA_OUT2L_SC_MASK1_WIDTH				 1
#define TACNA_OUT2R_SC_MASK1				0x00040000
#define TACNA_OUT2R_SC_MASK1_MASK			0x00040000
#define TACNA_OUT2R_SC_MASK1_SHIFT				18
#define TACNA_OUT2R_SC_MASK1_WIDTH				 1
#define TACNA_OUT1L_SC_MASK1				0x00020000
#define TACNA_OUT1L_SC_MASK1_MASK			0x00020000
#define TACNA_OUT1L_SC_MASK1_SHIFT				17
#define TACNA_OUT1L_SC_MASK1_WIDTH				 1
#define TACNA_OUT1R_SC_MASK1				0x00010000
#define TACNA_OUT1R_SC_MASK1_MASK			0x00010000
#define TACNA_OUT1R_SC_MASK1_SHIFT				16
#define TACNA_OUT1R_SC_MASK1_WIDTH				 1
#define TACNA_SYSCLKAO_FAIL_MASK1			0x00008000
#define TACNA_SYSCLKAO_FAIL_MASK1_MASK			0x00008000
#define TACNA_SYSCLKAO_FAIL_MASK1_SHIFT				15
#define TACNA_SYSCLKAO_FAIL_MASK1_WIDTH				 1
#define TACNA_FLL1AO_RELOCK_FAIL_MASK1			0x00004000
#define TACNA_FLL1AO_RELOCK_FAIL_MASK1_MASK		0x00004000
#define TACNA_FLL1AO_RELOCK_FAIL_MASK1_SHIFT			14
#define TACNA_FLL1AO_RELOCK_FAIL_MASK1_WIDTH			 1
#define TACNA_AOCLK_ERR_MASK1				0x00002000
#define TACNA_AOCLK_ERR_MASK1_MASK			0x00002000
#define TACNA_AOCLK_ERR_MASK1_SHIFT				13
#define TACNA_AOCLK_ERR_MASK1_WIDTH				 1
#define TACNA_DSPCLK_ERR_MASK1				0x00001000
#define TACNA_DSPCLK_ERR_MASK1_MASK			0x00001000
#define TACNA_DSPCLK_ERR_MASK1_SHIFT				12
#define TACNA_DSPCLK_ERR_MASK1_WIDTH				 1
#define TACNA_ASYNCCLK_ERR_MASK1			0x00000800
#define TACNA_ASYNCCLK_ERR_MASK1_MASK			0x00000800
#define TACNA_ASYNCCLK_ERR_MASK1_SHIFT				11
#define TACNA_ASYNCCLK_ERR_MASK1_WIDTH				 1
#define TACNA_SYSCLK_ERR_MASK1				0x00000400
#define TACNA_SYSCLK_ERR_MASK1_MASK			0x00000400
#define TACNA_SYSCLK_ERR_MASK1_SHIFT				10
#define TACNA_SYSCLK_ERR_MASK1_WIDTH				 1
#define TACNA_CTRLIF_ERR_MASK1				0x00000200
#define TACNA_CTRLIF_ERR_MASK1_MASK			0x00000200
#define TACNA_CTRLIF_ERR_MASK1_SHIFT				 9
#define TACNA_CTRLIF_ERR_MASK1_WIDTH				 1
#define TACNA_SYSCLK_FAIL_MASK1				0x00000100
#define TACNA_SYSCLK_FAIL_MASK1_MASK			0x00000100
#define TACNA_SYSCLK_FAIL_MASK1_SHIFT				 8
#define TACNA_SYSCLK_FAIL_MASK1_WIDTH				 1

/* (0x18114) IRQ1_MASK_2 */
#define TACNA_SECURE_MODE_FALL_MASK1			0x00040000
#define TACNA_SECURE_MODE_FALL_MASK1_MASK		0x00040000
#define TACNA_SECURE_MODE_FALL_MASK1_SHIFT			18
#define TACNA_SECURE_MODE_FALL_MASK1_WIDTH			 1
#define TACNA_SECURE_MODE_RISE_MASK1			0x00020000
#define TACNA_SECURE_MODE_RISE_MASK1_MASK		0x00020000
#define TACNA_SECURE_MODE_RISE_MASK1_SHIFT			17
#define TACNA_SECURE_MODE_RISE_MASK1_WIDTH			 1
#define TACNA_CPF1_IRQ_ERR_MASK1			0x00000200
#define TACNA_CPF1_IRQ_ERR_MASK1_MASK			0x00000200
#define TACNA_CPF1_IRQ_ERR_MASK1_SHIFT				 9
#define TACNA_CPF1_IRQ_ERR_MASK1_WIDTH				 1
#define TACNA_CPF1_IRQ_EXT_MASK1			0x00000100
#define TACNA_CPF1_IRQ_EXT_MASK1_MASK			0x00000100
#define TACNA_CPF1_IRQ_EXT_MASK1_SHIFT				 8
#define TACNA_CPF1_IRQ_EXT_MASK1_WIDTH				 1
#define TACNA_BOOT_DONE_MASK1				0x00000008
#define TACNA_BOOT_DONE_MASK1_MASK			0x00000008
#define TACNA_BOOT_DONE_MASK1_SHIFT				 3
#define TACNA_BOOT_DONE_MASK1_WIDTH				 1

/* (0x18118) IRQ1_MASK_3 */
#define TACNA_OUTH_DISABLE_DONE_MASK1			0x00100000
#define TACNA_OUTH_DISABLE_DONE_MASK1_MASK		0x00100000
#define TACNA_OUTH_DISABLE_DONE_MASK1_SHIFT			20
#define TACNA_OUTH_DISABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUTH_ENABLE_DONE_MASK1			0x00020000
#define TACNA_OUTH_ENABLE_DONE_MASK1_MASK		0x00020000
#define TACNA_OUTH_ENABLE_DONE_MASK1_SHIFT			17
#define TACNA_OUTH_ENABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT2L_DISABLE_DONE_MASK1			0x00000800
#define TACNA_OUT2L_DISABLE_DONE_MASK1_MASK		0x00000800
#define TACNA_OUT2L_DISABLE_DONE_MASK1_SHIFT			11
#define TACNA_OUT2L_DISABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT2R_DISABLE_DONE_MASK1			0x00000400
#define TACNA_OUT2R_DISABLE_DONE_MASK1_MASK		0x00000400
#define TACNA_OUT2R_DISABLE_DONE_MASK1_SHIFT			10
#define TACNA_OUT2R_DISABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT1L_DISABLE_DONE_MASK1			0x00000200
#define TACNA_OUT1L_DISABLE_DONE_MASK1_MASK		0x00000200
#define TACNA_OUT1L_DISABLE_DONE_MASK1_SHIFT			 9
#define TACNA_OUT1L_DISABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT1R_DISABLE_DONE_MASK1			0x00000100
#define TACNA_OUT1R_DISABLE_DONE_MASK1_MASK		0x00000100
#define TACNA_OUT1R_DISABLE_DONE_MASK1_SHIFT			 8
#define TACNA_OUT1R_DISABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT2L_ENABLE_DONE_MASK1			0x00000008
#define TACNA_OUT2L_ENABLE_DONE_MASK1_MASK		0x00000008
#define TACNA_OUT2L_ENABLE_DONE_MASK1_SHIFT			 3
#define TACNA_OUT2L_ENABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT2R_ENABLE_DONE_MASK1			0x00000004
#define TACNA_OUT2R_ENABLE_DONE_MASK1_MASK		0x00000004
#define TACNA_OUT2R_ENABLE_DONE_MASK1_SHIFT			 2
#define TACNA_OUT2R_ENABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT1L_ENABLE_DONE_MASK1			0x00000002
#define TACNA_OUT1L_ENABLE_DONE_MASK1_MASK		0x00000002
#define TACNA_OUT1L_ENABLE_DONE_MASK1_SHIFT			 1
#define TACNA_OUT1L_ENABLE_DONE_MASK1_WIDTH			 1
#define TACNA_OUT1R_ENABLE_DONE_MASK1			0x00000001
#define TACNA_OUT1R_ENABLE_DONE_MASK1_MASK		0x00000001
#define TACNA_OUT1R_ENABLE_DONE_MASK1_SHIFT			 0
#define TACNA_OUT1R_ENABLE_DONE_MASK1_WIDTH			 1

/* (0x1811c) IRQ1_MASK_4 */
#define TACNA_JD2_HDRV_FALL_MASK1			0x00000800
#define TACNA_JD2_HDRV_FALL_MASK1_MASK			0x00000800
#define TACNA_JD2_HDRV_FALL_MASK1_SHIFT				11
#define TACNA_JD2_HDRV_FALL_MASK1_WIDTH				 1
#define TACNA_JD2_HDRV_RISE_MASK1			0x00000400
#define TACNA_JD2_HDRV_RISE_MASK1_MASK			0x00000400
#define TACNA_JD2_HDRV_RISE_MASK1_SHIFT				10
#define TACNA_JD2_HDRV_RISE_MASK1_WIDTH				 1

/* (0x18120) IRQ1_MASK_5 */
#define TACNA_INPUTS_SIG_DET_AO_FALL_MASK1		0x20000000
#define TACNA_INPUTS_SIG_DET_AO_FALL_MASK1_MASK		0x20000000
#define TACNA_INPUTS_SIG_DET_AO_FALL_MASK1_SHIFT		29
#define TACNA_INPUTS_SIG_DET_AO_FALL_MASK1_WIDTH		 1
#define TACNA_INPUTS_SIG_DET_AO_RISE_MASK1		0x10000000
#define TACNA_INPUTS_SIG_DET_AO_RISE_MASK1_MASK		0x10000000
#define TACNA_INPUTS_SIG_DET_AO_RISE_MASK1_SHIFT		28
#define TACNA_INPUTS_SIG_DET_AO_RISE_MASK1_WIDTH		 1
#define TACNA_US3_ACT_DET_FALL_MASK1			0x08000000
#define TACNA_US3_ACT_DET_FALL_MASK1_MASK		0x08000000
#define TACNA_US3_ACT_DET_FALL_MASK1_SHIFT			27
#define TACNA_US3_ACT_DET_FALL_MASK1_WIDTH			 1
#define TACNA_US3_ACT_DET_RISE_MASK1			0x04000000
#define TACNA_US3_ACT_DET_RISE_MASK1_MASK		0x04000000
#define TACNA_US3_ACT_DET_RISE_MASK1_SHIFT			26
#define TACNA_US3_ACT_DET_RISE_MASK1_WIDTH			 1
#define TACNA_US2_ACT_DET_FALL_MASK1			0x02000000
#define TACNA_US2_ACT_DET_FALL_MASK1_MASK		0x02000000
#define TACNA_US2_ACT_DET_FALL_MASK1_SHIFT			25
#define TACNA_US2_ACT_DET_FALL_MASK1_WIDTH			 1
#define TACNA_US2_ACT_DET_RISE_MASK1			0x01000000
#define TACNA_US2_ACT_DET_RISE_MASK1_MASK		0x01000000
#define TACNA_US2_ACT_DET_RISE_MASK1_SHIFT			24
#define TACNA_US2_ACT_DET_RISE_MASK1_WIDTH			 1
#define TACNA_US1_ACT_DET_FALL_MASK1			0x00800000
#define TACNA_US1_ACT_DET_FALL_MASK1_MASK		0x00800000
#define TACNA_US1_ACT_DET_FALL_MASK1_SHIFT			23
#define TACNA_US1_ACT_DET_FALL_MASK1_WIDTH			 1
#define TACNA_US1_ACT_DET_RISE_MASK1			0x00400000
#define TACNA_US1_ACT_DET_RISE_MASK1_MASK		0x00400000
#define TACNA_US1_ACT_DET_RISE_MASK1_SHIFT			22
#define TACNA_US1_ACT_DET_RISE_MASK1_WIDTH			 1
#define TACNA_INPUTS_SIG_DET_FALL_MASK1			0x00200000
#define TACNA_INPUTS_SIG_DET_FALL_MASK1_MASK		0x00200000
#define TACNA_INPUTS_SIG_DET_FALL_MASK1_SHIFT			21
#define TACNA_INPUTS_SIG_DET_FALL_MASK1_WIDTH			 1
#define TACNA_INPUTS_SIG_DET_RISE_MASK1			0x00100000
#define TACNA_INPUTS_SIG_DET_RISE_MASK1_MASK		0x00100000
#define TACNA_INPUTS_SIG_DET_RISE_MASK1_SHIFT			20
#define TACNA_INPUTS_SIG_DET_RISE_MASK1_WIDTH			 1
#define TACNA_DRC2_SIG_DET_FALL_MASK1			0x00080000
#define TACNA_DRC2_SIG_DET_FALL_MASK1_MASK		0x00080000
#define TACNA_DRC2_SIG_DET_FALL_MASK1_SHIFT			19
#define TACNA_DRC2_SIG_DET_FALL_MASK1_WIDTH			 1
#define TACNA_DRC2_SIG_DET_RISE_MASK1			0x00040000
#define TACNA_DRC2_SIG_DET_RISE_MASK1_MASK		0x00040000
#define TACNA_DRC2_SIG_DET_RISE_MASK1_SHIFT			18
#define TACNA_DRC2_SIG_DET_RISE_MASK1_WIDTH			 1
#define TACNA_DRC1_SIG_DET_FALL_MASK1			0x00020000
#define TACNA_DRC1_SIG_DET_FALL_MASK1_MASK		0x00020000
#define TACNA_DRC1_SIG_DET_FALL_MASK1_SHIFT			17
#define TACNA_DRC1_SIG_DET_FALL_MASK1_WIDTH			 1
#define TACNA_DRC1_SIG_DET_RISE_MASK1			0x00010000
#define TACNA_DRC1_SIG_DET_RISE_MASK1_MASK		0x00010000
#define TACNA_DRC1_SIG_DET_RISE_MASK1_SHIFT			16
#define TACNA_DRC1_SIG_DET_RISE_MASK1_WIDTH			 1
#define TACNA_MICDET2_MASK1				0x00000200
#define TACNA_MICDET2_MASK1_MASK			0x00000200
#define TACNA_MICDET2_MASK1_SHIFT				 9
#define TACNA_MICDET2_MASK1_WIDTH				 1
#define TACNA_MICDET1_MASK1				0x00000100
#define TACNA_MICDET1_MASK1_MASK			0x00000100
#define TACNA_MICDET1_MASK1_SHIFT				 8
#define TACNA_MICDET1_MASK1_WIDTH				 1
#define TACNA_HPDET_MASK1				0x00000001
#define TACNA_HPDET_MASK1_MASK				0x00000001
#define TACNA_HPDET_MASK1_SHIFT					 0
#define TACNA_HPDET_MASK1_WIDTH					 1

/* (0x18124) IRQ1_MASK_6 */
#define TACNA_FLL1AO_REF_LOST_MASK1			0x00000400
#define TACNA_FLL1AO_REF_LOST_MASK1_MASK		0x00000400
#define TACNA_FLL1AO_REF_LOST_MASK1_SHIFT			10
#define TACNA_FLL1AO_REF_LOST_MASK1_WIDTH			 1
#define TACNA_FLL3_REF_LOST_MASK1			0x00000400
#define TACNA_FLL3_REF_LOST_MASK1_MASK			0x00000400
#define TACNA_FLL3_REF_LOST_MASK1_SHIFT				10
#define TACNA_FLL3_REF_LOST_MASK1_WIDTH				 1
#define TACNA_FLL2_REF_LOST_MASK1			0x00000200
#define TACNA_FLL2_REF_LOST_MASK1_MASK			0x00000200
#define TACNA_FLL2_REF_LOST_MASK1_SHIFT				 9
#define TACNA_FLL2_REF_LOST_MASK1_WIDTH				 1
#define TACNA_FLL1_REF_LOST_MASK1			0x00000100
#define TACNA_FLL1_REF_LOST_MASK1_MASK			0x00000100
#define TACNA_FLL1_REF_LOST_MASK1_SHIFT				 8
#define TACNA_FLL1_REF_LOST_MASK1_WIDTH				 1
#define TACNA_FLL1AO_LOCK_FALL_MASK1			0x00000020
#define TACNA_FLL1AO_LOCK_FALL_MASK1_MASK		0x00000020
#define TACNA_FLL1AO_LOCK_FALL_MASK1_SHIFT			 5
#define TACNA_FLL1AO_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_FLL1AO_LOCK_RISE_MASK1			0x00000010
#define TACNA_FLL1AO_LOCK_RISE_MASK1_MASK		0x00000010
#define TACNA_FLL1AO_LOCK_RISE_MASK1_SHIFT			 4
#define TACNA_FLL1AO_LOCK_RISE_MASK1_WIDTH			 1
#define TACNA_FLL3_LOCK_FALL_MASK1			0x00000020
#define TACNA_FLL3_LOCK_FALL_MASK1_MASK			0x00000020
#define TACNA_FLL3_LOCK_FALL_MASK1_SHIFT			 5
#define TACNA_FLL3_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_FLL3_LOCK_RISE_MASK1			0x00000010
#define TACNA_FLL3_LOCK_RISE_MASK1_MASK			0x00000010
#define TACNA_FLL3_LOCK_RISE_MASK1_SHIFT			 4
#define TACNA_FLL3_LOCK_RISE_MASK1_WIDTH			 1
#define TACNA_FLL2_LOCK_FALL_MASK1			0x00000008
#define TACNA_FLL2_LOCK_FALL_MASK1_MASK			0x00000008
#define TACNA_FLL2_LOCK_FALL_MASK1_SHIFT			 3
#define TACNA_FLL2_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_FLL2_LOCK_RISE_MASK1			0x00000004
#define TACNA_FLL2_LOCK_RISE_MASK1_MASK			0x00000004
#define TACNA_FLL2_LOCK_RISE_MASK1_SHIFT			 2
#define TACNA_FLL2_LOCK_RISE_MASK1_WIDTH			 1
#define TACNA_FLL1_LOCK_FALL_MASK1			0x00000002
#define TACNA_FLL1_LOCK_FALL_MASK1_MASK			0x00000002
#define TACNA_FLL1_LOCK_FALL_MASK1_SHIFT			 1
#define TACNA_FLL1_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_FLL1_LOCK_RISE_MASK1			0x00000001
#define TACNA_FLL1_LOCK_RISE_MASK1_MASK			0x00000001
#define TACNA_FLL1_LOCK_RISE_MASK1_SHIFT			 0
#define TACNA_FLL1_LOCK_RISE_MASK1_WIDTH			 1

/* (0x18128) IRQ1_MASK_7 */
#define TACNA_DSP2_MPU_ERR_MASK1			0x20000000
#define TACNA_DSP2_MPU_ERR_MASK1_MASK			0x20000000
#define TACNA_DSP2_MPU_ERR_MASK1_SHIFT				29
#define TACNA_DSP2_MPU_ERR_MASK1_WIDTH				 1
#define TACNA_DSP2_WDT_EXPIRE_MASK1			0x10000000
#define TACNA_DSP2_WDT_EXPIRE_MASK1_MASK		0x10000000
#define TACNA_DSP2_WDT_EXPIRE_MASK1_SHIFT			28
#define TACNA_DSP2_WDT_EXPIRE_MASK1_WIDTH			 1
#define TACNA_DSP2_IHB_ERR_MASK1			0x08000000
#define TACNA_DSP2_IHB_ERR_MASK1_MASK			0x08000000
#define TACNA_DSP2_IHB_ERR_MASK1_SHIFT				27
#define TACNA_DSP2_IHB_ERR_MASK1_WIDTH				 1
#define TACNA_DSP2_AHB_SYS_ERR_MASK1			0x04000000
#define TACNA_DSP2_AHB_SYS_ERR_MASK1_MASK		0x04000000
#define TACNA_DSP2_AHB_SYS_ERR_MASK1_SHIFT			26
#define TACNA_DSP2_AHB_SYS_ERR_MASK1_WIDTH			 1
#define TACNA_DSP2_AHB_PACK_ERR_MASK1			0x02000000
#define TACNA_DSP2_AHB_PACK_ERR_MASK1_MASK		0x02000000
#define TACNA_DSP2_AHB_PACK_ERR_MASK1_SHIFT			25
#define TACNA_DSP2_AHB_PACK_ERR_MASK1_WIDTH			 1
#define TACNA_DSP2_NMI_ERR_MASK1			0x01000000
#define TACNA_DSP2_NMI_ERR_MASK1_MASK			0x01000000
#define TACNA_DSP2_NMI_ERR_MASK1_SHIFT				24
#define TACNA_DSP2_NMI_ERR_MASK1_WIDTH				 1
#define TACNA_DSP1_MPU_ERR_MASK1			0x00200000
#define TACNA_DSP1_MPU_ERR_MASK1_MASK			0x00200000
#define TACNA_DSP1_MPU_ERR_MASK1_SHIFT				21
#define TACNA_DSP1_MPU_ERR_MASK1_WIDTH				 1
#define TACNA_DSP1_WDT_EXPIRE_MASK1			0x00100000
#define TACNA_DSP1_WDT_EXPIRE_MASK1_MASK		0x00100000
#define TACNA_DSP1_WDT_EXPIRE_MASK1_SHIFT			20
#define TACNA_DSP1_WDT_EXPIRE_MASK1_WIDTH			 1
#define TACNA_DSP1_IHB_ERR_MASK1			0x00080000
#define TACNA_DSP1_IHB_ERR_MASK1_MASK			0x00080000
#define TACNA_DSP1_IHB_ERR_MASK1_SHIFT				19
#define TACNA_DSP1_IHB_ERR_MASK1_WIDTH				 1
#define TACNA_DSP1_AHB_SYS_ERR_MASK1			0x00040000
#define TACNA_DSP1_AHB_SYS_ERR_MASK1_MASK		0x00040000
#define TACNA_DSP1_AHB_SYS_ERR_MASK1_SHIFT			18
#define TACNA_DSP1_AHB_SYS_ERR_MASK1_WIDTH			 1
#define TACNA_DSP1_AHB_PACK_ERR_MASK1			0x00020000
#define TACNA_DSP1_AHB_PACK_ERR_MASK1_MASK		0x00020000
#define TACNA_DSP1_AHB_PACK_ERR_MASK1_SHIFT			17
#define TACNA_DSP1_AHB_PACK_ERR_MASK1_WIDTH			 1
#define TACNA_DSP1_NMI_ERR_MASK1			0x00010000
#define TACNA_DSP1_NMI_ERR_MASK1_MASK			0x00010000
#define TACNA_DSP1_NMI_ERR_MASK1_SHIFT				16
#define TACNA_DSP1_NMI_ERR_MASK1_WIDTH				 1

/* (0x18130) IRQ1_MASK_9 */
#define TACNA_MCU_HWERR_IRQ_OUT_MASK1			0x80000000
#define TACNA_MCU_HWERR_IRQ_OUT_MASK1_MASK		0x80000000
#define TACNA_MCU_HWERR_IRQ_OUT_MASK1_SHIFT			31
#define TACNA_MCU_HWERR_IRQ_OUT_MASK1_WIDTH			 1
#define TACNA_MCU_IRQ7_MASK1				0x40000000
#define TACNA_MCU_IRQ7_MASK1_MASK			0x40000000
#define TACNA_MCU_IRQ7_MASK1_SHIFT				30
#define TACNA_MCU_IRQ7_MASK1_WIDTH				 1
#define TACNA_MCU_IRQ6_MASK1				0x20000000
#define TACNA_MCU_IRQ6_MASK1_MASK			0x20000000
#define TACNA_MCU_IRQ6_MASK1_SHIFT				29
#define TACNA_MCU_IRQ6_MASK1_WIDTH				 1
#define TACNA_MCU_IRQ5_MASK1				0x10000000
#define TACNA_MCU_IRQ5_MASK1_MASK			0x10000000
#define TACNA_MCU_IRQ5_MASK1_SHIFT				28
#define TACNA_MCU_IRQ5_MASK1_WIDTH				 1
#define TACNA_MCU_IRQ4_MASK1				0x08000000
#define TACNA_MCU_IRQ4_MASK1_MASK			0x08000000
#define TACNA_MCU_IRQ4_MASK1_SHIFT				27
#define TACNA_MCU_IRQ4_MASK1_WIDTH				 1
#define TACNA_MCU_IRQ3_MASK1				0x04000000
#define TACNA_MCU_IRQ3_MASK1_MASK			0x04000000
#define TACNA_MCU_IRQ3_MASK1_SHIFT				26
#define TACNA_MCU_IRQ3_MASK1_WIDTH				 1
#define TACNA_MCU_IRQ2_MASK1				0x02000000
#define TACNA_MCU_IRQ2_MASK1_MASK			0x02000000
#define TACNA_MCU_IRQ2_MASK1_SHIFT				25
#define TACNA_MCU_IRQ2_MASK1_WIDTH				 1
#define TACNA_MCU_IRQ1_MASK1				0x01000000
#define TACNA_MCU_IRQ1_MASK1_MASK			0x01000000
#define TACNA_MCU_IRQ1_MASK1_SHIFT				24
#define TACNA_MCU_IRQ1_MASK1_WIDTH				 1
#define TACNA_DSP2_IRQ3_MASK1				0x00000080
#define TACNA_DSP2_IRQ3_MASK1_MASK			0x00000080
#define TACNA_DSP2_IRQ3_MASK1_SHIFT				 7
#define TACNA_DSP2_IRQ3_MASK1_WIDTH				 1
#define TACNA_DSP2_IRQ2_MASK1				0x00000040
#define TACNA_DSP2_IRQ2_MASK1_MASK			0x00000040
#define TACNA_DSP2_IRQ2_MASK1_SHIFT				 6
#define TACNA_DSP2_IRQ2_MASK1_WIDTH				 1
#define TACNA_DSP2_IRQ1_MASK1				0x00000020
#define TACNA_DSP2_IRQ1_MASK1_MASK			0x00000020
#define TACNA_DSP2_IRQ1_MASK1_SHIFT				 5
#define TACNA_DSP2_IRQ1_MASK1_WIDTH				 1
#define TACNA_DSP2_IRQ0_MASK1				0x00000010
#define TACNA_DSP2_IRQ0_MASK1_MASK			0x00000010
#define TACNA_DSP2_IRQ0_MASK1_SHIFT				 4
#define TACNA_DSP2_IRQ0_MASK1_WIDTH				 1
#define TACNA_DSP1_IRQ3_MASK1				0x00000008
#define TACNA_DSP1_IRQ3_MASK1_MASK			0x00000008
#define TACNA_DSP1_IRQ3_MASK1_SHIFT				 3
#define TACNA_DSP1_IRQ3_MASK1_WIDTH				 1
#define TACNA_DSP1_IRQ2_MASK1				0x00000004
#define TACNA_DSP1_IRQ2_MASK1_MASK			0x00000004
#define TACNA_DSP1_IRQ2_MASK1_SHIFT				 2
#define TACNA_DSP1_IRQ2_MASK1_WIDTH				 1
#define TACNA_DSP1_IRQ1_MASK1				0x00000002
#define TACNA_DSP1_IRQ1_MASK1_MASK			0x00000002
#define TACNA_DSP1_IRQ1_MASK1_SHIFT				 1
#define TACNA_DSP1_IRQ1_MASK1_WIDTH				 1
#define TACNA_DSP1_IRQ0_MASK1				0x00000001
#define TACNA_DSP1_IRQ0_MASK1_MASK			0x00000001
#define TACNA_DSP1_IRQ0_MASK1_SHIFT				 0
#define TACNA_DSP1_IRQ0_MASK1_WIDTH				 1

/* (0x18134) IRQ1_MASK_10 */
#define TACNA_AO_CODEC_BRIDGE_ERR_MASK1			0x08000000
#define TACNA_AO_CODEC_BRIDGE_ERR_MASK1_MASK		0x08000000
#define TACNA_AO_CODEC_BRIDGE_ERR_MASK1_SHIFT			27
#define TACNA_AO_CODEC_BRIDGE_ERR_MASK1_WIDTH			 1
#define TACNA_CODEC_AO_BRIDGE_ERR_MASK1			0x04000000
#define TACNA_CODEC_AO_BRIDGE_ERR_MASK1_MASK		0x04000000
#define TACNA_CODEC_AO_BRIDGE_ERR_MASK1_SHIFT			26
#define TACNA_CODEC_AO_BRIDGE_ERR_MASK1_WIDTH			 1
#define TACNA_CLOCK_DETECT_AO_MASK1			0x02000000
#define TACNA_CLOCK_DETECT_AO_MASK1_MASK		0x02000000
#define TACNA_CLOCK_DETECT_AO_MASK1_SHIFT			25
#define TACNA_CLOCK_DETECT_AO_MASK1_WIDTH			 1
#define TACNA_CLOCK_DETECT_MASK1			0x01000000
#define TACNA_CLOCK_DETECT_MASK1_MASK			0x01000000
#define TACNA_CLOCK_DETECT_MASK1_SHIFT				24
#define TACNA_CLOCK_DETECT_MASK1_WIDTH				 1
#define TACNA_ASRC2_IN2_LOCK_FALL_MASK1			0x00800000
#define TACNA_ASRC2_IN2_LOCK_FALL_MASK1_MASK		0x00800000
#define TACNA_ASRC2_IN2_LOCK_FALL_MASK1_SHIFT			23
#define TACNA_ASRC2_IN2_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_ASRC2_IN2_LOCK_RISE_MASK1			0x00400000
#define TACNA_ASRC2_IN2_LOCK_RISE_MASK1_MASK		0x00400000
#define TACNA_ASRC2_IN2_LOCK_RISE_MASK1_SHIFT			22
#define TACNA_ASRC2_IN2_LOCK_RISE_MASK1_WIDTH			 1
#define TACNA_ASRC2_IN1_LOCK_FALL_MASK1			0x00200000
#define TACNA_ASRC2_IN1_LOCK_FALL_MASK1_MASK		0x00200000
#define TACNA_ASRC2_IN1_LOCK_FALL_MASK1_SHIFT			21
#define TACNA_ASRC2_IN1_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_ASRC2_IN1_LOCK_RISE_MASK1			0x00100000
#define TACNA_ASRC2_IN1_LOCK_RISE_MASK1_MASK		0x00100000
#define TACNA_ASRC2_IN1_LOCK_RISE_MASK1_SHIFT			20
#define TACNA_ASRC2_IN1_LOCK_RISE_MASK1_WIDTH			 1
#define TACNA_ASRC1_IN2_LOCK_FALL_MASK1			0x00080000
#define TACNA_ASRC1_IN2_LOCK_FALL_MASK1_MASK		0x00080000
#define TACNA_ASRC1_IN2_LOCK_FALL_MASK1_SHIFT			19
#define TACNA_ASRC1_IN2_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_ASRC1_IN2_LOCK_RISE_MASK1			0x00040000
#define TACNA_ASRC1_IN2_LOCK_RISE_MASK1_MASK		0x00040000
#define TACNA_ASRC1_IN2_LOCK_RISE_MASK1_SHIFT			18
#define TACNA_ASRC1_IN2_LOCK_RISE_MASK1_WIDTH			 1
#define TACNA_ASRC1_IN1_LOCK_FALL_MASK1			0x00020000
#define TACNA_ASRC1_IN1_LOCK_FALL_MASK1_MASK		0x00020000
#define TACNA_ASRC1_IN1_LOCK_FALL_MASK1_SHIFT			17
#define TACNA_ASRC1_IN1_LOCK_FALL_MASK1_WIDTH			 1
#define TACNA_ASRC1_IN1_LOCK_RISE_MASK1			0x00010000
#define TACNA_ASRC1_IN1_LOCK_RISE_MASK1_MASK		0x00010000
#define TACNA_ASRC1_IN1_LOCK_RISE_MASK1_SHIFT			16
#define TACNA_ASRC1_IN1_LOCK_RISE_MASK1_WIDTH			 1

/* (0x18138) IRQ1_MASK_11 */
#define TACNA_GPIO8_FALL_MASK1				0x80000000
#define TACNA_GPIO8_FALL_MASK1_MASK			0x80000000
#define TACNA_GPIO8_FALL_MASK1_SHIFT				31
#define TACNA_GPIO8_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO8_RISE_MASK1				0x40000000
#define TACNA_GPIO8_RISE_MASK1_MASK			0x40000000
#define TACNA_GPIO8_RISE_MASK1_SHIFT				30
#define TACNA_GPIO8_RISE_MASK1_WIDTH				 1
#define TACNA_GPIO7_FALL_MASK1				0x20000000
#define TACNA_GPIO7_FALL_MASK1_MASK			0x20000000
#define TACNA_GPIO7_FALL_MASK1_SHIFT				29
#define TACNA_GPIO7_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO7_RISE_MASK1				0x10000000
#define TACNA_GPIO7_RISE_MASK1_MASK			0x10000000
#define TACNA_GPIO7_RISE_MASK1_SHIFT				28
#define TACNA_GPIO7_RISE_MASK1_WIDTH				 1
#define TACNA_GPIO6_FALL_MASK1				0x08000000
#define TACNA_GPIO6_FALL_MASK1_MASK			0x08000000
#define TACNA_GPIO6_FALL_MASK1_SHIFT				27
#define TACNA_GPIO6_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO6_RISE_MASK1				0x04000000
#define TACNA_GPIO6_RISE_MASK1_MASK			0x04000000
#define TACNA_GPIO6_RISE_MASK1_SHIFT				26
#define TACNA_GPIO6_RISE_MASK1_WIDTH				 1
#define TACNA_GPIO5_FALL_MASK1				0x02000000
#define TACNA_GPIO5_FALL_MASK1_MASK			0x02000000
#define TACNA_GPIO5_FALL_MASK1_SHIFT				25
#define TACNA_GPIO5_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO5_RISE_MASK1				0x01000000
#define TACNA_GPIO5_RISE_MASK1_MASK			0x01000000
#define TACNA_GPIO5_RISE_MASK1_SHIFT				24
#define TACNA_GPIO5_RISE_MASK1_WIDTH				 1
#define TACNA_GPIO4_FALL_MASK1				0x00800000
#define TACNA_GPIO4_FALL_MASK1_MASK			0x00800000
#define TACNA_GPIO4_FALL_MASK1_SHIFT				23
#define TACNA_GPIO4_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO4_RISE_MASK1				0x00400000
#define TACNA_GPIO4_RISE_MASK1_MASK			0x00400000
#define TACNA_GPIO4_RISE_MASK1_SHIFT				22
#define TACNA_GPIO4_RISE_MASK1_WIDTH				 1
#define TACNA_GPIO3_FALL_MASK1				0x00200000
#define TACNA_GPIO3_FALL_MASK1_MASK			0x00200000
#define TACNA_GPIO3_FALL_MASK1_SHIFT				21
#define TACNA_GPIO3_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO3_RISE_MASK1				0x00100000
#define TACNA_GPIO3_RISE_MASK1_MASK			0x00100000
#define TACNA_GPIO3_RISE_MASK1_SHIFT				20
#define TACNA_GPIO3_RISE_MASK1_WIDTH				 1
#define TACNA_GPIO2_FALL_MASK1				0x00080000
#define TACNA_GPIO2_FALL_MASK1_MASK			0x00080000
#define TACNA_GPIO2_FALL_MASK1_SHIFT				19
#define TACNA_GPIO2_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO2_RISE_MASK1				0x00040000
#define TACNA_GPIO2_RISE_MASK1_MASK			0x00040000
#define TACNA_GPIO2_RISE_MASK1_SHIFT				18
#define TACNA_GPIO2_RISE_MASK1_WIDTH				 1
#define TACNA_GPIO1_FALL_MASK1				0x00020000
#define TACNA_GPIO1_FALL_MASK1_MASK			0x00020000
#define TACNA_GPIO1_FALL_MASK1_SHIFT				17
#define TACNA_GPIO1_FALL_MASK1_WIDTH				 1
#define TACNA_GPIO1_RISE_MASK1				0x00010000
#define TACNA_GPIO1_RISE_MASK1_MASK			0x00010000
#define TACNA_GPIO1_RISE_MASK1_SHIFT				16
#define TACNA_GPIO1_RISE_MASK1_WIDTH				 1

/* (0x1813c) IRQ1_MASK_12 */
#define TACNA_EVENT1_FULL_MASK1				0x00010000
#define TACNA_EVENT1_FULL_MASK1_MASK			0x00010000
#define TACNA_EVENT1_FULL_MASK1_SHIFT				16
#define TACNA_EVENT1_FULL_MASK1_WIDTH				 1

/* (0x18140) IRQ1_MASK_13 */
#define TACNA_DSP2_TRB_STACK_ERR_MASK1			0x00000800
#define TACNA_DSP2_TRB_STACK_ERR_MASK1_MASK		0x00000800
#define TACNA_DSP2_TRB_STACK_ERR_MASK1_SHIFT			11
#define TACNA_DSP2_TRB_STACK_ERR_MASK1_WIDTH			 1
#define TACNA_DSP2_MIPS_PROF1_DONE_MASK1		0x00000200
#define TACNA_DSP2_MIPS_PROF1_DONE_MASK1_MASK		0x00000200
#define TACNA_DSP2_MIPS_PROF1_DONE_MASK1_SHIFT			 9
#define TACNA_DSP2_MIPS_PROF1_DONE_MASK1_WIDTH			 1
#define TACNA_DSP2_MIPS_PROF0_DONE_MASK1		0x00000100
#define TACNA_DSP2_MIPS_PROF0_DONE_MASK1_MASK		0x00000100
#define TACNA_DSP2_MIPS_PROF0_DONE_MASK1_SHIFT			 8
#define TACNA_DSP2_MIPS_PROF0_DONE_MASK1_WIDTH			 1
#define TACNA_DSP1_TRB_STACK_ERR_MASK1			0x00000008
#define TACNA_DSP1_TRB_STACK_ERR_MASK1_MASK		0x00000008
#define TACNA_DSP1_TRB_STACK_ERR_MASK1_SHIFT			 3
#define TACNA_DSP1_TRB_STACK_ERR_MASK1_WIDTH			 1
#define TACNA_DSP1_MIPS_PROF1_DONE_MASK1		0x00000002
#define TACNA_DSP1_MIPS_PROF1_DONE_MASK1_MASK		0x00000002
#define TACNA_DSP1_MIPS_PROF1_DONE_MASK1_SHIFT			 1
#define TACNA_DSP1_MIPS_PROF1_DONE_MASK1_WIDTH			 1
#define TACNA_DSP1_MIPS_PROF0_DONE_MASK1		0x00000001
#define TACNA_DSP1_MIPS_PROF0_DONE_MASK1_MASK		0x00000001
#define TACNA_DSP1_MIPS_PROF0_DONE_MASK1_SHIFT			 0
#define TACNA_DSP1_MIPS_PROF0_DONE_MASK1_WIDTH			 1

/* (0x18158) IRQ1_MASK_19 */
#define TACNA_SLIM_RX10_DONE_MASK1			0x08000000
#define TACNA_SLIM_RX10_DONE_MASK1_MASK			0x08000000
#define TACNA_SLIM_RX10_DONE_MASK1_SHIFT			27
#define TACNA_SLIM_RX10_DONE_MASK1_WIDTH			 1
#define TACNA_SLIM_TX10_DONE_MASK1			0x04000000
#define TACNA_SLIM_TX10_DONE_MASK1_MASK			0x04000000
#define TACNA_SLIM_TX10_DONE_MASK1_SHIFT			26
#define TACNA_SLIM_TX10_DONE_MASK1_WIDTH			 1
#define TACNA_SLIM_RX9_DONE_MASK1			0x02000000
#define TACNA_SLIM_RX9_DONE_MASK1_MASK			0x02000000
#define TACNA_SLIM_RX9_DONE_MASK1_SHIFT				25
#define TACNA_SLIM_RX9_DONE_MASK1_WIDTH				 1
#define TACNA_SLIM_TX9_DONE_MASK1			0x01000000
#define TACNA_SLIM_TX9_DONE_MASK1_MASK			0x01000000
#define TACNA_SLIM_TX9_DONE_MASK1_SHIFT				24
#define TACNA_SLIM_TX9_DONE_MASK1_WIDTH				 1

/* (0x18238) IRQ1_EDGE_11 */
#define TACNA_GPIO8_FALL_EDGE1				0x80000000
#define TACNA_GPIO8_FALL_EDGE1_MASK			0x80000000
#define TACNA_GPIO8_FALL_EDGE1_SHIFT				31
#define TACNA_GPIO8_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO8_RISE_EDGE1				0x40000000
#define TACNA_GPIO8_RISE_EDGE1_MASK			0x40000000
#define TACNA_GPIO8_RISE_EDGE1_SHIFT				30
#define TACNA_GPIO8_RISE_EDGE1_WIDTH				 1
#define TACNA_GPIO7_FALL_EDGE1				0x20000000
#define TACNA_GPIO7_FALL_EDGE1_MASK			0x20000000
#define TACNA_GPIO7_FALL_EDGE1_SHIFT				29
#define TACNA_GPIO7_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO7_RISE_EDGE1				0x10000000
#define TACNA_GPIO7_RISE_EDGE1_MASK			0x10000000
#define TACNA_GPIO7_RISE_EDGE1_SHIFT				28
#define TACNA_GPIO7_RISE_EDGE1_WIDTH				 1
#define TACNA_GPIO6_FALL_EDGE1				0x08000000
#define TACNA_GPIO6_FALL_EDGE1_MASK			0x08000000
#define TACNA_GPIO6_FALL_EDGE1_SHIFT				27
#define TACNA_GPIO6_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO6_RISE_EDGE1				0x04000000
#define TACNA_GPIO6_RISE_EDGE1_MASK			0x04000000
#define TACNA_GPIO6_RISE_EDGE1_SHIFT				26
#define TACNA_GPIO6_RISE_EDGE1_WIDTH				 1
#define TACNA_GPIO5_FALL_EDGE1				0x02000000
#define TACNA_GPIO5_FALL_EDGE1_MASK			0x02000000
#define TACNA_GPIO5_FALL_EDGE1_SHIFT				25
#define TACNA_GPIO5_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO5_RISE_EDGE1				0x01000000
#define TACNA_GPIO5_RISE_EDGE1_MASK			0x01000000
#define TACNA_GPIO5_RISE_EDGE1_SHIFT				24
#define TACNA_GPIO5_RISE_EDGE1_WIDTH				 1
#define TACNA_GPIO4_FALL_EDGE1				0x00800000
#define TACNA_GPIO4_FALL_EDGE1_MASK			0x00800000
#define TACNA_GPIO4_FALL_EDGE1_SHIFT				23
#define TACNA_GPIO4_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO4_RISE_EDGE1				0x00400000
#define TACNA_GPIO4_RISE_EDGE1_MASK			0x00400000
#define TACNA_GPIO4_RISE_EDGE1_SHIFT				22
#define TACNA_GPIO4_RISE_EDGE1_WIDTH				 1
#define TACNA_GPIO3_FALL_EDGE1				0x00200000
#define TACNA_GPIO3_FALL_EDGE1_MASK			0x00200000
#define TACNA_GPIO3_FALL_EDGE1_SHIFT				21
#define TACNA_GPIO3_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO3_RISE_EDGE1				0x00100000
#define TACNA_GPIO3_RISE_EDGE1_MASK			0x00100000
#define TACNA_GPIO3_RISE_EDGE1_SHIFT				20
#define TACNA_GPIO3_RISE_EDGE1_WIDTH				 1
#define TACNA_GPIO2_FALL_EDGE1				0x00080000
#define TACNA_GPIO2_FALL_EDGE1_MASK			0x00080000
#define TACNA_GPIO2_FALL_EDGE1_SHIFT				19
#define TACNA_GPIO2_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO2_RISE_EDGE1				0x00040000
#define TACNA_GPIO2_RISE_EDGE1_MASK			0x00040000
#define TACNA_GPIO2_RISE_EDGE1_SHIFT				18
#define TACNA_GPIO2_RISE_EDGE1_WIDTH				 1
#define TACNA_GPIO1_FALL_EDGE1				0x00020000
#define TACNA_GPIO1_FALL_EDGE1_MASK			0x00020000
#define TACNA_GPIO1_FALL_EDGE1_SHIFT				17
#define TACNA_GPIO1_FALL_EDGE1_WIDTH				 1
#define TACNA_GPIO1_RISE_EDGE1				0x00010000
#define TACNA_GPIO1_RISE_EDGE1_MASK			0x00010000
#define TACNA_GPIO1_RISE_EDGE1_SHIFT				16
#define TACNA_GPIO1_RISE_EDGE1_WIDTH				 1

/* (0x19000) SW_TRIGGER_MSTR1 */
#define TACNA_MSTR1_TRIG31				0x80000000
#define TACNA_MSTR1_TRIG31_MASK				0x80000000
#define TACNA_MSTR1_TRIG31_SHIFT				31
#define TACNA_MSTR1_TRIG31_WIDTH				 1
#define TACNA_MSTR1_TRIG30				0x40000000
#define TACNA_MSTR1_TRIG30_MASK				0x40000000
#define TACNA_MSTR1_TRIG30_SHIFT				30
#define TACNA_MSTR1_TRIG30_WIDTH				 1
#define TACNA_MSTR1_TRIG29				0x20000000
#define TACNA_MSTR1_TRIG29_MASK				0x20000000
#define TACNA_MSTR1_TRIG29_SHIFT				29
#define TACNA_MSTR1_TRIG29_WIDTH				 1
#define TACNA_MSTR1_TRIG28				0x10000000
#define TACNA_MSTR1_TRIG28_MASK				0x10000000
#define TACNA_MSTR1_TRIG28_SHIFT				28
#define TACNA_MSTR1_TRIG28_WIDTH				 1
#define TACNA_MSTR1_TRIG27				0x08000000
#define TACNA_MSTR1_TRIG27_MASK				0x08000000
#define TACNA_MSTR1_TRIG27_SHIFT				27
#define TACNA_MSTR1_TRIG27_WIDTH				 1
#define TACNA_MSTR1_TRIG26				0x04000000
#define TACNA_MSTR1_TRIG26_MASK				0x04000000
#define TACNA_MSTR1_TRIG26_SHIFT				26
#define TACNA_MSTR1_TRIG26_WIDTH				 1
#define TACNA_MSTR1_TRIG25				0x02000000
#define TACNA_MSTR1_TRIG25_MASK				0x02000000
#define TACNA_MSTR1_TRIG25_SHIFT				25
#define TACNA_MSTR1_TRIG25_WIDTH				 1
#define TACNA_MSTR1_TRIG24				0x01000000
#define TACNA_MSTR1_TRIG24_MASK				0x01000000
#define TACNA_MSTR1_TRIG24_SHIFT				24
#define TACNA_MSTR1_TRIG24_WIDTH				 1
#define TACNA_MSTR1_TRIG23				0x00800000
#define TACNA_MSTR1_TRIG23_MASK				0x00800000
#define TACNA_MSTR1_TRIG23_SHIFT				23
#define TACNA_MSTR1_TRIG23_WIDTH				 1
#define TACNA_MSTR1_TRIG22				0x00400000
#define TACNA_MSTR1_TRIG22_MASK				0x00400000
#define TACNA_MSTR1_TRIG22_SHIFT				22
#define TACNA_MSTR1_TRIG22_WIDTH				 1
#define TACNA_MSTR1_TRIG21				0x00200000
#define TACNA_MSTR1_TRIG21_MASK				0x00200000
#define TACNA_MSTR1_TRIG21_SHIFT				21
#define TACNA_MSTR1_TRIG21_WIDTH				 1
#define TACNA_MSTR1_TRIG20				0x00100000
#define TACNA_MSTR1_TRIG20_MASK				0x00100000
#define TACNA_MSTR1_TRIG20_SHIFT				20
#define TACNA_MSTR1_TRIG20_WIDTH				 1
#define TACNA_MSTR1_TRIG19				0x00080000
#define TACNA_MSTR1_TRIG19_MASK				0x00080000
#define TACNA_MSTR1_TRIG19_SHIFT				19
#define TACNA_MSTR1_TRIG19_WIDTH				 1
#define TACNA_MSTR1_TRIG18				0x00040000
#define TACNA_MSTR1_TRIG18_MASK				0x00040000
#define TACNA_MSTR1_TRIG18_SHIFT				18
#define TACNA_MSTR1_TRIG18_WIDTH				 1
#define TACNA_MSTR1_TRIG17				0x00020000
#define TACNA_MSTR1_TRIG17_MASK				0x00020000
#define TACNA_MSTR1_TRIG17_SHIFT				17
#define TACNA_MSTR1_TRIG17_WIDTH				 1
#define TACNA_MSTR1_TRIG16				0x00010000
#define TACNA_MSTR1_TRIG16_MASK				0x00010000
#define TACNA_MSTR1_TRIG16_SHIFT				16
#define TACNA_MSTR1_TRIG16_WIDTH				 1
#define TACNA_MSTR1_TRIG15				0x00008000
#define TACNA_MSTR1_TRIG15_MASK				0x00008000
#define TACNA_MSTR1_TRIG15_SHIFT				15
#define TACNA_MSTR1_TRIG15_WIDTH				 1
#define TACNA_MSTR1_TRIG14				0x00004000
#define TACNA_MSTR1_TRIG14_MASK				0x00004000
#define TACNA_MSTR1_TRIG14_SHIFT				14
#define TACNA_MSTR1_TRIG14_WIDTH				 1
#define TACNA_MSTR1_TRIG13				0x00002000
#define TACNA_MSTR1_TRIG13_MASK				0x00002000
#define TACNA_MSTR1_TRIG13_SHIFT				13
#define TACNA_MSTR1_TRIG13_WIDTH				 1
#define TACNA_MSTR1_TRIG12				0x00001000
#define TACNA_MSTR1_TRIG12_MASK				0x00001000
#define TACNA_MSTR1_TRIG12_SHIFT				12
#define TACNA_MSTR1_TRIG12_WIDTH				 1
#define TACNA_MSTR1_TRIG11				0x00000800
#define TACNA_MSTR1_TRIG11_MASK				0x00000800
#define TACNA_MSTR1_TRIG11_SHIFT				11
#define TACNA_MSTR1_TRIG11_WIDTH				 1
#define TACNA_MSTR1_TRIG10				0x00000400
#define TACNA_MSTR1_TRIG10_MASK				0x00000400
#define TACNA_MSTR1_TRIG10_SHIFT				10
#define TACNA_MSTR1_TRIG10_WIDTH				 1
#define TACNA_MSTR1_TRIG9				0x00000200
#define TACNA_MSTR1_TRIG9_MASK				0x00000200
#define TACNA_MSTR1_TRIG9_SHIFT					 9
#define TACNA_MSTR1_TRIG9_WIDTH					 1
#define TACNA_MSTR1_TRIG8				0x00000100
#define TACNA_MSTR1_TRIG8_MASK				0x00000100
#define TACNA_MSTR1_TRIG8_SHIFT					 8
#define TACNA_MSTR1_TRIG8_WIDTH					 1
#define TACNA_MSTR1_TRIG7				0x00000080
#define TACNA_MSTR1_TRIG7_MASK				0x00000080
#define TACNA_MSTR1_TRIG7_SHIFT					 7
#define TACNA_MSTR1_TRIG7_WIDTH					 1
#define TACNA_MSTR1_TRIG6				0x00000040
#define TACNA_MSTR1_TRIG6_MASK				0x00000040
#define TACNA_MSTR1_TRIG6_SHIFT					 6
#define TACNA_MSTR1_TRIG6_WIDTH					 1
#define TACNA_MSTR1_TRIG5				0x00000020
#define TACNA_MSTR1_TRIG5_MASK				0x00000020
#define TACNA_MSTR1_TRIG5_SHIFT					 5
#define TACNA_MSTR1_TRIG5_WIDTH					 1
#define TACNA_MSTR1_TRIG4				0x00000010
#define TACNA_MSTR1_TRIG4_MASK				0x00000010
#define TACNA_MSTR1_TRIG4_SHIFT					 4
#define TACNA_MSTR1_TRIG4_WIDTH					 1
#define TACNA_MSTR1_TRIG3				0x00000008
#define TACNA_MSTR1_TRIG3_MASK				0x00000008
#define TACNA_MSTR1_TRIG3_SHIFT					 3
#define TACNA_MSTR1_TRIG3_WIDTH					 1
#define TACNA_MSTR1_TRIG2				0x00000004
#define TACNA_MSTR1_TRIG2_MASK				0x00000004
#define TACNA_MSTR1_TRIG2_SHIFT					 2
#define TACNA_MSTR1_TRIG2_WIDTH					 1
#define TACNA_MSTR1_TRIG1				0x00000002
#define TACNA_MSTR1_TRIG1_MASK				0x00000002
#define TACNA_MSTR1_TRIG1_SHIFT					 1
#define TACNA_MSTR1_TRIG1_WIDTH					 1
#define TACNA_MSTR1_TRIG0				0x00000001
#define TACNA_MSTR1_TRIG0_MASK				0x00000001
#define TACNA_MSTR1_TRIG0_SHIFT					 0
#define TACNA_MSTR1_TRIG0_WIDTH					 1

/* (0x19004) SW_TRIGGER_MSTR2 */
#define TACNA_MSTR2_TRIG31				0x80000000
#define TACNA_MSTR2_TRIG31_MASK				0x80000000
#define TACNA_MSTR2_TRIG31_SHIFT				31
#define TACNA_MSTR2_TRIG31_WIDTH				 1
#define TACNA_MSTR2_TRIG30				0x40000000
#define TACNA_MSTR2_TRIG30_MASK				0x40000000
#define TACNA_MSTR2_TRIG30_SHIFT				30
#define TACNA_MSTR2_TRIG30_WIDTH				 1
#define TACNA_MSTR2_TRIG29				0x20000000
#define TACNA_MSTR2_TRIG29_MASK				0x20000000
#define TACNA_MSTR2_TRIG29_SHIFT				29
#define TACNA_MSTR2_TRIG29_WIDTH				 1
#define TACNA_MSTR2_TRIG28				0x10000000
#define TACNA_MSTR2_TRIG28_MASK				0x10000000
#define TACNA_MSTR2_TRIG28_SHIFT				28
#define TACNA_MSTR2_TRIG28_WIDTH				 1
#define TACNA_MSTR2_TRIG27				0x08000000
#define TACNA_MSTR2_TRIG27_MASK				0x08000000
#define TACNA_MSTR2_TRIG27_SHIFT				27
#define TACNA_MSTR2_TRIG27_WIDTH				 1
#define TACNA_MSTR2_TRIG26				0x04000000
#define TACNA_MSTR2_TRIG26_MASK				0x04000000
#define TACNA_MSTR2_TRIG26_SHIFT				26
#define TACNA_MSTR2_TRIG26_WIDTH				 1
#define TACNA_MSTR2_TRIG25				0x02000000
#define TACNA_MSTR2_TRIG25_MASK				0x02000000
#define TACNA_MSTR2_TRIG25_SHIFT				25
#define TACNA_MSTR2_TRIG25_WIDTH				 1
#define TACNA_MSTR2_TRIG24				0x01000000
#define TACNA_MSTR2_TRIG24_MASK				0x01000000
#define TACNA_MSTR2_TRIG24_SHIFT				24
#define TACNA_MSTR2_TRIG24_WIDTH				 1
#define TACNA_MSTR2_TRIG23				0x00800000
#define TACNA_MSTR2_TRIG23_MASK				0x00800000
#define TACNA_MSTR2_TRIG23_SHIFT				23
#define TACNA_MSTR2_TRIG23_WIDTH				 1
#define TACNA_MSTR2_TRIG22				0x00400000
#define TACNA_MSTR2_TRIG22_MASK				0x00400000
#define TACNA_MSTR2_TRIG22_SHIFT				22
#define TACNA_MSTR2_TRIG22_WIDTH				 1
#define TACNA_MSTR2_TRIG21				0x00200000
#define TACNA_MSTR2_TRIG21_MASK				0x00200000
#define TACNA_MSTR2_TRIG21_SHIFT				21
#define TACNA_MSTR2_TRIG21_WIDTH				 1
#define TACNA_MSTR2_TRIG20				0x00100000
#define TACNA_MSTR2_TRIG20_MASK				0x00100000
#define TACNA_MSTR2_TRIG20_SHIFT				20
#define TACNA_MSTR2_TRIG20_WIDTH				 1
#define TACNA_MSTR2_TRIG19				0x00080000
#define TACNA_MSTR2_TRIG19_MASK				0x00080000
#define TACNA_MSTR2_TRIG19_SHIFT				19
#define TACNA_MSTR2_TRIG19_WIDTH				 1
#define TACNA_MSTR2_TRIG18				0x00040000
#define TACNA_MSTR2_TRIG18_MASK				0x00040000
#define TACNA_MSTR2_TRIG18_SHIFT				18
#define TACNA_MSTR2_TRIG18_WIDTH				 1
#define TACNA_MSTR2_TRIG17				0x00020000
#define TACNA_MSTR2_TRIG17_MASK				0x00020000
#define TACNA_MSTR2_TRIG17_SHIFT				17
#define TACNA_MSTR2_TRIG17_WIDTH				 1
#define TACNA_MSTR2_TRIG16				0x00010000
#define TACNA_MSTR2_TRIG16_MASK				0x00010000
#define TACNA_MSTR2_TRIG16_SHIFT				16
#define TACNA_MSTR2_TRIG16_WIDTH				 1
#define TACNA_MSTR2_TRIG15				0x00008000
#define TACNA_MSTR2_TRIG15_MASK				0x00008000
#define TACNA_MSTR2_TRIG15_SHIFT				15
#define TACNA_MSTR2_TRIG15_WIDTH				 1
#define TACNA_MSTR2_TRIG14				0x00004000
#define TACNA_MSTR2_TRIG14_MASK				0x00004000
#define TACNA_MSTR2_TRIG14_SHIFT				14
#define TACNA_MSTR2_TRIG14_WIDTH				 1
#define TACNA_MSTR2_TRIG13				0x00002000
#define TACNA_MSTR2_TRIG13_MASK				0x00002000
#define TACNA_MSTR2_TRIG13_SHIFT				13
#define TACNA_MSTR2_TRIG13_WIDTH				 1
#define TACNA_MSTR2_TRIG12				0x00001000
#define TACNA_MSTR2_TRIG12_MASK				0x00001000
#define TACNA_MSTR2_TRIG12_SHIFT				12
#define TACNA_MSTR2_TRIG12_WIDTH				 1
#define TACNA_MSTR2_TRIG11				0x00000800
#define TACNA_MSTR2_TRIG11_MASK				0x00000800
#define TACNA_MSTR2_TRIG11_SHIFT				11
#define TACNA_MSTR2_TRIG11_WIDTH				 1
#define TACNA_MSTR2_TRIG10				0x00000400
#define TACNA_MSTR2_TRIG10_MASK				0x00000400
#define TACNA_MSTR2_TRIG10_SHIFT				10
#define TACNA_MSTR2_TRIG10_WIDTH				 1
#define TACNA_MSTR2_TRIG9				0x00000200
#define TACNA_MSTR2_TRIG9_MASK				0x00000200
#define TACNA_MSTR2_TRIG9_SHIFT					 9
#define TACNA_MSTR2_TRIG9_WIDTH					 1
#define TACNA_MSTR2_TRIG8				0x00000100
#define TACNA_MSTR2_TRIG8_MASK				0x00000100
#define TACNA_MSTR2_TRIG8_SHIFT					 8
#define TACNA_MSTR2_TRIG8_WIDTH					 1
#define TACNA_MSTR2_TRIG7				0x00000080
#define TACNA_MSTR2_TRIG7_MASK				0x00000080
#define TACNA_MSTR2_TRIG7_SHIFT					 7
#define TACNA_MSTR2_TRIG7_WIDTH					 1
#define TACNA_MSTR2_TRIG6				0x00000040
#define TACNA_MSTR2_TRIG6_MASK				0x00000040
#define TACNA_MSTR2_TRIG6_SHIFT					 6
#define TACNA_MSTR2_TRIG6_WIDTH					 1
#define TACNA_MSTR2_TRIG5				0x00000020
#define TACNA_MSTR2_TRIG5_MASK				0x00000020
#define TACNA_MSTR2_TRIG5_SHIFT					 5
#define TACNA_MSTR2_TRIG5_WIDTH					 1
#define TACNA_MSTR2_TRIG4				0x00000010
#define TACNA_MSTR2_TRIG4_MASK				0x00000010
#define TACNA_MSTR2_TRIG4_SHIFT					 4
#define TACNA_MSTR2_TRIG4_WIDTH					 1
#define TACNA_MSTR2_TRIG3				0x00000008
#define TACNA_MSTR2_TRIG3_MASK				0x00000008
#define TACNA_MSTR2_TRIG3_SHIFT					 3
#define TACNA_MSTR2_TRIG3_WIDTH					 1
#define TACNA_MSTR2_TRIG2				0x00000004
#define TACNA_MSTR2_TRIG2_MASK				0x00000004
#define TACNA_MSTR2_TRIG2_SHIFT					 2
#define TACNA_MSTR2_TRIG2_WIDTH					 1
#define TACNA_MSTR2_TRIG1				0x00000002
#define TACNA_MSTR2_TRIG1_MASK				0x00000002
#define TACNA_MSTR2_TRIG1_SHIFT					 1
#define TACNA_MSTR2_TRIG1_WIDTH					 1
#define TACNA_MSTR2_TRIG0				0x00000001
#define TACNA_MSTR2_TRIG0_MASK				0x00000001
#define TACNA_MSTR2_TRIG0_SHIFT					 0
#define TACNA_MSTR2_TRIG0_WIDTH					 1

/* (0x109000) SLIMBUS_DSP_CLK */
#define TACNA_SLIM_DSP_CLK_MANUAL			0x00000002
#define TACNA_SLIM_DSP_CLK_MANUAL_MASK			0x00000002
#define TACNA_SLIM_DSP_CLK_MANUAL_SHIFT				 1
#define TACNA_SLIM_DSP_CLK_MANUAL_WIDTH				 1
#define TACNA_SLIM_DSP_CLK_EN				0x00000001
#define TACNA_SLIM_DSP_CLK_EN_MASK			0x00000001
#define TACNA_SLIM_DSP_CLK_EN_SHIFT				 0
#define TACNA_SLIM_DSP_CLK_EN_WIDTH				 1

/* (0x109004) SLIMBUS_BULK_STATUS */
#define TACNA_SLIM_BULK_ERROR_HADDR_MASK		0xffffffff
#define TACNA_SLIM_BULK_ERROR_HADDR_SHIFT			 0
#define TACNA_SLIM_BULK_ERROR_HADDR_WIDTH			32

/* (0x109008)  SLIMBUS_BULK_ENABLE */
#define TACNA_SLIMTX10_EN				0x02000000
#define TACNA_SLIMTX10_EN_MASK				0x02000000
#define TACNA_SLIMTX10_EN_SHIFT					25
#define TACNA_SLIMTX10_EN_WIDTH					 1
#define TACNA_SLIMTX9_EN				0x01000000
#define TACNA_SLIMTX9_EN_MASK				0x01000000
#define TACNA_SLIMTX9_EN_SHIFT					24
#define TACNA_SLIMTX9_EN_WIDTH					 1
#define TACNA_SLIMRX10_EN				0x00000200
#define TACNA_SLIMRX10_EN_MASK				0x00000200
#define TACNA_SLIMRX10_EN_SHIFT					 9
#define TACNA_SLIMRX10_EN_WIDTH					 1
#define TACNA_SLIMRX9_EN				0x00000100
#define TACNA_SLIMRX9_EN_MASK				0x00000100
#define TACNA_SLIMRX9_EN_SHIFT					 8
#define TACNA_SLIMRX9_EN_WIDTH					 1

/* (0x109008) SLIMBUS_RX9_START_ADDR */
#define TACNA_SLIMRX9_START_ADDR_MASK			0x07ffffff
#define TACNA_SLIMRX9_START_ADDR_SHIFT				 0
#define TACNA_SLIMRX9_START_ADDR_WIDTH				27

/* (0x109014) SLIMBUS_RX10_START_ADDR */
#define TACNA_SLIMRX10_START_ADDR_MASK			0x07ffffff
#define TACNA_SLIMRX10_START_ADDR_SHIFT				 0
#define TACNA_SLIMRX10_START_ADDR_WIDTH				27

/* (0x109018) SLIMBUS_RX10_PORTS */
#define TACNA_SLIMRX10_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMRX10_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMRX10_PORT_ADDR_WIDTH				 8

/* (0x10901c) SLIMBUS_RX10_PORT_STATUS */
#define TACNA_SLIMRX10_ADDR_MASK			0x07ffffff
#define TACNA_SLIMRX10_ADDR_SHIFT				 0
#define TACNA_SLIMRX10_ADDR_WIDTH				27

/* (0x109010) SLIMBUS_RX9_BLOCK_LENGTH */
#define TACNA_SLIMRX9_BLOCK_LEN_MASK			0x003fffff
#define TACNA_SLIMRX9_BLOCK_LEN_SHIFT				 0
#define TACNA_SLIMRX9_BLOCK_LEN_WIDTH				22

/* (0x109014) SLIMBUS_RX9_NUM_BLOCKS */
#define TACNA_SLIMRX9_NUM_BLOCKS_MASK			0x000000ff
#define TACNA_SLIMRX9_NUM_BLOCKS_SHIFT				 0
#define TACNA_SLIMRX9_NUM_BLOCKS_WIDTH				 8

/* (0x109018) SLIMBUS_RX9_LENGTH */
#define TACNA_SLIMRX9_LEN_MASK				0x003fffff
#define TACNA_SLIMRX9_LEN_SHIFT					 0
#define TACNA_SLIMRX9_LEN_WIDTH					22

/* (0x10901c) SLIMBUS_RX9_PORT_STATUS */
#define TACNA_SLIMRX9_ADDR_MASK				0x07ffffff
#define TACNA_SLIMRX9_ADDR_SHIFT				 0
#define TACNA_SLIMRX9_ADDR_WIDTH				27

/* (0x109020) SLIMBUS_RX9_BLOCK_LENGTH_CUR */
#define TACNA_SLIMRX9_BLOCK_LEN_CUR_MASK		0x003fffff
#define TACNA_SLIMRX9_BLOCK_LEN_CUR_SHIFT			 0
#define TACNA_SLIMRX9_BLOCK_LEN_CUR_WIDTH			22

/* (0x109024) SLIMBUS_RX9_BLOCK_CUR */
#define TACNA_SLIMRX9_BLOCK_CUR_MASK			0x000000ff
#define TACNA_SLIMRX9_BLOCK_CUR_SHIFT				 0
#define TACNA_SLIMRX9_BLOCK_CUR_WIDTH				 8

/* (0x109028) SLIMBUS_RX9_BYTE_COUNT */
#define TACNA_SLIMRX9_BYTE_COUNT_MASK			0x003fffff
#define TACNA_SLIMRX9_BYTE_COUNT_SHIFT				 0
#define TACNA_SLIMRX9_BYTE_COUNT_WIDTH				22

/* (0x10902c) SLIMBUS_RX9_RESYNC_EN */
#define TACNA_SLIMRX9_RESYNC_EN				0x00000001
#define TACNA_SLIMRX9_RESYNC_EN_MASK			0x00000001
#define TACNA_SLIMRX9_RESYNC_EN_SHIFT				 0
#define TACNA_SLIMRX9_RESYNC_EN_WIDTH				 1

/* (0x109030) SLIMBUS_RX9_RESYNC_THR */
#define TACNA_SLIMRX9_RESYNC_THR_MASK			0x0000000f
#define TACNA_SLIMRX9_RESYNC_THR_SHIFT				 0
#define TACNA_SLIMRX9_RESYNC_THR_WIDTH				 4

/* (0x109034) SLIMBUS_RX9_RESYNC_SRC */
#define TACNA_SLIMRX9_RESYNC_SRC_MASK			0x000000ff
#define TACNA_SLIMRX9_RESYNC_SRC_SHIFT				 0
#define TACNA_SLIMRX9_RESYNC_SRC_WIDTH				 8

/* (0x109038) SLIMBUS_RX9_PORTS */
#define TACNA_SLIMRX9_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMRX9_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMRX9_PORT_ADDR_WIDTH				 8

/* (0x10903c) SLIMBUS_RX9_LEFT_JUSTIFY */
#define TACNA_SLIMRX9_LJ				0x00000001
#define TACNA_SLIMRX9_LJ_MASK				0x00000001
#define TACNA_SLIMRX9_LJ_SHIFT					 0
#define TACNA_SLIMRX9_LJ_WIDTH					 1

/* (0x109040) SLIMBUS_RX9_ADDITIONAL_SHIFT */
#define TACNA_SLIMRX9_DIR_SHIFT				0x00000100
#define TACNA_SLIMRX9_DIR_SHIFT_MASK			0x00000100
#define TACNA_SLIMRX9_DIR_SHIFT_SHIFT				 8
#define TACNA_SLIMRX9_DIR_SHIFT_WIDTH				 1
#define TACNA_SLIMRX9_BIT_SHIFT_MASK			0x0000001f
#define TACNA_SLIMRX9_BIT_SHIFT_SHIFT				 0
#define TACNA_SLIMRX9_BIT_SHIFT_WIDTH				 5

/* (0x109044) SLIMBUS_RX10_START_ADDR */
#define TACNA_SLIMRX10_START_ADDR_MASK			0x07ffffff
#define TACNA_SLIMRX10_START_ADDR_SHIFT				 0
#define TACNA_SLIMRX10_START_ADDR_WIDTH				27

/* (0x109048) SLIMBUS_RX10_BLOCK_LENGTH */
#define TACNA_SLIMRX10_BLOCK_LEN_MASK			0x003fffff
#define TACNA_SLIMRX10_BLOCK_LEN_SHIFT				 0
#define TACNA_SLIMRX10_BLOCK_LEN_WIDTH				22

/* (0x10904c) SLIMBUS_RX10_NUM_BLOCKS */
#define TACNA_SLIMRX10_NUM_BLOCKS_MASK			0x000000ff
#define TACNA_SLIMRX10_NUM_BLOCKS_SHIFT				 0
#define TACNA_SLIMRX10_NUM_BLOCKS_WIDTH				 8

/* (0x109050) SLIMBUS_RX10_LENGTH */
#define TACNA_SLIMRX10_LEN_MASK				0x003fffff
#define TACNA_SLIMRX10_LEN_SHIFT				 0
#define TACNA_SLIMRX10_LEN_WIDTH				22

/* (0x109054) SLIMBUS_RX10_PORT_STATUS */
#define TACNA_SLIMRX10_ADDR_MASK			0x07ffffff
#define TACNA_SLIMRX10_ADDR_SHIFT				 0
#define TACNA_SLIMRX10_ADDR_WIDTH				27

/* (0x109058) SLIMBUS_RX10_BLOCK_LENGTH_CUR */
#define TACNA_SLIMRX10_BLOCK_LEN_CUR_MASK		0x003fffff
#define TACNA_SLIMRX10_BLOCK_LEN_CUR_SHIFT			 0
#define TACNA_SLIMRX10_BLOCK_LEN_CUR_WIDTH			22

/* (0x10905c) SLIMBUS_RX10_BLOCK_CUR */
#define TACNA_SLIMRX10_BLOCK_CUR_MASK			0x000000ff
#define TACNA_SLIMRX10_BLOCK_CUR_SHIFT				 0
#define TACNA_SLIMRX10_BLOCK_CUR_WIDTH				 8

/* (0x109060) SLIMBUS_RX10_BYTE_COUNT */
#define TACNA_SLIMRX10_BYTE_COUNT_MASK			0x003fffff
#define TACNA_SLIMRX10_BYTE_COUNT_SHIFT				 0
#define TACNA_SLIMRX10_BYTE_COUNT_WIDTH				22

/* (0x109064) SLIMBUS_RX10_RESYNC_EN */
#define TACNA_SLIMRX10_RESYNC_EN			0x00000001
#define TACNA_SLIMRX10_RESYNC_EN_MASK			0x00000001
#define TACNA_SLIMRX10_RESYNC_EN_SHIFT				 0
#define TACNA_SLIMRX10_RESYNC_EN_WIDTH				 1

/* (0x109068) SLIMBUS_RX10_RESYNC_THR */
#define TACNA_SLIMRX10_RESYNC_THR_MASK			0x0000000f
#define TACNA_SLIMRX10_RESYNC_THR_SHIFT				 0
#define TACNA_SLIMRX10_RESYNC_THR_WIDTH				 4

/* (0x10906c) SLIMBUS_RX10_RESYNC_SRC */
#define TACNA_SLIMRX10_RESYNC_SRC_MASK			0x000000ff
#define TACNA_SLIMRX10_RESYNC_SRC_SHIFT				 0
#define TACNA_SLIMRX10_RESYNC_SRC_WIDTH				 8

/* (0x109070) SLIMBUS_RX10_PORTS */
#define TACNA_SLIMRX10_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMRX10_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMRX10_PORT_ADDR_WIDTH				 8

/* (0x109074) SLIMBUS_RX10_LEFT_JUSTIFY */
#define TACNA_SLIMRX10_LJ				0x00000001
#define TACNA_SLIMRX10_LJ_MASK				0x00000001
#define TACNA_SLIMRX10_LJ_SHIFT					 0
#define TACNA_SLIMRX10_LJ_WIDTH					 1

/* (0x109078) SLIMBUS_RX10_ADDITIONAL_SHIFT */
#define TACNA_SLIMRX10_DIR_SHIFT			0x00000100
#define TACNA_SLIMRX10_DIR_SHIFT_MASK			0x00000100
#define TACNA_SLIMRX10_DIR_SHIFT_SHIFT				 8
#define TACNA_SLIMRX10_DIR_SHIFT_WIDTH				 1
#define TACNA_SLIMRX10_BIT_SHIFT_MASK			0x0000001f
#define TACNA_SLIMRX10_BIT_SHIFT_SHIFT				 0
#define TACNA_SLIMRX10_BIT_SHIFT_WIDTH				 5

/* (0x10907c) SLIMBUS_TX9_START_ADDR */
#define TACNA_SLIMTX9_START_ADDR_MASK			0x07ffffff
#define TACNA_SLIMTX9_START_ADDR_SHIFT				 0
#define TACNA_SLIMTX9_START_ADDR_WIDTH				27

/* (0x109080) SLIMBUS_TX9_BLOCK_LENGTH */
#define TACNA_SLIMTX9_BLOCK_LEN_MASK			0x003fffff
#define TACNA_SLIMTX9_BLOCK_LEN_SHIFT				 0
#define TACNA_SLIMTX9_BLOCK_LEN_WIDTH				22

/* (0x109084) SLIMBUS_TX9_NUM_BLOCKS */
#define TACNA_SLIMTX9_NUM_BLOCKS_MASK			0x000000ff
#define TACNA_SLIMTX9_NUM_BLOCKS_SHIFT				 0
#define TACNA_SLIMTX9_NUM_BLOCKS_WIDTH				 8

/* (0x109088) SLIMBUS_TX9_LENGTH */
#define TACNA_SLIMTX9_LEN_MASK				0x003fffff
#define TACNA_SLIMTX9_LEN_SHIFT					 0
#define TACNA_SLIMTX9_LEN_WIDTH					22

/* (0x10908c) SLIMBUS_TX9_PORT_STATUS */
#define TACNA_SLIMTX9_ADDR_MASK				0x07ffffff
#define TACNA_SLIMTX9_ADDR_SHIFT				 0
#define TACNA_SLIMTX9_ADDR_WIDTH				27

/* (0x109090) SLIMBUS_TX9_BLOCK_LENGTH_CUR */
#define TACNA_SLIMTX9_BLOCK_LEN_CUR_MASK		0x003fffff
#define TACNA_SLIMTX9_BLOCK_LEN_CUR_SHIFT			 0
#define TACNA_SLIMTX9_BLOCK_LEN_CUR_WIDTH			22

/* (0x109094) SLIMBUS_TX9_BLOCK_CUR */
#define TACNA_SLIMTX9_BLOCK_CUR_MASK			0x000000ff
#define TACNA_SLIMTX9_BLOCK_CUR_SHIFT				 0
#define TACNA_SLIMTX9_BLOCK_CUR_WIDTH				 8

/* (0x109098) SLIMBUS_TX9_BYTE_COUNT */
#define TACNA_SLIMTX9_BYTE_COUNT_MASK			0x003fffff
#define TACNA_SLIMTX9_BYTE_COUNT_SHIFT				 0
#define TACNA_SLIMTX9_BYTE_COUNT_WIDTH				22

/* (0x10909c) SLIMBUS_TX9_RESYNC_EN */
#define TACNA_SLIMTX9_RESYNC_EN				0x00000001
#define TACNA_SLIMTX9_RESYNC_EN_MASK			0x00000001
#define TACNA_SLIMTX9_RESYNC_EN_SHIFT				 0
#define TACNA_SLIMTX9_RESYNC_EN_WIDTH				 1

/* (0x1090a0) SLIMBUS_TX9_RESYNC_THR */
#define TACNA_SLIMTX9_RESYNC_THR_MASK			0x0000000f
#define TACNA_SLIMTX9_RESYNC_THR_SHIFT				 0
#define TACNA_SLIMTX9_RESYNC_THR_WIDTH				 4

/* (0x1090a4) SLIMBUS_TX9_RESYNC_SRC */
#define TACNA_SLIMTX9_RESYNC_SRC_MASK			0x000000ff
#define TACNA_SLIMTX9_RESYNC_SRC_SHIFT				 0
#define TACNA_SLIMTX9_RESYNC_SRC_WIDTH				 8

/* (0x1090a8) SLIMBUS_TX9_PORTS */
#define TACNA_SLIMTX9_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMTX9_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMTX9_PORT_ADDR_WIDTH				 8

/* (0x1090ac) SLIMBUS_TX9_LEFT_JUSTIFY */
#define TACNA_SLIMTX9_LJ				0x00000001
#define TACNA_SLIMTX9_LJ_MASK				0x00000001
#define TACNA_SLIMTX9_LJ_SHIFT					 0
#define TACNA_SLIMTX9_LJ_WIDTH					 1

/* (0x1090b0) SLIMBUS_TX9_ADDITIONAL_SHIFT */
#define TACNA_SLIMTX9_DIR_SHIFT				0x00000100
#define TACNA_SLIMTX9_DIR_SHIFT_MASK			0x00000100
#define TACNA_SLIMTX9_DIR_SHIFT_SHIFT				 8
#define TACNA_SLIMTX9_DIR_SHIFT_WIDTH				 1
#define TACNA_SLIMTX9_BIT_SHIFT_MASK			0x0000001f
#define TACNA_SLIMTX9_BIT_SHIFT_SHIFT				 0
#define TACNA_SLIMTX9_BIT_SHIFT_WIDTH				 5

/* (0x1090b4) SLIMBUS_TX10_START_ADDR */
#define TACNA_SLIMTX10_START_ADDR_MASK			0x07ffffff
#define TACNA_SLIMTX10_START_ADDR_SHIFT				 0
#define TACNA_SLIMTX10_START_ADDR_WIDTH				27

/* (0x1090b8) SLIMBUS_TX10_BLOCK_LENGTH */
#define TACNA_SLIMTX10_BLOCK_LEN_MASK			0x003fffff
#define TACNA_SLIMTX10_BLOCK_LEN_SHIFT				 0
#define TACNA_SLIMTX10_BLOCK_LEN_WIDTH				22

/* (0x1090bc) SLIMBUS_TX10_NUM_BLOCKS */
#define TACNA_SLIMTX10_NUM_BLOCKS_MASK			0x000000ff
#define TACNA_SLIMTX10_NUM_BLOCKS_SHIFT				 0
#define TACNA_SLIMTX10_NUM_BLOCKS_WIDTH				 8

/* (0x1090c0) SLIMBUS_TX10_LENGTH */
#define TACNA_SLIMTX10_LEN_MASK				0x003fffff
#define TACNA_SLIMTX10_LEN_SHIFT				 0
#define TACNA_SLIMTX10_LEN_WIDTH				22

/* (0x1090c4) SLIMBUS_TX10_PORT_STATUS */
#define TACNA_SLIMTX10_ADDR_MASK			0x07ffffff
#define TACNA_SLIMTX10_ADDR_SHIFT				 0
#define TACNA_SLIMTX10_ADDR_WIDTH				27

/* (0x1090c8) SLIMBUS_TX10_BLOCK_LENGTH_CUR */
#define TACNA_SLIMTX10_BLOCK_LEN_CUR_MASK		0x003fffff
#define TACNA_SLIMTX10_BLOCK_LEN_CUR_SHIFT			 0
#define TACNA_SLIMTX10_BLOCK_LEN_CUR_WIDTH			22

/* (0x1090cc) SLIMBUS_TX10_BLOCK_CUR */
#define TACNA_SLIMTX10_BLOCK_CUR_MASK			0x000000ff
#define TACNA_SLIMTX10_BLOCK_CUR_SHIFT				 0
#define TACNA_SLIMTX10_BLOCK_CUR_WIDTH				 8

/* (0x1090d0) SLIMBUS_TX10_BYTE_COUNT */
#define TACNA_SLIMTX10_BYTE_COUNT_MASK			0x003fffff
#define TACNA_SLIMTX10_BYTE_COUNT_SHIFT				 0
#define TACNA_SLIMTX10_BYTE_COUNT_WIDTH				22

/* (0x1090d4) SLIMBUS_TX10_RESYNC_EN */
#define TACNA_SLIMTX10_RESYNC_EN			0x00000001
#define TACNA_SLIMTX10_RESYNC_EN_MASK			0x00000001
#define TACNA_SLIMTX10_RESYNC_EN_SHIFT				 0
#define TACNA_SLIMTX10_RESYNC_EN_WIDTH				 1

/* (0x1090d8) SLIMBUS_TX10_RESYNC_THR */
#define TACNA_SLIMTX10_RESYNC_THR_MASK			0x0000000f
#define TACNA_SLIMTX10_RESYNC_THR_SHIFT				 0
#define TACNA_SLIMTX10_RESYNC_THR_WIDTH				 4

/* (0x1090dc) SLIMBUS_TX10_RESYNC_SRC */
#define TACNA_SLIMTX10_RESYNC_SRC_MASK			0x000000ff
#define TACNA_SLIMTX10_RESYNC_SRC_SHIFT				 0
#define TACNA_SLIMTX10_RESYNC_SRC_WIDTH				 8

/* (0x1090e0) SLIMBUS_TX10_PORTS */
#define TACNA_SLIMTX10_PORT_ADDR_MASK			0x000000ff
#define TACNA_SLIMTX10_PORT_ADDR_SHIFT				 0
#define TACNA_SLIMTX10_PORT_ADDR_WIDTH				 8

/* (0x1090e4) SLIMBUS_TX10_LEFT_JUSTIFY */
#define TACNA_SLIMTX10_LJ				0x00000001
#define TACNA_SLIMTX10_LJ_MASK				0x00000001
#define TACNA_SLIMTX10_LJ_SHIFT					 0
#define TACNA_SLIMTX10_LJ_WIDTH					 1

/* (0x1090e8) SLIMBUS_TX10_ADDITIONAL_SHIFT */
#define TACNA_SLIMTX10_DIR_SHIFT			0x00000100
#define TACNA_SLIMTX10_DIR_SHIFT_MASK			0x00000100
#define TACNA_SLIMTX10_DIR_SHIFT_SHIFT				 8
#define TACNA_SLIMTX10_DIR_SHIFT_WIDTH				 1
#define TACNA_SLIMTX10_BIT_SHIFT_MASK			0x0000001f
#define TACNA_SLIMTX10_BIT_SHIFT_SHIFT				 0
#define TACNA_SLIMTX10_BIT_SHIFT_WIDTH				 5

/* (0x1090ec) SLIMBUS_RESYNC_ERR */
#define TACNA_SLIMTX_RESYNC_ERR_MASK			0x00030000
#define TACNA_SLIMTX_RESYNC_ERR_SHIFT				16
#define TACNA_SLIMTX_RESYNC_ERR_WIDTH				 2
#define TACNA_SLIMRX_RESYNC_ERR_MASK			0x00000003
#define TACNA_SLIMRX_RESYNC_ERR_SHIFT				 0
#define TACNA_SLIMRX_RESYNC_ERR_WIDTH				 2

/* (0x200400) CPF1_RX_GPR_CONTROL1 */
#define TACNA_CPF1_RX_GPR2_MASK				0x0000f000
#define TACNA_CPF1_RX_GPR2_SHIFT				12
#define TACNA_CPF1_RX_GPR2_WIDTH				 4
#define TACNA_CPF1_RX_GPR1_MASK				0x00000f00
#define TACNA_CPF1_RX_GPR1_SHIFT				 8
#define TACNA_CPF1_RX_GPR1_WIDTH				 4

/* (0x200404) CPF1_TX_GPR_STATUS1 */
#define TACNA_CPF1_TX_GPR3_STS_MASK			0x000f0000
#define TACNA_CPF1_TX_GPR3_STS_SHIFT				16
#define TACNA_CPF1_TX_GPR3_STS_WIDTH				 4
#define TACNA_CPF1_TX_GPR2_STS_MASK			0x0000f000
#define TACNA_CPF1_TX_GPR2_STS_SHIFT				12
#define TACNA_CPF1_TX_GPR2_STS_WIDTH				 4
#define TACNA_CPF1_TX_GPR1_STS_MASK			0x00000f00
#define TACNA_CPF1_TX_GPR1_STS_SHIFT				 8
#define TACNA_CPF1_TX_GPR1_STS_WIDTH				 4
#define TACNA_CPF1_TX_FIFO_NOT_EMPTY_STS		0x00000020
#define TACNA_CPF1_TX_FIFO_NOT_EMPTY_STS_MASK		0x00000020
#define TACNA_CPF1_TX_FIFO_NOT_EMPTY_STS_SHIFT			 5
#define TACNA_CPF1_TX_FIFO_NOT_EMPTY_STS_WIDTH			 1
#define TACNA_CPF1_TX_FIFO_UNDERFLOW_ERR_STS		0x00000010
#define TACNA_CPF1_TX_FIFO_UNDERFLOW_ERR_STS_MASK	0x00000010
#define TACNA_CPF1_TX_FIFO_UNDERFLOW_ERR_STS_SHIFT		 4
#define TACNA_CPF1_TX_FIFO_UNDERFLOW_ERR_STS_WIDTH		 1
#define TACNA_CPF1_RX_FIFO_OVERFLOW_ERR_STS		0x00000001
#define TACNA_CPF1_RX_FIFO_OVERFLOW_ERR_STS_MASK	0x00000001
#define TACNA_CPF1_RX_FIFO_OVERFLOW_ERR_STS_SHIFT		 0
#define TACNA_CPF1_RX_FIFO_OVERFLOW_ERR_STS_WIDTH		 1

/* (0x200408) CPF1_RX_STATUS5 */
#define TACNA_CPF1_RX_FIFO_LVL_STS_MASK			0x00ffffff
#define TACNA_CPF1_RX_FIFO_LVL_STS_SHIFT			 0
#define TACNA_CPF1_RX_FIFO_LVL_STS_WIDTH			24

/* (0x20040c) CPF1_TX_STATUS5 */
#define TACNA_CPF1_TX_FIFO_LVL_STS_MASK			0x00ffffff
#define TACNA_CPF1_TX_FIFO_LVL_STS_SHIFT			 0
#define TACNA_CPF1_TX_FIFO_LVL_STS_WIDTH			24

/* (0x208000) CPF1_RX_WRDATA */
#define TACNA_CPF1_RX_WRDATA_MASK			0xffffffff
#define TACNA_CPF1_RX_WRDATA_SHIFT				 0
#define TACNA_CPF1_RX_WRDATA_WIDTH				32

/* (0x210000) CPF1_TX_RDDATA1 */
#define TACNA_CPF1_TX_RDDATA1_MASK			0xffffffff
#define TACNA_CPF1_TX_RDDATA1_SHIFT				 0
#define TACNA_CPF1_TX_RDDATA1_WIDTH				32

/* (0x218000) CPF1_TX_RDDATA2 */
#define TACNA_CPF1_TX_RDDATA2_MASK			0xffffffff
#define TACNA_CPF1_TX_RDDATA2_SHIFT				 0
#define TACNA_CPF1_TX_RDDATA2_WIDTH				32

#endif
