# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 5
attribute \src "dut.sv:1.1-6.10"
module \pass_through
  attribute \src "dut.sv:2.18-2.21"
  wire width 64 input 1 \inp
  attribute \src "dut.sv:3.19-3.22"
  wire width 64 output 2 \out
  connect \out \inp
end
attribute \src "dut.sv:8.1-40.10"
module \unbased_unsized
  wire width 64 $auto$module.cpp:513:import_continuous_assign$1
  wire width 64 $auto$module.cpp:513:import_continuous_assign$3
  attribute \src "dut.sv:10.9-10.12"
  wire width 64 \o01
  attribute \src "dut.sv:10.14-10.17"
  wire width 64 \o02
  attribute \src "dut.sv:10.19-10.22"
  wire width 64 \o03
  attribute \src "dut.sv:10.24-10.27"
  wire width 64 \o04
  attribute \src "dut.sv:11.9-11.12"
  wire width 64 \o05
  attribute \src "dut.sv:11.14-11.17"
  wire width 64 \o06
  attribute \src "dut.sv:11.19-11.22"
  wire width 64 \o07
  attribute \src "dut.sv:11.24-11.27"
  wire width 64 \o08
  attribute \src "dut.sv:12.9-12.12"
  wire width 64 \o09
  attribute \src "dut.sv:12.14-12.17"
  wire width 64 \o10
  attribute \src "dut.sv:12.19-12.22"
  wire width 64 \o11
  attribute \src "dut.sv:12.24-12.27"
  wire width 64 \o12
  attribute \src "dut.sv:13.9-13.12"
  wire width 64 \o13
  attribute \src "dut.sv:13.14-13.17"
  wire width 64 \o14
  attribute \src "dut.sv:13.19-13.22"
  wire width 64 \o15
  attribute \src "dut.sv:13.24-13.27"
  wire width 64 \o16
  cell $pos $auto$module.cpp:514:import_continuous_assign$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 64
    connect \A 3'x
    connect \Y $auto$module.cpp:513:import_continuous_assign$1
  end
  cell $pos $auto$module.cpp:514:import_continuous_assign$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 64
    connect \A 3'zzz
    connect \Y $auto$module.cpp:513:import_continuous_assign$3
  end
  cell \pass_through \pt09
    connect \inp 1'0
    connect \out \o09
  end
  cell \pass_through \pt10
    connect \inp 1'1
    connect \out \o10
  end
  cell \pass_through \pt11
    connect \inp 1'x
    connect \out \o11
  end
  cell \pass_through \pt12
    connect \inp 1'z
    connect \out \o12
  end
  attribute \src "dut.sv:26.5-39.8"
  process $proc$dut.sv:26$1
    sync always
  end
  connect \o01 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \o02 64'1111111111111111111111111111111111111111111111111111111111111111
  connect \o03 64'x
  connect \o04 64'zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
  connect \o05 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \o06 64'0000000000000000000000000000000000000000000000000000000000000001
  connect \o07 $auto$module.cpp:513:import_continuous_assign$1
  connect \o08 $auto$module.cpp:513:import_continuous_assign$3
end
