
           Lattice Mapping Report File for Design Module 'topkey00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     key00_key0.ngd -o key00_key0_map.ncd -pr key00_key0.prf -mp key00_key0.mrp
     -lpf C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/key00/key0
     /key00_key0_synplify.lpf -lpf C:/Users/martin/Desktop/Arqui3cm2/PrimerParci
     al/project3CM2/key00/key00.lpf -c 0 -gui -msgset C:/Users/martin/Desktop/Ar
     qui3cm2/PrimerParcial/project3CM2/key00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  09/24/19  09:38:48

Design Summary
--------------

   Number of registers:     36 out of  7209 (0%)
      PFU registers:           29 out of  6864 (0%)
      PIO registers:            7 out of   345 (2%)
   Number of SLICEs:        45 out of  3432 (1%)
      SLICEs as Logic/ROM:     45 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         89 out of  6864 (1%)
      Number used as logic LUTs:         65
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 26 + 4(JTAG) out of 115 (26%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 11 loads, 11 rising, 0 falling (Driver: K00/D01/oscout )
     Net K00/sclk: 13 loads, 13 rising, 0 falling (Driver: K00/D00/OSCInst0 )

                                    Page 1




Design:  topkey00                                      Date:  09/24/19  09:38:48

Design Summary (cont)
---------------------
   Number of Clock Enables:  1
     Net K02.un1_aux88_i: 7 loads, 0 LSLICEs
   Number of LSRs:  3
     Net outr0_c[1]: 1 loads, 1 LSLICEs
     Net K00/D01/sdiv8lto20_i_a2_RNIA3SQ8: 12 loads, 12 LSLICEs
     Net reset0_c: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net K00/D01/sdiv8lto20_i_a2_RNIA3SQ8: 13 loads
     Net outr0_c[1]: 13 loads
     Net outr0_c[2]: 12 loads
     Net inkey0_c[2]: 11 loads
     Net inkey0_c[1]: 10 loads
     Net outr0_c[3]: 9 loads
     Net cdiv00_c[0]: 8 loads
     Net K00/D01/sdiv[16]: 8 loads
     Net K00/D01/sdiv[17]: 8 loads
     Net outr0_c[0]: 8 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcoder0[6]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[5]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[4]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  topkey00                                      Date:  09/24/19  09:38:48

IO (PIO) Attributes (cont)
--------------------------
| outcoder0[3]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[2]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[1]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outcoder0[0]        | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block K00/D01/VCC undriven or does not drive anything - clipped.
Block K01/VCC undriven or does not drive anything - clipped.
Block K02/GND undriven or does not drive anything - clipped.
Block K02/VCC undriven or does not drive anything - clipped.
Signal K00/D00/GND undriven or does not drive anything - clipped.
Signal K00/D01/GND undriven or does not drive anything - clipped.
Signal K00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal K00/D01/un1_sdiv_s_21_0_S1 undriven or does not drive anything - clipped.
     
Signal K00/D01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal K00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal K00/D01/N_1 undriven or does not drive anything - clipped.
Block K00/D00/GND was optimized away.
Block K00/D01/GND was optimized away.


                                    Page 3




Design:  topkey00                                      Date:  09/24/19  09:38:48

Removed logic (cont)
--------------------
     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                K00/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     K00/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: K00/D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        
































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
