// Seed: 1899043857
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  output id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_5[1] = id_1;
  logic id_8;
  assign id_3 = 1;
  assign id_8 = id_1;
  type_11(
      id_7, id_4, 1, 1'd0, 1
  );
  assign id_3 = 1;
  logic id_9;
endmodule
