
RemoteCon2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004404  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08004510  08004510  00014510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800464c  0800464c  0001464c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004650  08004650  00014650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000094  20000000  08004654  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000274  20000094  080046e8  00020094  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000308  080046e8  00020308  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001467a  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ea9  00000000  00000000  00034737  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00009742  00000000  00000000  000375e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e20  00000000  00000000  00040d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000012b0  00000000  00000000  00041b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000070a3  00000000  00000000  00042df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004ff3  00000000  00000000  00049e9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004ee8e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000032e8  00000000  00000000  0004ef0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000094 	.word	0x20000094
 8000128:	00000000 	.word	0x00000000
 800012c:	080044f8 	.word	0x080044f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000098 	.word	0x20000098
 8000148:	080044f8 	.word	0x080044f8

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000648:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <HAL_InitTick+0x3c>)
{
 800064c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800064e:	7818      	ldrb	r0, [r3, #0]
 8000650:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000654:	fbb3 f3f0 	udiv	r3, r3, r0
 8000658:	4a0b      	ldr	r2, [pc, #44]	; (8000688 <HAL_InitTick+0x40>)
 800065a:	6810      	ldr	r0, [r2, #0]
 800065c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000660:	f000 fac6 	bl	8000bf0 <HAL_SYSTICK_Config>
 8000664:	4604      	mov	r4, r0
 8000666:	b958      	cbnz	r0, 8000680 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000668:	2d0f      	cmp	r5, #15
 800066a:	d809      	bhi.n	8000680 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800066c:	4602      	mov	r2, r0
 800066e:	4629      	mov	r1, r5
 8000670:	f04f 30ff 	mov.w	r0, #4294967295
 8000674:	f000 fa7a 	bl	8000b6c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000678:	4b04      	ldr	r3, [pc, #16]	; (800068c <HAL_InitTick+0x44>)
 800067a:	4620      	mov	r0, r4
 800067c:	601d      	str	r5, [r3, #0]
 800067e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000680:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000682:	bd38      	pop	{r3, r4, r5, pc}
 8000684:	20000000 	.word	0x20000000
 8000688:	2000002c 	.word	0x2000002c
 800068c:	20000004 	.word	0x20000004

08000690 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000690:	4a07      	ldr	r2, [pc, #28]	; (80006b0 <HAL_Init+0x20>)
{
 8000692:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000694:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000696:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000698:	f043 0310 	orr.w	r3, r3, #16
 800069c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800069e:	f000 fa53 	bl	8000b48 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80006a2:	2000      	movs	r0, #0
 80006a4:	f7ff ffd0 	bl	8000648 <HAL_InitTick>
  HAL_MspInit();
 80006a8:	f002 fdca 	bl	8003240 <HAL_MspInit>
}
 80006ac:	2000      	movs	r0, #0
 80006ae:	bd08      	pop	{r3, pc}
 80006b0:	40022000 	.word	0x40022000

080006b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80006b4:	4a03      	ldr	r2, [pc, #12]	; (80006c4 <HAL_IncTick+0x10>)
 80006b6:	4b04      	ldr	r3, [pc, #16]	; (80006c8 <HAL_IncTick+0x14>)
 80006b8:	6811      	ldr	r1, [r2, #0]
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	440b      	add	r3, r1
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	20000128 	.word	0x20000128
 80006c8:	20000000 	.word	0x20000000

080006cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80006cc:	4b01      	ldr	r3, [pc, #4]	; (80006d4 <HAL_GetTick+0x8>)
 80006ce:	6818      	ldr	r0, [r3, #0]
}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	20000128 	.word	0x20000128

080006d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006d8:	b538      	push	{r3, r4, r5, lr}
 80006da:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006dc:	f7ff fff6 	bl	80006cc <HAL_GetTick>
 80006e0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006e2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80006e4:	bf1e      	ittt	ne
 80006e6:	4b04      	ldrne	r3, [pc, #16]	; (80006f8 <HAL_Delay+0x20>)
 80006e8:	781b      	ldrbne	r3, [r3, #0]
 80006ea:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006ec:	f7ff ffee 	bl	80006cc <HAL_GetTick>
 80006f0:	1b40      	subs	r0, r0, r5
 80006f2:	4284      	cmp	r4, r0
 80006f4:	d8fa      	bhi.n	80006ec <HAL_Delay+0x14>
  {
  }
}
 80006f6:	bd38      	pop	{r3, r4, r5, pc}
 80006f8:	20000000 	.word	0x20000000

080006fc <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80006fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80006fe:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000702:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000706:	d11b      	bne.n	8000740 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000708:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800070a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800070e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000710:	681a      	ldr	r2, [r3, #0]
 8000712:	6892      	ldr	r2, [r2, #8]
 8000714:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000718:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800071c:	d10c      	bne.n	8000738 <ADC_DMAConvCplt+0x3c>
 800071e:	7b1a      	ldrb	r2, [r3, #12]
 8000720:	b952      	cbnz	r2, 8000738 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000722:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000724:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000728:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800072a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800072c:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800072e:	bf5e      	ittt	pl
 8000730:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000732:	f042 0201 	orrpl.w	r2, r2, #1
 8000736:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000738:	4618      	mov	r0, r3
 800073a:	f001 fc80 	bl	800203e <HAL_ADC_ConvCpltCallback>
 800073e:	bd10      	pop	{r4, pc}
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000740:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000742:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000748:	4718      	bx	r3

0800074a <HAL_ADC_ConvHalfCpltCallback>:
 800074a:	4770      	bx	lr

0800074c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800074c:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800074e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000750:	f7ff fffb 	bl	800074a <HAL_ADC_ConvHalfCpltCallback>
 8000754:	bd08      	pop	{r3, pc}

08000756 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000756:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000758:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800075a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800075c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000760:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000762:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000764:	f043 0304 	orr.w	r3, r3, #4
 8000768:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800076a:	f001 fc6b 	bl	8002044 <HAL_ADC_ErrorCallback>
 800076e:	bd08      	pop	{r3, pc}

08000770 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000770:	2300      	movs	r3, #0
{ 
 8000772:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000774:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000776:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800077a:	2b01      	cmp	r3, #1
 800077c:	d074      	beq.n	8000868 <HAL_ADC_ConfigChannel+0xf8>
 800077e:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000780:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000782:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000786:	2d06      	cmp	r5, #6
 8000788:	6802      	ldr	r2, [r0, #0]
 800078a:	ea4f 0385 	mov.w	r3, r5, lsl #2
 800078e:	680c      	ldr	r4, [r1, #0]
 8000790:	d825      	bhi.n	80007de <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000792:	442b      	add	r3, r5
 8000794:	251f      	movs	r5, #31
 8000796:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000798:	3b05      	subs	r3, #5
 800079a:	409d      	lsls	r5, r3
 800079c:	ea26 0505 	bic.w	r5, r6, r5
 80007a0:	fa04 f303 	lsl.w	r3, r4, r3
 80007a4:	432b      	orrs	r3, r5
 80007a6:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80007a8:	2c09      	cmp	r4, #9
 80007aa:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80007ae:	688d      	ldr	r5, [r1, #8]
 80007b0:	d92f      	bls.n	8000812 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80007b2:	2607      	movs	r6, #7
 80007b4:	4423      	add	r3, r4
 80007b6:	68d1      	ldr	r1, [r2, #12]
 80007b8:	3b1e      	subs	r3, #30
 80007ba:	409e      	lsls	r6, r3
 80007bc:	ea21 0106 	bic.w	r1, r1, r6
 80007c0:	fa05 f303 	lsl.w	r3, r5, r3
 80007c4:	430b      	orrs	r3, r1
 80007c6:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80007c8:	f1a4 0310 	sub.w	r3, r4, #16
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d92b      	bls.n	8000828 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007d0:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 80007d2:	2200      	movs	r2, #0
 80007d4:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 80007d8:	4618      	mov	r0, r3
 80007da:	b002      	add	sp, #8
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80007de:	2d0c      	cmp	r5, #12
 80007e0:	d80b      	bhi.n	80007fa <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80007e2:	442b      	add	r3, r5
 80007e4:	251f      	movs	r5, #31
 80007e6:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80007e8:	3b23      	subs	r3, #35	; 0x23
 80007ea:	409d      	lsls	r5, r3
 80007ec:	ea26 0505 	bic.w	r5, r6, r5
 80007f0:	fa04 f303 	lsl.w	r3, r4, r3
 80007f4:	432b      	orrs	r3, r5
 80007f6:	6313      	str	r3, [r2, #48]	; 0x30
 80007f8:	e7d6      	b.n	80007a8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80007fa:	442b      	add	r3, r5
 80007fc:	251f      	movs	r5, #31
 80007fe:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000800:	3b41      	subs	r3, #65	; 0x41
 8000802:	409d      	lsls	r5, r3
 8000804:	ea26 0505 	bic.w	r5, r6, r5
 8000808:	fa04 f303 	lsl.w	r3, r4, r3
 800080c:	432b      	orrs	r3, r5
 800080e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000810:	e7ca      	b.n	80007a8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000812:	2607      	movs	r6, #7
 8000814:	6911      	ldr	r1, [r2, #16]
 8000816:	4423      	add	r3, r4
 8000818:	409e      	lsls	r6, r3
 800081a:	ea21 0106 	bic.w	r1, r1, r6
 800081e:	fa05 f303 	lsl.w	r3, r5, r3
 8000822:	430b      	orrs	r3, r1
 8000824:	6113      	str	r3, [r2, #16]
 8000826:	e7cf      	b.n	80007c8 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000828:	4b10      	ldr	r3, [pc, #64]	; (800086c <HAL_ADC_ConfigChannel+0xfc>)
 800082a:	429a      	cmp	r2, r3
 800082c:	d116      	bne.n	800085c <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800082e:	6893      	ldr	r3, [r2, #8]
 8000830:	021b      	lsls	r3, r3, #8
 8000832:	d4cd      	bmi.n	80007d0 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000834:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000836:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000838:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800083c:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800083e:	d1c7      	bne.n	80007d0 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000840:	4b0b      	ldr	r3, [pc, #44]	; (8000870 <HAL_ADC_ConfigChannel+0x100>)
 8000842:	4a0c      	ldr	r2, [pc, #48]	; (8000874 <HAL_ADC_ConfigChannel+0x104>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	fbb3 f2f2 	udiv	r2, r3, r2
 800084a:	230a      	movs	r3, #10
 800084c:	4353      	muls	r3, r2
            wait_loop_index--;
 800084e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000850:	9b01      	ldr	r3, [sp, #4]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d0bc      	beq.n	80007d0 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000856:	9b01      	ldr	r3, [sp, #4]
 8000858:	3b01      	subs	r3, #1
 800085a:	e7f8      	b.n	800084e <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800085c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800085e:	f043 0320 	orr.w	r3, r3, #32
 8000862:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000864:	2301      	movs	r3, #1
 8000866:	e7b4      	b.n	80007d2 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000868:	2302      	movs	r3, #2
 800086a:	e7b5      	b.n	80007d8 <HAL_ADC_ConfigChannel+0x68>
 800086c:	40012400 	.word	0x40012400
 8000870:	2000002c 	.word	0x2000002c
 8000874:	000f4240 	.word	0x000f4240

08000878 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000878:	2300      	movs	r3, #0
{
 800087a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800087c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800087e:	6803      	ldr	r3, [r0, #0]
{
 8000880:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	07d2      	lsls	r2, r2, #31
 8000886:	d502      	bpl.n	800088e <ADC_Enable+0x16>
  return HAL_OK;
 8000888:	2000      	movs	r0, #0
}
 800088a:	b002      	add	sp, #8
 800088c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 800088e:	689a      	ldr	r2, [r3, #8]
 8000890:	f042 0201 	orr.w	r2, r2, #1
 8000894:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000896:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <ADC_Enable+0x68>)
 8000898:	4a12      	ldr	r2, [pc, #72]	; (80008e4 <ADC_Enable+0x6c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80008a0:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80008a2:	9b01      	ldr	r3, [sp, #4]
 80008a4:	b9c3      	cbnz	r3, 80008d8 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80008a6:	f7ff ff11 	bl	80006cc <HAL_GetTick>
 80008aa:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80008ac:	6823      	ldr	r3, [r4, #0]
 80008ae:	689d      	ldr	r5, [r3, #8]
 80008b0:	f015 0501 	ands.w	r5, r5, #1
 80008b4:	d1e8      	bne.n	8000888 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80008b6:	f7ff ff09 	bl	80006cc <HAL_GetTick>
 80008ba:	1b80      	subs	r0, r0, r6
 80008bc:	2802      	cmp	r0, #2
 80008be:	d9f5      	bls.n	80008ac <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80008c2:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008c6:	f043 0310 	orr.w	r3, r3, #16
 80008ca:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80008ce:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80008d0:	f043 0301 	orr.w	r3, r3, #1
 80008d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80008d6:	e7d8      	b.n	800088a <ADC_Enable+0x12>
      wait_loop_index--;
 80008d8:	9b01      	ldr	r3, [sp, #4]
 80008da:	3b01      	subs	r3, #1
 80008dc:	e7e0      	b.n	80008a0 <ADC_Enable+0x28>
 80008de:	bf00      	nop
 80008e0:	2000002c 	.word	0x2000002c
 80008e4:	000f4240 	.word	0x000f4240

080008e8 <HAL_ADC_Start_DMA>:
{
 80008e8:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 80008ec:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80008ee:	4b40      	ldr	r3, [pc, #256]	; (80009f0 <HAL_ADC_Start_DMA+0x108>)
 80008f0:	6802      	ldr	r2, [r0, #0]
{
 80008f2:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80008f4:	429a      	cmp	r2, r3
{
 80008f6:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80008f8:	d002      	beq.n	8000900 <HAL_ADC_Start_DMA+0x18>
 80008fa:	493e      	ldr	r1, [pc, #248]	; (80009f4 <HAL_ADC_Start_DMA+0x10c>)
 80008fc:	428a      	cmp	r2, r1
 80008fe:	d103      	bne.n	8000908 <HAL_ADC_Start_DMA+0x20>
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000906:	d16e      	bne.n	80009e6 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000908:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800090c:	2b01      	cmp	r3, #1
 800090e:	d06c      	beq.n	80009ea <HAL_ADC_Start_DMA+0x102>
 8000910:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8000912:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8000914:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000918:	f7ff ffae 	bl	8000878 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800091c:	4606      	mov	r6, r0
 800091e:	2800      	cmp	r0, #0
 8000920:	d15d      	bne.n	80009de <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8000922:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000924:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8000926:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800092a:	4b32      	ldr	r3, [pc, #200]	; (80009f4 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 800092c:	f020 0001 	bic.w	r0, r0, #1
 8000930:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000934:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8000936:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000938:	d104      	bne.n	8000944 <HAL_ADC_Start_DMA+0x5c>
 800093a:	4a2d      	ldr	r2, [pc, #180]	; (80009f0 <HAL_ADC_Start_DMA+0x108>)
 800093c:	6853      	ldr	r3, [r2, #4]
 800093e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000942:	d13e      	bne.n	80009c2 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000944:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000946:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800094a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800094c:	684b      	ldr	r3, [r1, #4]
 800094e:	055a      	lsls	r2, r3, #21
 8000950:	d505      	bpl.n	800095e <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000952:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000954:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000958:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800095c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800095e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000960:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000962:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000966:	bf18      	it	ne
 8000968:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800096a:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800096c:	bf18      	it	ne
 800096e:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8000972:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8000974:	2300      	movs	r3, #0
 8000976:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800097a:	4b1f      	ldr	r3, [pc, #124]	; (80009f8 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800097c:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800097e:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000980:	4b1e      	ldr	r3, [pc, #120]	; (80009fc <HAL_ADC_Start_DMA+0x114>)
 8000982:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000984:	4b1e      	ldr	r3, [pc, #120]	; (8000a00 <HAL_ADC_Start_DMA+0x118>)
 8000986:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000988:	f06f 0302 	mvn.w	r3, #2
 800098c:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000990:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8000994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000998:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800099c:	4643      	mov	r3, r8
 800099e:	f000 f96d 	bl	8000c7c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80009a2:	6823      	ldr	r3, [r4, #0]
 80009a4:	689a      	ldr	r2, [r3, #8]
 80009a6:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80009aa:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80009ae:	689a      	ldr	r2, [r3, #8]
 80009b0:	bf0c      	ite	eq
 80009b2:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80009b6:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 80009ba:	609a      	str	r2, [r3, #8]
}
 80009bc:	4630      	mov	r0, r6
 80009be:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80009c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80009c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80009c8:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80009ca:	6853      	ldr	r3, [r2, #4]
 80009cc:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80009ce:	bf41      	itttt	mi
 80009d0:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80009d2:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80009d6:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80009da:	62a0      	strmi	r0, [r4, #40]	; 0x28
 80009dc:	e7bf      	b.n	800095e <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80009de:	2300      	movs	r3, #0
 80009e0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80009e4:	e7ea      	b.n	80009bc <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80009e6:	2601      	movs	r6, #1
 80009e8:	e7e8      	b.n	80009bc <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80009ea:	2602      	movs	r6, #2
 80009ec:	e7e6      	b.n	80009bc <HAL_ADC_Start_DMA+0xd4>
 80009ee:	bf00      	nop
 80009f0:	40012400 	.word	0x40012400
 80009f4:	40012800 	.word	0x40012800
 80009f8:	080006fd 	.word	0x080006fd
 80009fc:	0800074d 	.word	0x0800074d
 8000a00:	08000757 	.word	0x08000757

08000a04 <ADC_ConversionStop_Disable>:
{
 8000a04:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000a06:	6803      	ldr	r3, [r0, #0]
{
 8000a08:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000a0a:	689a      	ldr	r2, [r3, #8]
 8000a0c:	07d2      	lsls	r2, r2, #31
 8000a0e:	d401      	bmi.n	8000a14 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8000a10:	2000      	movs	r0, #0
 8000a12:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000a14:	689a      	ldr	r2, [r3, #8]
 8000a16:	f022 0201 	bic.w	r2, r2, #1
 8000a1a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000a1c:	f7ff fe56 	bl	80006cc <HAL_GetTick>
 8000a20:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000a22:	6823      	ldr	r3, [r4, #0]
 8000a24:	689b      	ldr	r3, [r3, #8]
 8000a26:	07db      	lsls	r3, r3, #31
 8000a28:	d5f2      	bpl.n	8000a10 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000a2a:	f7ff fe4f 	bl	80006cc <HAL_GetTick>
 8000a2e:	1b40      	subs	r0, r0, r5
 8000a30:	2802      	cmp	r0, #2
 8000a32:	d9f6      	bls.n	8000a22 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a34:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a36:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a38:	f043 0310 	orr.w	r3, r3, #16
 8000a3c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000a46:	bd38      	pop	{r3, r4, r5, pc}

08000a48 <HAL_ADC_Init>:
{
 8000a48:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	d071      	beq.n	8000b34 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a50:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000a52:	b923      	cbnz	r3, 8000a5e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000a54:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000a56:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000a5a:	f002 fc13 	bl	8003284 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a5e:	4620      	mov	r0, r4
 8000a60:	f7ff ffd0 	bl	8000a04 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a64:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a66:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000a6a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a6c:	d164      	bne.n	8000b38 <HAL_ADC_Init+0xf0>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	d162      	bne.n	8000b38 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a72:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000a74:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a78:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000a7a:	f023 0302 	bic.w	r3, r3, #2
 8000a7e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000a82:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000a84:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000a86:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000a88:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000a8a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000a8e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000a92:	d038      	beq.n	8000b06 <HAL_ADC_Init+0xbe>
 8000a94:	2901      	cmp	r1, #1
 8000a96:	bf14      	ite	ne
 8000a98:	4606      	movne	r6, r0
 8000a9a:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a9e:	7d25      	ldrb	r5, [r4, #20]
 8000aa0:	2d01      	cmp	r5, #1
 8000aa2:	d107      	bne.n	8000ab4 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d130      	bne.n	8000b0a <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000aa8:	69a3      	ldr	r3, [r4, #24]
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000ab0:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000ab4:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ab6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000aba:	685d      	ldr	r5, [r3, #4]
 8000abc:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000ac0:	ea45 0506 	orr.w	r5, r5, r6
 8000ac4:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000ac6:	689e      	ldr	r6, [r3, #8]
 8000ac8:	4d1d      	ldr	r5, [pc, #116]	; (8000b40 <HAL_ADC_Init+0xf8>)
 8000aca:	ea05 0506 	and.w	r5, r5, r6
 8000ace:	ea45 0502 	orr.w	r5, r5, r2
 8000ad2:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ad4:	d001      	beq.n	8000ada <HAL_ADC_Init+0x92>
 8000ad6:	2901      	cmp	r1, #1
 8000ad8:	d120      	bne.n	8000b1c <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000ada:	6921      	ldr	r1, [r4, #16]
 8000adc:	3901      	subs	r1, #1
 8000ade:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000ae0:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000ae2:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000ae6:	4329      	orrs	r1, r5
 8000ae8:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000aea:	6899      	ldr	r1, [r3, #8]
 8000aec:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <HAL_ADC_Init+0xfc>)
 8000aee:	400b      	ands	r3, r1
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d115      	bne.n	8000b20 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000af4:	2300      	movs	r3, #0
 8000af6:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000af8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000afa:	f023 0303 	bic.w	r3, r3, #3
 8000afe:	f043 0301 	orr.w	r3, r3, #1
 8000b02:	62a3      	str	r3, [r4, #40]	; 0x28
 8000b04:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000b06:	460e      	mov	r6, r1
 8000b08:	e7c9      	b.n	8000a9e <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b0c:	f043 0320 	orr.w	r3, r3, #32
 8000b10:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000b1a:	e7cb      	b.n	8000ab4 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	e7df      	b.n	8000ae0 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000b20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b22:	f023 0312 	bic.w	r3, r3, #18
 8000b26:	f043 0310 	orr.w	r3, r3, #16
 8000b2a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b2e:	f043 0301 	orr.w	r3, r3, #1
 8000b32:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000b34:	2001      	movs	r0, #1
}
 8000b36:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b38:	f043 0310 	orr.w	r3, r3, #16
 8000b3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8000b3e:	e7f9      	b.n	8000b34 <HAL_ADC_Init+0xec>
 8000b40:	ffe1f7fd 	.word	0xffe1f7fd
 8000b44:	ff1f0efe 	.word	0xff1f0efe

08000b48 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b48:	4a07      	ldr	r2, [pc, #28]	; (8000b68 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b4a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b4c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b4e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b56:	041b      	lsls	r3, r3, #16
 8000b58:	0c1b      	lsrs	r3, r3, #16
 8000b5a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000b62:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b64:	60d3      	str	r3, [r2, #12]
 8000b66:	4770      	bx	lr
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b6c:	4b17      	ldr	r3, [pc, #92]	; (8000bcc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b6e:	b530      	push	{r4, r5, lr}
 8000b70:	68dc      	ldr	r4, [r3, #12]
 8000b72:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b76:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b7a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b7c:	2b04      	cmp	r3, #4
 8000b7e:	bf28      	it	cs
 8000b80:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b82:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b88:	bf98      	it	ls
 8000b8a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b8c:	fa05 f303 	lsl.w	r3, r5, r3
 8000b90:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b94:	bf88      	it	hi
 8000b96:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b98:	4019      	ands	r1, r3
 8000b9a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b9c:	fa05 f404 	lsl.w	r4, r5, r4
 8000ba0:	3c01      	subs	r4, #1
 8000ba2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000ba4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba6:	ea42 0201 	orr.w	r2, r2, r1
 8000baa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bae:	bfa9      	itett	ge
 8000bb0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb4:	4b06      	ldrlt	r3, [pc, #24]	; (8000bd0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb6:	b2d2      	uxtbge	r2, r2
 8000bb8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbc:	bfbb      	ittet	lt
 8000bbe:	f000 000f 	andlt.w	r0, r0, #15
 8000bc2:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc8:	541a      	strblt	r2, [r3, r0]
 8000bca:	bd30      	pop	{r4, r5, pc}
 8000bcc:	e000ed00 	.word	0xe000ed00
 8000bd0:	e000ed14 	.word	0xe000ed14

08000bd4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	db08      	blt.n	8000bea <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd8:	2301      	movs	r3, #1
 8000bda:	0942      	lsrs	r2, r0, #5
 8000bdc:	f000 001f 	and.w	r0, r0, #31
 8000be0:	fa03 f000 	lsl.w	r0, r3, r0
 8000be4:	4b01      	ldr	r3, [pc, #4]	; (8000bec <HAL_NVIC_EnableIRQ+0x18>)
 8000be6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000bea:	4770      	bx	lr
 8000bec:	e000e100 	.word	0xe000e100

08000bf0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf0:	3801      	subs	r0, #1
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d20a      	bcs.n	8000c0e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfc:	4a06      	ldr	r2, [pc, #24]	; (8000c18 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bfe:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c00:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c04:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c06:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c08:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c0e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	e000e010 	.word	0xe000e010
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c1c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000c1e:	b330      	cbz	r0, 8000c6e <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c20:	2214      	movs	r2, #20
 8000c22:	6801      	ldr	r1, [r0, #0]
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c26:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c28:	440b      	add	r3, r1
 8000c2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c2e:	009b      	lsls	r3, r3, #2
 8000c30:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000c32:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000c34:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000c36:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000c38:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c3a:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8000c3e:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c40:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c42:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c46:	4323      	orrs	r3, r4
 8000c48:	6904      	ldr	r4, [r0, #16]
 8000c4a:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c4c:	6944      	ldr	r4, [r0, #20]
 8000c4e:	4323      	orrs	r3, r4
 8000c50:	6984      	ldr	r4, [r0, #24]
 8000c52:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000c54:	69c4      	ldr	r4, [r0, #28]
 8000c56:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000c58:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000c5a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000c5c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c5e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000c60:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c64:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000c66:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000c6e:	2001      	movs	r0, #1
}
 8000c70:	bd10      	pop	{r4, pc}
 8000c72:	bf00      	nop
 8000c74:	bffdfff8 	.word	0xbffdfff8
 8000c78:	40020000 	.word	0x40020000

08000c7c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c7c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c7e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000c82:	2c01      	cmp	r4, #1
 8000c84:	d035      	beq.n	8000cf2 <HAL_DMA_Start_IT+0x76>
 8000c86:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c88:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000c8c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c90:	42a5      	cmp	r5, r4
 8000c92:	f04f 0600 	mov.w	r6, #0
 8000c96:	f04f 0402 	mov.w	r4, #2
 8000c9a:	d128      	bne.n	8000cee <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c9c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000ca0:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ca2:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000ca4:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ca6:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000ca8:	f026 0601 	bic.w	r6, r6, #1
 8000cac:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000cae:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000cb0:	40bd      	lsls	r5, r7
 8000cb2:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000cb4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000cb6:	6843      	ldr	r3, [r0, #4]
 8000cb8:	6805      	ldr	r5, [r0, #0]
 8000cba:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000cbc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000cbe:	bf0b      	itete	eq
 8000cc0:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000cc2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000cc4:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000cc6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000cc8:	b14b      	cbz	r3, 8000cde <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cca:	6823      	ldr	r3, [r4, #0]
 8000ccc:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000cd0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000cd2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000cd4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000cd6:	f043 0301 	orr.w	r3, r3, #1
 8000cda:	602b      	str	r3, [r5, #0]
 8000cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cde:	6823      	ldr	r3, [r4, #0]
 8000ce0:	f023 0304 	bic.w	r3, r3, #4
 8000ce4:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ce6:	6823      	ldr	r3, [r4, #0]
 8000ce8:	f043 030a 	orr.w	r3, r3, #10
 8000cec:	e7f0      	b.n	8000cd0 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000cee:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000cf2:	2002      	movs	r0, #2
}
 8000cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000cf8 <HAL_DMA_IRQHandler>:
{
 8000cf8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000cfa:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000cfc:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000cfe:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000d00:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000d02:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000d04:	4095      	lsls	r5, r2
 8000d06:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000d08:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000d0a:	d032      	beq.n	8000d72 <HAL_DMA_IRQHandler+0x7a>
 8000d0c:	074d      	lsls	r5, r1, #29
 8000d0e:	d530      	bpl.n	8000d72 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d14:	bf5e      	ittt	pl
 8000d16:	681a      	ldrpl	r2, [r3, #0]
 8000d18:	f022 0204 	bicpl.w	r2, r2, #4
 8000d1c:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000d1e:	4a3e      	ldr	r2, [pc, #248]	; (8000e18 <HAL_DMA_IRQHandler+0x120>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d019      	beq.n	8000d58 <HAL_DMA_IRQHandler+0x60>
 8000d24:	3214      	adds	r2, #20
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d018      	beq.n	8000d5c <HAL_DMA_IRQHandler+0x64>
 8000d2a:	3214      	adds	r2, #20
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d017      	beq.n	8000d60 <HAL_DMA_IRQHandler+0x68>
 8000d30:	3214      	adds	r2, #20
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d017      	beq.n	8000d66 <HAL_DMA_IRQHandler+0x6e>
 8000d36:	3214      	adds	r2, #20
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d017      	beq.n	8000d6c <HAL_DMA_IRQHandler+0x74>
 8000d3c:	3214      	adds	r2, #20
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	bf0c      	ite	eq
 8000d42:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000d46:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000d4a:	4a34      	ldr	r2, [pc, #208]	; (8000e1c <HAL_DMA_IRQHandler+0x124>)
 8000d4c:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000d4e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d05e      	beq.n	8000e12 <HAL_DMA_IRQHandler+0x11a>
}
 8000d54:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000d56:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000d58:	2304      	movs	r3, #4
 8000d5a:	e7f6      	b.n	8000d4a <HAL_DMA_IRQHandler+0x52>
 8000d5c:	2340      	movs	r3, #64	; 0x40
 8000d5e:	e7f4      	b.n	8000d4a <HAL_DMA_IRQHandler+0x52>
 8000d60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d64:	e7f1      	b.n	8000d4a <HAL_DMA_IRQHandler+0x52>
 8000d66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d6a:	e7ee      	b.n	8000d4a <HAL_DMA_IRQHandler+0x52>
 8000d6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d70:	e7eb      	b.n	8000d4a <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000d72:	2502      	movs	r5, #2
 8000d74:	4095      	lsls	r5, r2
 8000d76:	4225      	tst	r5, r4
 8000d78:	d035      	beq.n	8000de6 <HAL_DMA_IRQHandler+0xee>
 8000d7a:	078d      	lsls	r5, r1, #30
 8000d7c:	d533      	bpl.n	8000de6 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	0694      	lsls	r4, r2, #26
 8000d82:	d406      	bmi.n	8000d92 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	f022 020a 	bic.w	r2, r2, #10
 8000d8a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000d92:	4a21      	ldr	r2, [pc, #132]	; (8000e18 <HAL_DMA_IRQHandler+0x120>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d019      	beq.n	8000dcc <HAL_DMA_IRQHandler+0xd4>
 8000d98:	3214      	adds	r2, #20
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d018      	beq.n	8000dd0 <HAL_DMA_IRQHandler+0xd8>
 8000d9e:	3214      	adds	r2, #20
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d017      	beq.n	8000dd4 <HAL_DMA_IRQHandler+0xdc>
 8000da4:	3214      	adds	r2, #20
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d017      	beq.n	8000dda <HAL_DMA_IRQHandler+0xe2>
 8000daa:	3214      	adds	r2, #20
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d017      	beq.n	8000de0 <HAL_DMA_IRQHandler+0xe8>
 8000db0:	3214      	adds	r2, #20
 8000db2:	4293      	cmp	r3, r2
 8000db4:	bf0c      	ite	eq
 8000db6:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8000dba:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000dbe:	4a17      	ldr	r2, [pc, #92]	; (8000e1c <HAL_DMA_IRQHandler+0x124>)
 8000dc0:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000dc8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000dca:	e7c1      	b.n	8000d50 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000dcc:	2302      	movs	r3, #2
 8000dce:	e7f6      	b.n	8000dbe <HAL_DMA_IRQHandler+0xc6>
 8000dd0:	2320      	movs	r3, #32
 8000dd2:	e7f4      	b.n	8000dbe <HAL_DMA_IRQHandler+0xc6>
 8000dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dd8:	e7f1      	b.n	8000dbe <HAL_DMA_IRQHandler+0xc6>
 8000dda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dde:	e7ee      	b.n	8000dbe <HAL_DMA_IRQHandler+0xc6>
 8000de0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000de4:	e7eb      	b.n	8000dbe <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000de6:	2508      	movs	r5, #8
 8000de8:	4095      	lsls	r5, r2
 8000dea:	4225      	tst	r5, r4
 8000dec:	d011      	beq.n	8000e12 <HAL_DMA_IRQHandler+0x11a>
 8000dee:	0709      	lsls	r1, r1, #28
 8000df0:	d50f      	bpl.n	8000e12 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000df2:	6819      	ldr	r1, [r3, #0]
 8000df4:	f021 010e 	bic.w	r1, r1, #14
 8000df8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	fa03 f202 	lsl.w	r2, r3, r2
 8000e00:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e02:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000e04:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000e0e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000e10:	e79e      	b.n	8000d50 <HAL_DMA_IRQHandler+0x58>
}
 8000e12:	bc70      	pop	{r4, r5, r6}
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	40020008 	.word	0x40020008
 8000e1c:	40020000 	.word	0x40020000

08000e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e24:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8000e26:	4626      	mov	r6, r4
 8000e28:	4b66      	ldr	r3, [pc, #408]	; (8000fc4 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e2a:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000fd4 <HAL_GPIO_Init+0x1b4>
 8000e2e:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000fd8 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e32:	680a      	ldr	r2, [r1, #0]
 8000e34:	fa32 f506 	lsrs.w	r5, r2, r6
 8000e38:	d102      	bne.n	8000e40 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 8000e3a:	b003      	add	sp, #12
 8000e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000e40:	f04f 0801 	mov.w	r8, #1
 8000e44:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e48:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 8000e4c:	4590      	cmp	r8, r2
 8000e4e:	d17f      	bne.n	8000f50 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8000e50:	684d      	ldr	r5, [r1, #4]
 8000e52:	2d12      	cmp	r5, #18
 8000e54:	f000 80aa 	beq.w	8000fac <HAL_GPIO_Init+0x18c>
 8000e58:	f200 8083 	bhi.w	8000f62 <HAL_GPIO_Init+0x142>
 8000e5c:	2d02      	cmp	r5, #2
 8000e5e:	f000 80a2 	beq.w	8000fa6 <HAL_GPIO_Init+0x186>
 8000e62:	d877      	bhi.n	8000f54 <HAL_GPIO_Init+0x134>
 8000e64:	2d00      	cmp	r5, #0
 8000e66:	f000 8089 	beq.w	8000f7c <HAL_GPIO_Init+0x15c>
 8000e6a:	2d01      	cmp	r5, #1
 8000e6c:	f000 8099 	beq.w	8000fa2 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e70:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e74:	2aff      	cmp	r2, #255	; 0xff
 8000e76:	bf93      	iteet	ls
 8000e78:	4682      	movls	sl, r0
 8000e7a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000e7e:	3d08      	subhi	r5, #8
 8000e80:	f8d0 b000 	ldrls.w	fp, [r0]
 8000e84:	bf92      	itee	ls
 8000e86:	00b5      	lslls	r5, r6, #2
 8000e88:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000e8c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e8e:	fa09 f805 	lsl.w	r8, r9, r5
 8000e92:	ea2b 0808 	bic.w	r8, fp, r8
 8000e96:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e9a:	bf88      	it	hi
 8000e9c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ea0:	ea48 0505 	orr.w	r5, r8, r5
 8000ea4:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ea8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000eac:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000eb0:	d04e      	beq.n	8000f50 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000eb2:	4d45      	ldr	r5, [pc, #276]	; (8000fc8 <HAL_GPIO_Init+0x1a8>)
 8000eb4:	4f44      	ldr	r7, [pc, #272]	; (8000fc8 <HAL_GPIO_Init+0x1a8>)
 8000eb6:	69ad      	ldr	r5, [r5, #24]
 8000eb8:	f026 0803 	bic.w	r8, r6, #3
 8000ebc:	f045 0501 	orr.w	r5, r5, #1
 8000ec0:	61bd      	str	r5, [r7, #24]
 8000ec2:	69bd      	ldr	r5, [r7, #24]
 8000ec4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000ec8:	f005 0501 	and.w	r5, r5, #1
 8000ecc:	9501      	str	r5, [sp, #4]
 8000ece:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ed2:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ed6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ed8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000edc:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ee0:	fa09 f90b 	lsl.w	r9, r9, fp
 8000ee4:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ee8:	4d38      	ldr	r5, [pc, #224]	; (8000fcc <HAL_GPIO_Init+0x1ac>)
 8000eea:	42a8      	cmp	r0, r5
 8000eec:	d063      	beq.n	8000fb6 <HAL_GPIO_Init+0x196>
 8000eee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ef2:	42a8      	cmp	r0, r5
 8000ef4:	d061      	beq.n	8000fba <HAL_GPIO_Init+0x19a>
 8000ef6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000efa:	42a8      	cmp	r0, r5
 8000efc:	d05f      	beq.n	8000fbe <HAL_GPIO_Init+0x19e>
 8000efe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f02:	42a8      	cmp	r0, r5
 8000f04:	bf0c      	ite	eq
 8000f06:	2503      	moveq	r5, #3
 8000f08:	2504      	movne	r5, #4
 8000f0a:	fa05 f50b 	lsl.w	r5, r5, fp
 8000f0e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000f12:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8000f16:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f18:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000f1c:	bf14      	ite	ne
 8000f1e:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f20:	4395      	biceq	r5, r2
 8000f22:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8000f24:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f26:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000f2a:	bf14      	ite	ne
 8000f2c:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f2e:	4395      	biceq	r5, r2
 8000f30:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f32:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f34:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f38:	bf14      	ite	ne
 8000f3a:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f3c:	4395      	biceq	r5, r2
 8000f3e:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f40:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f42:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f46:	bf14      	ite	ne
 8000f48:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f4a:	ea25 0202 	biceq.w	r2, r5, r2
 8000f4e:	60da      	str	r2, [r3, #12]
	position++;
 8000f50:	3601      	adds	r6, #1
 8000f52:	e76e      	b.n	8000e32 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8000f54:	2d03      	cmp	r5, #3
 8000f56:	d022      	beq.n	8000f9e <HAL_GPIO_Init+0x17e>
 8000f58:	2d11      	cmp	r5, #17
 8000f5a:	d189      	bne.n	8000e70 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f5c:	68cc      	ldr	r4, [r1, #12]
 8000f5e:	3404      	adds	r4, #4
          break;
 8000f60:	e786      	b.n	8000e70 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000f62:	4f1b      	ldr	r7, [pc, #108]	; (8000fd0 <HAL_GPIO_Init+0x1b0>)
 8000f64:	42bd      	cmp	r5, r7
 8000f66:	d009      	beq.n	8000f7c <HAL_GPIO_Init+0x15c>
 8000f68:	d812      	bhi.n	8000f90 <HAL_GPIO_Init+0x170>
 8000f6a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000fdc <HAL_GPIO_Init+0x1bc>
 8000f6e:	454d      	cmp	r5, r9
 8000f70:	d004      	beq.n	8000f7c <HAL_GPIO_Init+0x15c>
 8000f72:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000f76:	454d      	cmp	r5, r9
 8000f78:	f47f af7a 	bne.w	8000e70 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f7c:	688c      	ldr	r4, [r1, #8]
 8000f7e:	b1c4      	cbz	r4, 8000fb2 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f80:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000f82:	bf0c      	ite	eq
 8000f84:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000f88:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f8c:	2408      	movs	r4, #8
 8000f8e:	e76f      	b.n	8000e70 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000f90:	4575      	cmp	r5, lr
 8000f92:	d0f3      	beq.n	8000f7c <HAL_GPIO_Init+0x15c>
 8000f94:	4565      	cmp	r5, ip
 8000f96:	d0f1      	beq.n	8000f7c <HAL_GPIO_Init+0x15c>
 8000f98:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000fe0 <HAL_GPIO_Init+0x1c0>
 8000f9c:	e7eb      	b.n	8000f76 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f9e:	2400      	movs	r4, #0
 8000fa0:	e766      	b.n	8000e70 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fa2:	68cc      	ldr	r4, [r1, #12]
          break;
 8000fa4:	e764      	b.n	8000e70 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fa6:	68cc      	ldr	r4, [r1, #12]
 8000fa8:	3408      	adds	r4, #8
          break;
 8000faa:	e761      	b.n	8000e70 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fac:	68cc      	ldr	r4, [r1, #12]
 8000fae:	340c      	adds	r4, #12
          break;
 8000fb0:	e75e      	b.n	8000e70 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fb2:	2404      	movs	r4, #4
 8000fb4:	e75c      	b.n	8000e70 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000fb6:	2500      	movs	r5, #0
 8000fb8:	e7a7      	b.n	8000f0a <HAL_GPIO_Init+0xea>
 8000fba:	2501      	movs	r5, #1
 8000fbc:	e7a5      	b.n	8000f0a <HAL_GPIO_Init+0xea>
 8000fbe:	2502      	movs	r5, #2
 8000fc0:	e7a3      	b.n	8000f0a <HAL_GPIO_Init+0xea>
 8000fc2:	bf00      	nop
 8000fc4:	40010400 	.word	0x40010400
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	40010800 	.word	0x40010800
 8000fd0:	10210000 	.word	0x10210000
 8000fd4:	10310000 	.word	0x10310000
 8000fd8:	10320000 	.word	0x10320000
 8000fdc:	10110000 	.word	0x10110000
 8000fe0:	10220000 	.word	0x10220000

08000fe4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000fe4:	6883      	ldr	r3, [r0, #8]
 8000fe6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000fe8:	bf14      	ite	ne
 8000fea:	2001      	movne	r0, #1
 8000fec:	2000      	moveq	r0, #0
 8000fee:	4770      	bx	lr

08000ff0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ff0:	b10a      	cbz	r2, 8000ff6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ff2:	6101      	str	r1, [r0, #16]
 8000ff4:	4770      	bx	lr
 8000ff6:	0409      	lsls	r1, r1, #16
 8000ff8:	e7fb      	b.n	8000ff2 <HAL_GPIO_WritePin+0x2>

08000ffa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000ffa:	68c3      	ldr	r3, [r0, #12]
 8000ffc:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ffe:	bf14      	ite	ne
 8001000:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001002:	6101      	streq	r1, [r0, #16]
 8001004:	4770      	bx	lr
	...

08001008 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001008:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800100c:	4605      	mov	r5, r0
 800100e:	b908      	cbnz	r0, 8001014 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001010:	2001      	movs	r0, #1
 8001012:	e03c      	b.n	800108e <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001014:	6803      	ldr	r3, [r0, #0]
 8001016:	07db      	lsls	r3, r3, #31
 8001018:	d410      	bmi.n	800103c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800101a:	682b      	ldr	r3, [r5, #0]
 800101c:	079f      	lsls	r7, r3, #30
 800101e:	d45d      	bmi.n	80010dc <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001020:	682b      	ldr	r3, [r5, #0]
 8001022:	0719      	lsls	r1, r3, #28
 8001024:	f100 8094 	bmi.w	8001150 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001028:	682b      	ldr	r3, [r5, #0]
 800102a:	075a      	lsls	r2, r3, #29
 800102c:	f100 80be 	bmi.w	80011ac <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001030:	69e8      	ldr	r0, [r5, #28]
 8001032:	2800      	cmp	r0, #0
 8001034:	f040 812c 	bne.w	8001290 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001038:	2000      	movs	r0, #0
 800103a:	e028      	b.n	800108e <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800103c:	4c8f      	ldr	r4, [pc, #572]	; (800127c <HAL_RCC_OscConfig+0x274>)
 800103e:	6863      	ldr	r3, [r4, #4]
 8001040:	f003 030c 	and.w	r3, r3, #12
 8001044:	2b04      	cmp	r3, #4
 8001046:	d007      	beq.n	8001058 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001048:	6863      	ldr	r3, [r4, #4]
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	2b08      	cmp	r3, #8
 8001050:	d109      	bne.n	8001066 <HAL_RCC_OscConfig+0x5e>
 8001052:	6863      	ldr	r3, [r4, #4]
 8001054:	03de      	lsls	r6, r3, #15
 8001056:	d506      	bpl.n	8001066 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001058:	6823      	ldr	r3, [r4, #0]
 800105a:	039c      	lsls	r4, r3, #14
 800105c:	d5dd      	bpl.n	800101a <HAL_RCC_OscConfig+0x12>
 800105e:	686b      	ldr	r3, [r5, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1da      	bne.n	800101a <HAL_RCC_OscConfig+0x12>
 8001064:	e7d4      	b.n	8001010 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001066:	686b      	ldr	r3, [r5, #4]
 8001068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800106c:	d112      	bne.n	8001094 <HAL_RCC_OscConfig+0x8c>
 800106e:	6823      	ldr	r3, [r4, #0]
 8001070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001074:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001076:	f7ff fb29 	bl	80006cc <HAL_GetTick>
 800107a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107c:	6823      	ldr	r3, [r4, #0]
 800107e:	0398      	lsls	r0, r3, #14
 8001080:	d4cb      	bmi.n	800101a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001082:	f7ff fb23 	bl	80006cc <HAL_GetTick>
 8001086:	1b80      	subs	r0, r0, r6
 8001088:	2864      	cmp	r0, #100	; 0x64
 800108a:	d9f7      	bls.n	800107c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800108c:	2003      	movs	r0, #3
}
 800108e:	b002      	add	sp, #8
 8001090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001094:	b99b      	cbnz	r3, 80010be <HAL_RCC_OscConfig+0xb6>
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800109c:	6023      	str	r3, [r4, #0]
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010a4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80010a6:	f7ff fb11 	bl	80006cc <HAL_GetTick>
 80010aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ac:	6823      	ldr	r3, [r4, #0]
 80010ae:	0399      	lsls	r1, r3, #14
 80010b0:	d5b3      	bpl.n	800101a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010b2:	f7ff fb0b 	bl	80006cc <HAL_GetTick>
 80010b6:	1b80      	subs	r0, r0, r6
 80010b8:	2864      	cmp	r0, #100	; 0x64
 80010ba:	d9f7      	bls.n	80010ac <HAL_RCC_OscConfig+0xa4>
 80010bc:	e7e6      	b.n	800108c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010c2:	6823      	ldr	r3, [r4, #0]
 80010c4:	d103      	bne.n	80010ce <HAL_RCC_OscConfig+0xc6>
 80010c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010ca:	6023      	str	r3, [r4, #0]
 80010cc:	e7cf      	b.n	800106e <HAL_RCC_OscConfig+0x66>
 80010ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010d2:	6023      	str	r3, [r4, #0]
 80010d4:	6823      	ldr	r3, [r4, #0]
 80010d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010da:	e7cb      	b.n	8001074 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010dc:	4c67      	ldr	r4, [pc, #412]	; (800127c <HAL_RCC_OscConfig+0x274>)
 80010de:	6863      	ldr	r3, [r4, #4]
 80010e0:	f013 0f0c 	tst.w	r3, #12
 80010e4:	d007      	beq.n	80010f6 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010e6:	6863      	ldr	r3, [r4, #4]
 80010e8:	f003 030c 	and.w	r3, r3, #12
 80010ec:	2b08      	cmp	r3, #8
 80010ee:	d110      	bne.n	8001112 <HAL_RCC_OscConfig+0x10a>
 80010f0:	6863      	ldr	r3, [r4, #4]
 80010f2:	03da      	lsls	r2, r3, #15
 80010f4:	d40d      	bmi.n	8001112 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010f6:	6823      	ldr	r3, [r4, #0]
 80010f8:	079b      	lsls	r3, r3, #30
 80010fa:	d502      	bpl.n	8001102 <HAL_RCC_OscConfig+0xfa>
 80010fc:	692b      	ldr	r3, [r5, #16]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d186      	bne.n	8001010 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001102:	6823      	ldr	r3, [r4, #0]
 8001104:	696a      	ldr	r2, [r5, #20]
 8001106:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800110a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800110e:	6023      	str	r3, [r4, #0]
 8001110:	e786      	b.n	8001020 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001112:	692a      	ldr	r2, [r5, #16]
 8001114:	4b5a      	ldr	r3, [pc, #360]	; (8001280 <HAL_RCC_OscConfig+0x278>)
 8001116:	b16a      	cbz	r2, 8001134 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800111c:	f7ff fad6 	bl	80006cc <HAL_GetTick>
 8001120:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001122:	6823      	ldr	r3, [r4, #0]
 8001124:	079f      	lsls	r7, r3, #30
 8001126:	d4ec      	bmi.n	8001102 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001128:	f7ff fad0 	bl	80006cc <HAL_GetTick>
 800112c:	1b80      	subs	r0, r0, r6
 800112e:	2802      	cmp	r0, #2
 8001130:	d9f7      	bls.n	8001122 <HAL_RCC_OscConfig+0x11a>
 8001132:	e7ab      	b.n	800108c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001134:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001136:	f7ff fac9 	bl	80006cc <HAL_GetTick>
 800113a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113c:	6823      	ldr	r3, [r4, #0]
 800113e:	0798      	lsls	r0, r3, #30
 8001140:	f57f af6e 	bpl.w	8001020 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001144:	f7ff fac2 	bl	80006cc <HAL_GetTick>
 8001148:	1b80      	subs	r0, r0, r6
 800114a:	2802      	cmp	r0, #2
 800114c:	d9f6      	bls.n	800113c <HAL_RCC_OscConfig+0x134>
 800114e:	e79d      	b.n	800108c <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001150:	69aa      	ldr	r2, [r5, #24]
 8001152:	4c4a      	ldr	r4, [pc, #296]	; (800127c <HAL_RCC_OscConfig+0x274>)
 8001154:	4b4b      	ldr	r3, [pc, #300]	; (8001284 <HAL_RCC_OscConfig+0x27c>)
 8001156:	b1da      	cbz	r2, 8001190 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001158:	2201      	movs	r2, #1
 800115a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800115c:	f7ff fab6 	bl	80006cc <HAL_GetTick>
 8001160:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001162:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001164:	079b      	lsls	r3, r3, #30
 8001166:	d50d      	bpl.n	8001184 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001168:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800116c:	4b46      	ldr	r3, [pc, #280]	; (8001288 <HAL_RCC_OscConfig+0x280>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	fbb3 f3f2 	udiv	r3, r3, r2
 8001174:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001176:	bf00      	nop
  }
  while (Delay --);
 8001178:	9b01      	ldr	r3, [sp, #4]
 800117a:	1e5a      	subs	r2, r3, #1
 800117c:	9201      	str	r2, [sp, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1f9      	bne.n	8001176 <HAL_RCC_OscConfig+0x16e>
 8001182:	e751      	b.n	8001028 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001184:	f7ff faa2 	bl	80006cc <HAL_GetTick>
 8001188:	1b80      	subs	r0, r0, r6
 800118a:	2802      	cmp	r0, #2
 800118c:	d9e9      	bls.n	8001162 <HAL_RCC_OscConfig+0x15a>
 800118e:	e77d      	b.n	800108c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001190:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001192:	f7ff fa9b 	bl	80006cc <HAL_GetTick>
 8001196:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001198:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800119a:	079f      	lsls	r7, r3, #30
 800119c:	f57f af44 	bpl.w	8001028 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011a0:	f7ff fa94 	bl	80006cc <HAL_GetTick>
 80011a4:	1b80      	subs	r0, r0, r6
 80011a6:	2802      	cmp	r0, #2
 80011a8:	d9f6      	bls.n	8001198 <HAL_RCC_OscConfig+0x190>
 80011aa:	e76f      	b.n	800108c <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011ac:	4c33      	ldr	r4, [pc, #204]	; (800127c <HAL_RCC_OscConfig+0x274>)
 80011ae:	69e3      	ldr	r3, [r4, #28]
 80011b0:	00d8      	lsls	r0, r3, #3
 80011b2:	d424      	bmi.n	80011fe <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80011b4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80011b6:	69e3      	ldr	r3, [r4, #28]
 80011b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011bc:	61e3      	str	r3, [r4, #28]
 80011be:	69e3      	ldr	r3, [r4, #28]
 80011c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c8:	4e30      	ldr	r6, [pc, #192]	; (800128c <HAL_RCC_OscConfig+0x284>)
 80011ca:	6833      	ldr	r3, [r6, #0]
 80011cc:	05d9      	lsls	r1, r3, #23
 80011ce:	d518      	bpl.n	8001202 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d0:	68eb      	ldr	r3, [r5, #12]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d126      	bne.n	8001224 <HAL_RCC_OscConfig+0x21c>
 80011d6:	6a23      	ldr	r3, [r4, #32]
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80011de:	f7ff fa75 	bl	80006cc <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80011e6:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011e8:	6a23      	ldr	r3, [r4, #32]
 80011ea:	079b      	lsls	r3, r3, #30
 80011ec:	d53f      	bpl.n	800126e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 80011ee:	2f00      	cmp	r7, #0
 80011f0:	f43f af1e 	beq.w	8001030 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f4:	69e3      	ldr	r3, [r4, #28]
 80011f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011fa:	61e3      	str	r3, [r4, #28]
 80011fc:	e718      	b.n	8001030 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80011fe:	2700      	movs	r7, #0
 8001200:	e7e2      	b.n	80011c8 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001202:	6833      	ldr	r3, [r6, #0]
 8001204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001208:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800120a:	f7ff fa5f 	bl	80006cc <HAL_GetTick>
 800120e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001210:	6833      	ldr	r3, [r6, #0]
 8001212:	05da      	lsls	r2, r3, #23
 8001214:	d4dc      	bmi.n	80011d0 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001216:	f7ff fa59 	bl	80006cc <HAL_GetTick>
 800121a:	eba0 0008 	sub.w	r0, r0, r8
 800121e:	2864      	cmp	r0, #100	; 0x64
 8001220:	d9f6      	bls.n	8001210 <HAL_RCC_OscConfig+0x208>
 8001222:	e733      	b.n	800108c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001224:	b9ab      	cbnz	r3, 8001252 <HAL_RCC_OscConfig+0x24a>
 8001226:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001228:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800122c:	f023 0301 	bic.w	r3, r3, #1
 8001230:	6223      	str	r3, [r4, #32]
 8001232:	6a23      	ldr	r3, [r4, #32]
 8001234:	f023 0304 	bic.w	r3, r3, #4
 8001238:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800123a:	f7ff fa47 	bl	80006cc <HAL_GetTick>
 800123e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001240:	6a23      	ldr	r3, [r4, #32]
 8001242:	0798      	lsls	r0, r3, #30
 8001244:	d5d3      	bpl.n	80011ee <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001246:	f7ff fa41 	bl	80006cc <HAL_GetTick>
 800124a:	1b80      	subs	r0, r0, r6
 800124c:	4540      	cmp	r0, r8
 800124e:	d9f7      	bls.n	8001240 <HAL_RCC_OscConfig+0x238>
 8001250:	e71c      	b.n	800108c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001252:	2b05      	cmp	r3, #5
 8001254:	6a23      	ldr	r3, [r4, #32]
 8001256:	d103      	bne.n	8001260 <HAL_RCC_OscConfig+0x258>
 8001258:	f043 0304 	orr.w	r3, r3, #4
 800125c:	6223      	str	r3, [r4, #32]
 800125e:	e7ba      	b.n	80011d6 <HAL_RCC_OscConfig+0x1ce>
 8001260:	f023 0301 	bic.w	r3, r3, #1
 8001264:	6223      	str	r3, [r4, #32]
 8001266:	6a23      	ldr	r3, [r4, #32]
 8001268:	f023 0304 	bic.w	r3, r3, #4
 800126c:	e7b6      	b.n	80011dc <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800126e:	f7ff fa2d 	bl	80006cc <HAL_GetTick>
 8001272:	eba0 0008 	sub.w	r0, r0, r8
 8001276:	42b0      	cmp	r0, r6
 8001278:	d9b6      	bls.n	80011e8 <HAL_RCC_OscConfig+0x1e0>
 800127a:	e707      	b.n	800108c <HAL_RCC_OscConfig+0x84>
 800127c:	40021000 	.word	0x40021000
 8001280:	42420000 	.word	0x42420000
 8001284:	42420480 	.word	0x42420480
 8001288:	2000002c 	.word	0x2000002c
 800128c:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001290:	4b2a      	ldr	r3, [pc, #168]	; (800133c <HAL_RCC_OscConfig+0x334>)
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	461c      	mov	r4, r3
 8001296:	f002 020c 	and.w	r2, r2, #12
 800129a:	2a08      	cmp	r2, #8
 800129c:	d03d      	beq.n	800131a <HAL_RCC_OscConfig+0x312>
 800129e:	2300      	movs	r3, #0
 80012a0:	4e27      	ldr	r6, [pc, #156]	; (8001340 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012a2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80012a4:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012a6:	d12b      	bne.n	8001300 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80012a8:	f7ff fa10 	bl	80006cc <HAL_GetTick>
 80012ac:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ae:	6823      	ldr	r3, [r4, #0]
 80012b0:	0199      	lsls	r1, r3, #6
 80012b2:	d41f      	bmi.n	80012f4 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012b4:	6a2b      	ldr	r3, [r5, #32]
 80012b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012ba:	d105      	bne.n	80012c8 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012bc:	6862      	ldr	r2, [r4, #4]
 80012be:	68a9      	ldr	r1, [r5, #8]
 80012c0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80012c4:	430a      	orrs	r2, r1
 80012c6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012c8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80012ca:	6862      	ldr	r2, [r4, #4]
 80012cc:	430b      	orrs	r3, r1
 80012ce:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80012d2:	4313      	orrs	r3, r2
 80012d4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80012d6:	2301      	movs	r3, #1
 80012d8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80012da:	f7ff f9f7 	bl	80006cc <HAL_GetTick>
 80012de:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012e0:	6823      	ldr	r3, [r4, #0]
 80012e2:	019a      	lsls	r2, r3, #6
 80012e4:	f53f aea8 	bmi.w	8001038 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e8:	f7ff f9f0 	bl	80006cc <HAL_GetTick>
 80012ec:	1b40      	subs	r0, r0, r5
 80012ee:	2802      	cmp	r0, #2
 80012f0:	d9f6      	bls.n	80012e0 <HAL_RCC_OscConfig+0x2d8>
 80012f2:	e6cb      	b.n	800108c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012f4:	f7ff f9ea 	bl	80006cc <HAL_GetTick>
 80012f8:	1bc0      	subs	r0, r0, r7
 80012fa:	2802      	cmp	r0, #2
 80012fc:	d9d7      	bls.n	80012ae <HAL_RCC_OscConfig+0x2a6>
 80012fe:	e6c5      	b.n	800108c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001300:	f7ff f9e4 	bl	80006cc <HAL_GetTick>
 8001304:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001306:	6823      	ldr	r3, [r4, #0]
 8001308:	019b      	lsls	r3, r3, #6
 800130a:	f57f ae95 	bpl.w	8001038 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800130e:	f7ff f9dd 	bl	80006cc <HAL_GetTick>
 8001312:	1b40      	subs	r0, r0, r5
 8001314:	2802      	cmp	r0, #2
 8001316:	d9f6      	bls.n	8001306 <HAL_RCC_OscConfig+0x2fe>
 8001318:	e6b8      	b.n	800108c <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800131a:	2801      	cmp	r0, #1
 800131c:	f43f aeb7 	beq.w	800108e <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001320:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001322:	6a2b      	ldr	r3, [r5, #32]
 8001324:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001328:	429a      	cmp	r2, r3
 800132a:	f47f ae71 	bne.w	8001010 <HAL_RCC_OscConfig+0x8>
 800132e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001330:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001334:	1ac0      	subs	r0, r0, r3
 8001336:	bf18      	it	ne
 8001338:	2001      	movne	r0, #1
 800133a:	e6a8      	b.n	800108e <HAL_RCC_OscConfig+0x86>
 800133c:	40021000 	.word	0x40021000
 8001340:	42420060 	.word	0x42420060

08001344 <HAL_RCC_GetSysClockFreq>:
{
 8001344:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001346:	4b19      	ldr	r3, [pc, #100]	; (80013ac <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001348:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800134a:	ac02      	add	r4, sp, #8
 800134c:	f103 0510 	add.w	r5, r3, #16
 8001350:	4622      	mov	r2, r4
 8001352:	6818      	ldr	r0, [r3, #0]
 8001354:	6859      	ldr	r1, [r3, #4]
 8001356:	3308      	adds	r3, #8
 8001358:	c203      	stmia	r2!, {r0, r1}
 800135a:	42ab      	cmp	r3, r5
 800135c:	4614      	mov	r4, r2
 800135e:	d1f7      	bne.n	8001350 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001360:	2301      	movs	r3, #1
 8001362:	f88d 3004 	strb.w	r3, [sp, #4]
 8001366:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001368:	4911      	ldr	r1, [pc, #68]	; (80013b0 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800136a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800136e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001370:	f003 020c 	and.w	r2, r3, #12
 8001374:	2a08      	cmp	r2, #8
 8001376:	d117      	bne.n	80013a8 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001378:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800137c:	a806      	add	r0, sp, #24
 800137e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001380:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001382:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001386:	d50c      	bpl.n	80013a2 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001388:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800138a:	480a      	ldr	r0, [pc, #40]	; (80013b4 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800138c:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001390:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001392:	aa06      	add	r2, sp, #24
 8001394:	4413      	add	r3, r2
 8001396:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800139a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800139e:	b007      	add	sp, #28
 80013a0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <HAL_RCC_GetSysClockFreq+0x74>)
 80013a4:	4350      	muls	r0, r2
 80013a6:	e7fa      	b.n	800139e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80013a8:	4802      	ldr	r0, [pc, #8]	; (80013b4 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80013aa:	e7f8      	b.n	800139e <HAL_RCC_GetSysClockFreq+0x5a>
 80013ac:	08004510 	.word	0x08004510
 80013b0:	40021000 	.word	0x40021000
 80013b4:	007a1200 	.word	0x007a1200
 80013b8:	003d0900 	.word	0x003d0900

080013bc <HAL_RCC_ClockConfig>:
{
 80013bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013c0:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80013c2:	4604      	mov	r4, r0
 80013c4:	b910      	cbnz	r0, 80013cc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80013c6:	2001      	movs	r0, #1
 80013c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013cc:	4a45      	ldr	r2, [pc, #276]	; (80014e4 <HAL_RCC_ClockConfig+0x128>)
 80013ce:	6813      	ldr	r3, [r2, #0]
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	428b      	cmp	r3, r1
 80013d6:	d329      	bcc.n	800142c <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013d8:	6821      	ldr	r1, [r4, #0]
 80013da:	078e      	lsls	r6, r1, #30
 80013dc:	d431      	bmi.n	8001442 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013de:	07ca      	lsls	r2, r1, #31
 80013e0:	d444      	bmi.n	800146c <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013e2:	4a40      	ldr	r2, [pc, #256]	; (80014e4 <HAL_RCC_ClockConfig+0x128>)
 80013e4:	6813      	ldr	r3, [r2, #0]
 80013e6:	f003 0307 	and.w	r3, r3, #7
 80013ea:	429d      	cmp	r5, r3
 80013ec:	d367      	bcc.n	80014be <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013ee:	6822      	ldr	r2, [r4, #0]
 80013f0:	4d3d      	ldr	r5, [pc, #244]	; (80014e8 <HAL_RCC_ClockConfig+0x12c>)
 80013f2:	f012 0f04 	tst.w	r2, #4
 80013f6:	d16e      	bne.n	80014d6 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013f8:	0713      	lsls	r3, r2, #28
 80013fa:	d506      	bpl.n	800140a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013fc:	686b      	ldr	r3, [r5, #4]
 80013fe:	6922      	ldr	r2, [r4, #16]
 8001400:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001404:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001408:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800140a:	f7ff ff9b 	bl	8001344 <HAL_RCC_GetSysClockFreq>
 800140e:	686b      	ldr	r3, [r5, #4]
 8001410:	4a36      	ldr	r2, [pc, #216]	; (80014ec <HAL_RCC_ClockConfig+0x130>)
 8001412:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001416:	5cd3      	ldrb	r3, [r2, r3]
 8001418:	40d8      	lsrs	r0, r3
 800141a:	4b35      	ldr	r3, [pc, #212]	; (80014f0 <HAL_RCC_ClockConfig+0x134>)
 800141c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800141e:	4b35      	ldr	r3, [pc, #212]	; (80014f4 <HAL_RCC_ClockConfig+0x138>)
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	f7ff f911 	bl	8000648 <HAL_InitTick>
  return HAL_OK;
 8001426:	2000      	movs	r0, #0
 8001428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142c:	6813      	ldr	r3, [r2, #0]
 800142e:	f023 0307 	bic.w	r3, r3, #7
 8001432:	430b      	orrs	r3, r1
 8001434:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001436:	6813      	ldr	r3, [r2, #0]
 8001438:	f003 0307 	and.w	r3, r3, #7
 800143c:	4299      	cmp	r1, r3
 800143e:	d1c2      	bne.n	80013c6 <HAL_RCC_ClockConfig+0xa>
 8001440:	e7ca      	b.n	80013d8 <HAL_RCC_ClockConfig+0x1c>
 8001442:	4b29      	ldr	r3, [pc, #164]	; (80014e8 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001444:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001448:	bf1e      	ittt	ne
 800144a:	685a      	ldrne	r2, [r3, #4]
 800144c:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001450:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001452:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001454:	bf42      	ittt	mi
 8001456:	685a      	ldrmi	r2, [r3, #4]
 8001458:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800145c:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	68a0      	ldr	r0, [r4, #8]
 8001462:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001466:	4302      	orrs	r2, r0
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	e7b8      	b.n	80013de <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800146c:	6862      	ldr	r2, [r4, #4]
 800146e:	4e1e      	ldr	r6, [pc, #120]	; (80014e8 <HAL_RCC_ClockConfig+0x12c>)
 8001470:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001472:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001474:	d11b      	bne.n	80014ae <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001476:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147a:	d0a4      	beq.n	80013c6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800147c:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800147e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001482:	f023 0303 	bic.w	r3, r3, #3
 8001486:	4313      	orrs	r3, r2
 8001488:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800148a:	f7ff f91f 	bl	80006cc <HAL_GetTick>
 800148e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001490:	6873      	ldr	r3, [r6, #4]
 8001492:	6862      	ldr	r2, [r4, #4]
 8001494:	f003 030c 	and.w	r3, r3, #12
 8001498:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800149c:	d0a1      	beq.n	80013e2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800149e:	f7ff f915 	bl	80006cc <HAL_GetTick>
 80014a2:	1bc0      	subs	r0, r0, r7
 80014a4:	4540      	cmp	r0, r8
 80014a6:	d9f3      	bls.n	8001490 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80014a8:	2003      	movs	r0, #3
}
 80014aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ae:	2a02      	cmp	r2, #2
 80014b0:	d102      	bne.n	80014b8 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80014b6:	e7e0      	b.n	800147a <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b8:	f013 0f02 	tst.w	r3, #2
 80014bc:	e7dd      	b.n	800147a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014be:	6813      	ldr	r3, [r2, #0]
 80014c0:	f023 0307 	bic.w	r3, r3, #7
 80014c4:	432b      	orrs	r3, r5
 80014c6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014c8:	6813      	ldr	r3, [r2, #0]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	429d      	cmp	r5, r3
 80014d0:	f47f af79 	bne.w	80013c6 <HAL_RCC_ClockConfig+0xa>
 80014d4:	e78b      	b.n	80013ee <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014d6:	686b      	ldr	r3, [r5, #4]
 80014d8:	68e1      	ldr	r1, [r4, #12]
 80014da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80014de:	430b      	orrs	r3, r1
 80014e0:	606b      	str	r3, [r5, #4]
 80014e2:	e789      	b.n	80013f8 <HAL_RCC_ClockConfig+0x3c>
 80014e4:	40022000 	.word	0x40022000
 80014e8:	40021000 	.word	0x40021000
 80014ec:	0800459a 	.word	0x0800459a
 80014f0:	2000002c 	.word	0x2000002c
 80014f4:	20000004 	.word	0x20000004

080014f8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <HAL_RCC_GetPCLK1Freq+0x14>)
 80014fa:	4a05      	ldr	r2, [pc, #20]	; (8001510 <HAL_RCC_GetPCLK1Freq+0x18>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001502:	5cd3      	ldrb	r3, [r2, r3]
 8001504:	4a03      	ldr	r2, [pc, #12]	; (8001514 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001506:	6810      	ldr	r0, [r2, #0]
}
 8001508:	40d8      	lsrs	r0, r3
 800150a:	4770      	bx	lr
 800150c:	40021000 	.word	0x40021000
 8001510:	080045aa 	.word	0x080045aa
 8001514:	2000002c 	.word	0x2000002c

08001518 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001518:	4b04      	ldr	r3, [pc, #16]	; (800152c <HAL_RCC_GetPCLK2Freq+0x14>)
 800151a:	4a05      	ldr	r2, [pc, #20]	; (8001530 <HAL_RCC_GetPCLK2Freq+0x18>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001522:	5cd3      	ldrb	r3, [r2, r3]
 8001524:	4a03      	ldr	r2, [pc, #12]	; (8001534 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001526:	6810      	ldr	r0, [r2, #0]
}
 8001528:	40d8      	lsrs	r0, r3
 800152a:	4770      	bx	lr
 800152c:	40021000 	.word	0x40021000
 8001530:	080045aa 	.word	0x080045aa
 8001534:	2000002c 	.word	0x2000002c

08001538 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001538:	6803      	ldr	r3, [r0, #0]
{
 800153a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800153e:	07d9      	lsls	r1, r3, #31
{
 8001540:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001542:	d520      	bpl.n	8001586 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001544:	4c35      	ldr	r4, [pc, #212]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001546:	69e3      	ldr	r3, [r4, #28]
 8001548:	00da      	lsls	r2, r3, #3
 800154a:	d432      	bmi.n	80015b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 800154c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	69e3      	ldr	r3, [r4, #28]
 8001550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001554:	61e3      	str	r3, [r4, #28]
 8001556:	69e3      	ldr	r3, [r4, #28]
 8001558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155c:	9301      	str	r3, [sp, #4]
 800155e:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001560:	4e2f      	ldr	r6, [pc, #188]	; (8001620 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001562:	6833      	ldr	r3, [r6, #0]
 8001564:	05db      	lsls	r3, r3, #23
 8001566:	d526      	bpl.n	80015b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001568:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800156a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800156e:	d136      	bne.n	80015de <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001570:	6a23      	ldr	r3, [r4, #32]
 8001572:	686a      	ldr	r2, [r5, #4]
 8001574:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001578:	4313      	orrs	r3, r2
 800157a:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800157c:	b11f      	cbz	r7, 8001586 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800157e:	69e3      	ldr	r3, [r4, #28]
 8001580:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001584:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001586:	6828      	ldr	r0, [r5, #0]
 8001588:	0783      	lsls	r3, r0, #30
 800158a:	d506      	bpl.n	800159a <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800158c:	4a23      	ldr	r2, [pc, #140]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800158e:	68a9      	ldr	r1, [r5, #8]
 8001590:	6853      	ldr	r3, [r2, #4]
 8001592:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001596:	430b      	orrs	r3, r1
 8001598:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800159a:	f010 0010 	ands.w	r0, r0, #16
 800159e:	d01b      	beq.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80015a0:	4a1e      	ldr	r2, [pc, #120]	; (800161c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80015a2:	68e9      	ldr	r1, [r5, #12]
 80015a4:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80015a6:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80015a8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80015ac:	430b      	orrs	r3, r1
 80015ae:	6053      	str	r3, [r2, #4]
 80015b0:	e012      	b.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80015b2:	2700      	movs	r7, #0
 80015b4:	e7d4      	b.n	8001560 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015b6:	6833      	ldr	r3, [r6, #0]
 80015b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015bc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80015be:	f7ff f885 	bl	80006cc <HAL_GetTick>
 80015c2:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c4:	6833      	ldr	r3, [r6, #0]
 80015c6:	05d8      	lsls	r0, r3, #23
 80015c8:	d4ce      	bmi.n	8001568 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ca:	f7ff f87f 	bl	80006cc <HAL_GetTick>
 80015ce:	eba0 0008 	sub.w	r0, r0, r8
 80015d2:	2864      	cmp	r0, #100	; 0x64
 80015d4:	d9f6      	bls.n	80015c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80015d6:	2003      	movs	r0, #3
}
 80015d8:	b002      	add	sp, #8
 80015da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80015de:	686a      	ldr	r2, [r5, #4]
 80015e0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d0c3      	beq.n	8001570 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80015e8:	2001      	movs	r0, #1
 80015ea:	4a0e      	ldr	r2, [pc, #56]	; (8001624 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80015ec:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80015ee:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80015f0:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80015f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80015f6:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80015f8:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80015fa:	07d9      	lsls	r1, r3, #31
 80015fc:	d5b8      	bpl.n	8001570 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80015fe:	f7ff f865 	bl	80006cc <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001602:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001606:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001608:	6a23      	ldr	r3, [r4, #32]
 800160a:	079a      	lsls	r2, r3, #30
 800160c:	d4b0      	bmi.n	8001570 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800160e:	f7ff f85d 	bl	80006cc <HAL_GetTick>
 8001612:	1b80      	subs	r0, r0, r6
 8001614:	4540      	cmp	r0, r8
 8001616:	d9f7      	bls.n	8001608 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001618:	e7dd      	b.n	80015d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800161a:	bf00      	nop
 800161c:	40021000 	.word	0x40021000
 8001620:	40007000 	.word	0x40007000
 8001624:	42420440 	.word	0x42420440

08001628 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800162a:	4604      	mov	r4, r0
 800162c:	460e      	mov	r6, r1
 800162e:	4615      	mov	r5, r2
 8001630:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001632:	6821      	ldr	r1, [r4, #0]
 8001634:	688a      	ldr	r2, [r1, #8]
 8001636:	ea36 0302 	bics.w	r3, r6, r2
 800163a:	d001      	beq.n	8001640 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800163c:	2000      	movs	r0, #0
}
 800163e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001640:	1c6b      	adds	r3, r5, #1
 8001642:	d0f7      	beq.n	8001634 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001644:	f7ff f842 	bl	80006cc <HAL_GetTick>
 8001648:	1bc0      	subs	r0, r0, r7
 800164a:	4285      	cmp	r5, r0
 800164c:	d8f1      	bhi.n	8001632 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800164e:	6823      	ldr	r3, [r4, #0]
 8001650:	685a      	ldr	r2, [r3, #4]
 8001652:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001656:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001658:	6862      	ldr	r2, [r4, #4]
 800165a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800165e:	d10a      	bne.n	8001676 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 8001660:	68a2      	ldr	r2, [r4, #8]
 8001662:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001666:	d002      	beq.n	800166e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001668:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800166c:	d103      	bne.n	8001676 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001674:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001676:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001678:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800167c:	d107      	bne.n	800168e <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800168c:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800168e:	2301      	movs	r3, #1
 8001690:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8001694:	2300      	movs	r3, #0
 8001696:	2003      	movs	r0, #3
 8001698:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800169c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800169e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800169e:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80016a0:	4613      	mov	r3, r2
 80016a2:	460a      	mov	r2, r1
 80016a4:	2180      	movs	r1, #128	; 0x80
{
 80016a6:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80016a8:	f7ff ffbe 	bl	8001628 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 80016ac:	b120      	cbz	r0, 80016b8 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 80016ae:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80016b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80016b2:	f043 0320 	orr.w	r3, r3, #32
 80016b6:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 80016b8:	bd10      	pop	{r4, pc}

080016ba <HAL_SPI_Init>:
{
 80016ba:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80016bc:	4604      	mov	r4, r0
 80016be:	2800      	cmp	r0, #0
 80016c0:	d034      	beq.n	800172c <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80016c6:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80016ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016ce:	b91b      	cbnz	r3, 80016d8 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80016d0:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80016d4:	f001 fe34 	bl	8003340 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80016d8:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80016da:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80016dc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80016e0:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80016e2:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80016e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016e8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80016ea:	6863      	ldr	r3, [r4, #4]
 80016ec:	69a1      	ldr	r1, [r4, #24]
 80016ee:	4303      	orrs	r3, r0
 80016f0:	68e0      	ldr	r0, [r4, #12]
 80016f2:	4303      	orrs	r3, r0
 80016f4:	6920      	ldr	r0, [r4, #16]
 80016f6:	4303      	orrs	r3, r0
 80016f8:	6960      	ldr	r0, [r4, #20]
 80016fa:	4303      	orrs	r3, r0
 80016fc:	69e0      	ldr	r0, [r4, #28]
 80016fe:	4303      	orrs	r3, r0
 8001700:	6a20      	ldr	r0, [r4, #32]
 8001702:	4303      	orrs	r3, r0
 8001704:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001706:	4303      	orrs	r3, r0
 8001708:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800170c:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800170e:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001710:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001714:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001716:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001718:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800171a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800171c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001720:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001722:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001724:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001726:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 800172a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800172c:	2001      	movs	r0, #1
}
 800172e:	bd10      	pop	{r4, pc}

08001730 <HAL_SPI_Transmit>:
{
 8001730:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001734:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001736:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800173a:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800173c:	2b01      	cmp	r3, #1
{
 800173e:	460d      	mov	r5, r1
 8001740:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001742:	f000 809c 	beq.w	800187e <HAL_SPI_Transmit+0x14e>
 8001746:	2301      	movs	r3, #1
 8001748:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800174c:	f7fe ffbe 	bl	80006cc <HAL_GetTick>
 8001750:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001752:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001756:	b2c0      	uxtb	r0, r0
 8001758:	2801      	cmp	r0, #1
 800175a:	f040 808e 	bne.w	800187a <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 800175e:	2d00      	cmp	r5, #0
 8001760:	d05e      	beq.n	8001820 <HAL_SPI_Transmit+0xf0>
 8001762:	f1b8 0f00 	cmp.w	r8, #0
 8001766:	d05b      	beq.n	8001820 <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001768:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800176a:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800176c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001770:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001772:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001774:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001776:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 800177a:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800177c:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800177e:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001780:	6420      	str	r0, [r4, #64]	; 0x40
 8001782:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001788:	bf08      	it	eq
 800178a:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800178c:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 800178e:	bf08      	it	eq
 8001790:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 8001794:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8001798:	bf08      	it	eq
 800179a:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800179c:	6803      	ldr	r3, [r0, #0]
 800179e:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80017a0:	bf5e      	ittt	pl
 80017a2:	6803      	ldrpl	r3, [r0, #0]
 80017a4:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80017a8:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80017aa:	68e3      	ldr	r3, [r4, #12]
 80017ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017b0:	6863      	ldr	r3, [r4, #4]
 80017b2:	d13e      	bne.n	8001832 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017b4:	b113      	cbz	r3, 80017bc <HAL_SPI_Transmit+0x8c>
 80017b6:	f1b8 0f01 	cmp.w	r8, #1
 80017ba:	d107      	bne.n	80017cc <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80017bc:	f835 3b02 	ldrh.w	r3, [r5], #2
 80017c0:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80017c2:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80017c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80017c6:	3b01      	subs	r3, #1
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80017cc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	b9a3      	cbnz	r3, 80017fc <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80017d2:	463a      	mov	r2, r7
 80017d4:	4631      	mov	r1, r6
 80017d6:	4620      	mov	r0, r4
 80017d8:	f7ff ff61 	bl	800169e <SPI_EndRxTxTransaction>
 80017dc:	2800      	cmp	r0, #0
 80017de:	d149      	bne.n	8001874 <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80017e0:	68a3      	ldr	r3, [r4, #8]
 80017e2:	b933      	cbnz	r3, 80017f2 <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	6823      	ldr	r3, [r4, #0]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	9201      	str	r2, [sp, #4]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80017f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80017f4:	3000      	adds	r0, #0
 80017f6:	bf18      	it	ne
 80017f8:	2001      	movne	r0, #1
 80017fa:	e011      	b.n	8001820 <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80017fc:	6822      	ldr	r2, [r4, #0]
 80017fe:	6893      	ldr	r3, [r2, #8]
 8001800:	0798      	lsls	r0, r3, #30
 8001802:	d505      	bpl.n	8001810 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001804:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001806:	f833 1b02 	ldrh.w	r1, [r3], #2
 800180a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800180c:	6323      	str	r3, [r4, #48]	; 0x30
 800180e:	e7d9      	b.n	80017c4 <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001810:	f7fe ff5c 	bl	80006cc <HAL_GetTick>
 8001814:	1bc0      	subs	r0, r0, r7
 8001816:	42b0      	cmp	r0, r6
 8001818:	d3d8      	bcc.n	80017cc <HAL_SPI_Transmit+0x9c>
 800181a:	1c71      	adds	r1, r6, #1
 800181c:	d0d6      	beq.n	80017cc <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 800181e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001820:	2301      	movs	r3, #1
 8001822:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001826:	2300      	movs	r3, #0
 8001828:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800182c:	b002      	add	sp, #8
 800182e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001832:	b113      	cbz	r3, 800183a <HAL_SPI_Transmit+0x10a>
 8001834:	f1b8 0f01 	cmp.w	r8, #1
 8001838:	d108      	bne.n	800184c <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800183a:	782b      	ldrb	r3, [r5, #0]
 800183c:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800183e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001840:	3301      	adds	r3, #1
 8001842:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001844:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001846:	3b01      	subs	r3, #1
 8001848:	b29b      	uxth	r3, r3
 800184a:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800184c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800184e:	b29b      	uxth	r3, r3
 8001850:	2b00      	cmp	r3, #0
 8001852:	d0be      	beq.n	80017d2 <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001854:	6823      	ldr	r3, [r4, #0]
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	0792      	lsls	r2, r2, #30
 800185a:	d503      	bpl.n	8001864 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800185c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800185e:	7812      	ldrb	r2, [r2, #0]
 8001860:	731a      	strb	r2, [r3, #12]
 8001862:	e7ec      	b.n	800183e <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001864:	f7fe ff32 	bl	80006cc <HAL_GetTick>
 8001868:	1bc0      	subs	r0, r0, r7
 800186a:	4286      	cmp	r6, r0
 800186c:	d8ee      	bhi.n	800184c <HAL_SPI_Transmit+0x11c>
 800186e:	1c73      	adds	r3, r6, #1
 8001870:	d0ec      	beq.n	800184c <HAL_SPI_Transmit+0x11c>
 8001872:	e7d4      	b.n	800181e <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001874:	2320      	movs	r3, #32
 8001876:	6563      	str	r3, [r4, #84]	; 0x54
 8001878:	e7b2      	b.n	80017e0 <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 800187a:	2002      	movs	r0, #2
 800187c:	e7d0      	b.n	8001820 <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 800187e:	2002      	movs	r0, #2
 8001880:	e7d4      	b.n	800182c <HAL_SPI_Transmit+0xfc>

08001882 <HAL_SPI_TransmitReceive>:
{
 8001882:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001886:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001888:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800188c:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800188e:	2b01      	cmp	r3, #1
{
 8001890:	460d      	mov	r5, r1
 8001892:	4691      	mov	r9, r2
 8001894:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8001896:	f000 80e2 	beq.w	8001a5e <HAL_SPI_TransmitReceive+0x1dc>
 800189a:	2301      	movs	r3, #1
 800189c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80018a0:	f7fe ff14 	bl	80006cc <HAL_GetTick>
  tmp_state           = hspi->State;
 80018a4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80018a8:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80018aa:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80018ac:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 80018ae:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80018b0:	d00a      	beq.n	80018c8 <HAL_SPI_TransmitReceive+0x46>
 80018b2:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80018b6:	f040 80d0 	bne.w	8001a5a <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80018ba:	68a0      	ldr	r0, [r4, #8]
 80018bc:	2800      	cmp	r0, #0
 80018be:	f040 80cc 	bne.w	8001a5a <HAL_SPI_TransmitReceive+0x1d8>
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	f040 80c9 	bne.w	8001a5a <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80018c8:	2d00      	cmp	r5, #0
 80018ca:	f000 80c4 	beq.w	8001a56 <HAL_SPI_TransmitReceive+0x1d4>
 80018ce:	f1b9 0f00 	cmp.w	r9, #0
 80018d2:	f000 80c0 	beq.w	8001a56 <HAL_SPI_TransmitReceive+0x1d4>
 80018d6:	2e00      	cmp	r6, #0
 80018d8:	f000 80bd 	beq.w	8001a56 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80018dc:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80018e0:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80018e4:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80018e6:	bf1c      	itt	ne
 80018e8:	2305      	movne	r3, #5
 80018ea:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 80018f2:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80018f4:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018f6:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80018f8:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80018fa:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018fc:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 80018fe:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001900:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001902:	bf58      	it	pl
 8001904:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001906:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001908:	bf58      	it	pl
 800190a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800190e:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001910:	bf58      	it	pl
 8001912:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001914:	68e2      	ldr	r2, [r4, #12]
 8001916:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800191a:	d158      	bne.n	80019ce <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800191c:	b109      	cbz	r1, 8001922 <HAL_SPI_TransmitReceive+0xa0>
 800191e:	2e01      	cmp	r6, #1
 8001920:	d107      	bne.n	8001932 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001922:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001926:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001928:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800192a:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800192c:	3b01      	subs	r3, #1
 800192e:	b29b      	uxth	r3, r3
 8001930:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001932:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001934:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001936:	b29b      	uxth	r3, r3
 8001938:	b9ab      	cbnz	r3, 8001966 <HAL_SPI_TransmitReceive+0xe4>
 800193a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800193c:	b29b      	uxth	r3, r3
 800193e:	b993      	cbnz	r3, 8001966 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001940:	4642      	mov	r2, r8
 8001942:	4639      	mov	r1, r7
 8001944:	4620      	mov	r0, r4
 8001946:	f7ff feaa 	bl	800169e <SPI_EndRxTxTransaction>
 800194a:	2800      	cmp	r0, #0
 800194c:	f040 8081 	bne.w	8001a52 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001950:	68a3      	ldr	r3, [r4, #8]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d132      	bne.n	80019bc <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001956:	6823      	ldr	r3, [r4, #0]
 8001958:	9001      	str	r0, [sp, #4]
 800195a:	68da      	ldr	r2, [r3, #12]
 800195c:	9201      	str	r2, [sp, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	9301      	str	r3, [sp, #4]
 8001962:	9b01      	ldr	r3, [sp, #4]
 8001964:	e02a      	b.n	80019bc <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001966:	6822      	ldr	r2, [r4, #0]
 8001968:	6893      	ldr	r3, [r2, #8]
 800196a:	0799      	lsls	r1, r3, #30
 800196c:	d50d      	bpl.n	800198a <HAL_SPI_TransmitReceive+0x108>
 800196e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001970:	b29b      	uxth	r3, r3
 8001972:	b153      	cbz	r3, 800198a <HAL_SPI_TransmitReceive+0x108>
 8001974:	b14d      	cbz	r5, 800198a <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 8001976:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001978:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800197a:	f833 1b02 	ldrh.w	r1, [r3], #2
 800197e:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001980:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001982:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001984:	3b01      	subs	r3, #1
 8001986:	b29b      	uxth	r3, r3
 8001988:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800198a:	6893      	ldr	r3, [r2, #8]
 800198c:	07db      	lsls	r3, r3, #31
 800198e:	d50c      	bpl.n	80019aa <HAL_SPI_TransmitReceive+0x128>
 8001990:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001992:	b29b      	uxth	r3, r3
 8001994:	b14b      	cbz	r3, 80019aa <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 8001996:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001998:	68d2      	ldr	r2, [r2, #12]
 800199a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800199c:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80019a0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80019a2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019a4:	3b01      	subs	r3, #1
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80019aa:	f7fe fe8f 	bl	80006cc <HAL_GetTick>
 80019ae:	eba0 0008 	sub.w	r0, r0, r8
 80019b2:	4287      	cmp	r7, r0
 80019b4:	d8be      	bhi.n	8001934 <HAL_SPI_TransmitReceive+0xb2>
 80019b6:	1c7e      	adds	r6, r7, #1
 80019b8:	d0bc      	beq.n	8001934 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 80019ba:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80019bc:	2301      	movs	r3, #1
 80019be:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80019c2:	2300      	movs	r3, #0
 80019c4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80019c8:	b003      	add	sp, #12
 80019ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019ce:	b109      	cbz	r1, 80019d4 <HAL_SPI_TransmitReceive+0x152>
 80019d0:	2e01      	cmp	r6, #1
 80019d2:	d108      	bne.n	80019e6 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019d4:	782a      	ldrb	r2, [r5, #0]
 80019d6:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80019d8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80019da:	3301      	adds	r3, #1
 80019dc:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80019de:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80019e0:	3b01      	subs	r3, #1
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80019e6:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80019e8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	b91b      	cbnz	r3, 80019f6 <HAL_SPI_TransmitReceive+0x174>
 80019ee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0a4      	beq.n	8001940 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80019f6:	6822      	ldr	r2, [r4, #0]
 80019f8:	6893      	ldr	r3, [r2, #8]
 80019fa:	0798      	lsls	r0, r3, #30
 80019fc:	d50e      	bpl.n	8001a1c <HAL_SPI_TransmitReceive+0x19a>
 80019fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	b15b      	cbz	r3, 8001a1c <HAL_SPI_TransmitReceive+0x19a>
 8001a04:	b155      	cbz	r5, 8001a1c <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8001a06:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001a08:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8001a0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a10:	3301      	adds	r3, #1
 8001a12:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001a14:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a16:	3b01      	subs	r3, #1
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001a1c:	6822      	ldr	r2, [r4, #0]
 8001a1e:	6893      	ldr	r3, [r2, #8]
 8001a20:	07d9      	lsls	r1, r3, #31
 8001a22:	d50d      	bpl.n	8001a40 <HAL_SPI_TransmitReceive+0x1be>
 8001a24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	b153      	cbz	r3, 8001a40 <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8001a2a:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001a2c:	68d2      	ldr	r2, [r2, #12]
 8001a2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a30:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001a32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a34:	3301      	adds	r3, #1
 8001a36:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001a38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001a40:	f7fe fe44 	bl	80006cc <HAL_GetTick>
 8001a44:	eba0 0008 	sub.w	r0, r0, r8
 8001a48:	4287      	cmp	r7, r0
 8001a4a:	d8cd      	bhi.n	80019e8 <HAL_SPI_TransmitReceive+0x166>
 8001a4c:	1c7b      	adds	r3, r7, #1
 8001a4e:	d0cb      	beq.n	80019e8 <HAL_SPI_TransmitReceive+0x166>
 8001a50:	e7b3      	b.n	80019ba <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a52:	2320      	movs	r3, #32
 8001a54:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001a56:	2001      	movs	r0, #1
 8001a58:	e7b0      	b.n	80019bc <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8001a5a:	2002      	movs	r0, #2
 8001a5c:	e7ae      	b.n	80019bc <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8001a5e:	2002      	movs	r0, #2
 8001a60:	e7b2      	b.n	80019c8 <HAL_SPI_TransmitReceive+0x146>
	...

08001a64 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a64:	6a03      	ldr	r3, [r0, #32]
{
 8001a66:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a68:	f023 0301 	bic.w	r3, r3, #1
 8001a6c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a6e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a70:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a72:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a74:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001a76:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001a7a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001a7c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001a7e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001a82:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001a84:	4d0a      	ldr	r5, [pc, #40]	; (8001ab0 <TIM_OC1_SetConfig+0x4c>)
 8001a86:	42a8      	cmp	r0, r5
 8001a88:	d10b      	bne.n	8001aa2 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001a8a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001a8c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001a90:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a92:	698e      	ldr	r6, [r1, #24]
 8001a94:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a96:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a9a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a9c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001aa0:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001aa2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001aa4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001aa6:	684a      	ldr	r2, [r1, #4]
 8001aa8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001aaa:	6203      	str	r3, [r0, #32]
 8001aac:	bd70      	pop	{r4, r5, r6, pc}
 8001aae:	bf00      	nop
 8001ab0:	40012c00 	.word	0x40012c00

08001ab4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001ab4:	6a03      	ldr	r3, [r0, #32]
{
 8001ab6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001ab8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001abc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001abe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ac0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001ac2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ac4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ac6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001aca:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001acc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001ace:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001ad2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001ad6:	4d0b      	ldr	r5, [pc, #44]	; (8001b04 <TIM_OC3_SetConfig+0x50>)
 8001ad8:	42a8      	cmp	r0, r5
 8001ada:	d10d      	bne.n	8001af8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001adc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001ade:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001ae2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001ae6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001ae8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001aea:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001aee:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001af0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001af4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001af8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001afa:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001afc:	684a      	ldr	r2, [r1, #4]
 8001afe:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b00:	6203      	str	r3, [r0, #32]
 8001b02:	bd70      	pop	{r4, r5, r6, pc}
 8001b04:	40012c00 	.word	0x40012c00

08001b08 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001b08:	6a03      	ldr	r3, [r0, #32]
{
 8001b0a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001b0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001b10:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b12:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b14:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b16:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001b1a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b1e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001b22:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001b24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001b28:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b2c:	4d06      	ldr	r5, [pc, #24]	; (8001b48 <TIM_OC4_SetConfig+0x40>)
 8001b2e:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001b30:	bf02      	ittt	eq
 8001b32:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001b34:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001b38:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b3c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001b3e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001b40:	684a      	ldr	r2, [r1, #4]
 8001b42:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b44:	6203      	str	r3, [r0, #32]
 8001b46:	bd30      	pop	{r4, r5, pc}
 8001b48:	40012c00 	.word	0x40012c00

08001b4c <HAL_TIM_PWM_MspInit>:
 8001b4c:	4770      	bx	lr
	...

08001b50 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b50:	4a1a      	ldr	r2, [pc, #104]	; (8001bbc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001b52:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b54:	4290      	cmp	r0, r2
 8001b56:	d00a      	beq.n	8001b6e <TIM_Base_SetConfig+0x1e>
 8001b58:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b5c:	d007      	beq.n	8001b6e <TIM_Base_SetConfig+0x1e>
 8001b5e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b62:	4290      	cmp	r0, r2
 8001b64:	d003      	beq.n	8001b6e <TIM_Base_SetConfig+0x1e>
 8001b66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b6a:	4290      	cmp	r0, r2
 8001b6c:	d115      	bne.n	8001b9a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001b6e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001b74:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b76:	4a11      	ldr	r2, [pc, #68]	; (8001bbc <TIM_Base_SetConfig+0x6c>)
 8001b78:	4290      	cmp	r0, r2
 8001b7a:	d00a      	beq.n	8001b92 <TIM_Base_SetConfig+0x42>
 8001b7c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b80:	d007      	beq.n	8001b92 <TIM_Base_SetConfig+0x42>
 8001b82:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b86:	4290      	cmp	r0, r2
 8001b88:	d003      	beq.n	8001b92 <TIM_Base_SetConfig+0x42>
 8001b8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b8e:	4290      	cmp	r0, r2
 8001b90:	d103      	bne.n	8001b9a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b92:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b98:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b9a:	694a      	ldr	r2, [r1, #20]
 8001b9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001ba0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001ba2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ba4:	688b      	ldr	r3, [r1, #8]
 8001ba6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001ba8:	680b      	ldr	r3, [r1, #0]
 8001baa:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bac:	4b03      	ldr	r3, [pc, #12]	; (8001bbc <TIM_Base_SetConfig+0x6c>)
 8001bae:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001bb0:	bf04      	itt	eq
 8001bb2:	690b      	ldreq	r3, [r1, #16]
 8001bb4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	6143      	str	r3, [r0, #20]
 8001bba:	4770      	bx	lr
 8001bbc:	40012c00 	.word	0x40012c00

08001bc0 <HAL_TIM_Base_Init>:
{
 8001bc0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001bc2:	4604      	mov	r4, r0
 8001bc4:	b1a0      	cbz	r0, 8001bf0 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001bc6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001bca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001bce:	b91b      	cbnz	r3, 8001bd8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001bd0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001bd4:	f001 fbee 	bl	80033b4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001bd8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bda:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001bdc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001be0:	1d21      	adds	r1, r4, #4
 8001be2:	f7ff ffb5 	bl	8001b50 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001be6:	2301      	movs	r3, #1
  return HAL_OK;
 8001be8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001bea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001bee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001bf0:	2001      	movs	r0, #1
}
 8001bf2:	bd10      	pop	{r4, pc}

08001bf4 <HAL_TIM_PWM_Init>:
{
 8001bf4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001bf6:	4604      	mov	r4, r0
 8001bf8:	b1a0      	cbz	r0, 8001c24 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001bfa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001bfe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c02:	b91b      	cbnz	r3, 8001c0c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c04:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001c08:	f7ff ffa0 	bl	8001b4c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001c0c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c0e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001c10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c14:	1d21      	adds	r1, r4, #4
 8001c16:	f7ff ff9b 	bl	8001b50 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001c1a:	2301      	movs	r3, #1
  return HAL_OK;
 8001c1c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c22:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c24:	2001      	movs	r0, #1
}
 8001c26:	bd10      	pop	{r4, pc}

08001c28 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c28:	6a03      	ldr	r3, [r0, #32]
{
 8001c2a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c2c:	f023 0310 	bic.w	r3, r3, #16
 8001c30:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001c32:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001c34:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001c36:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c38:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c3a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c3e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c42:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001c44:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c4c:	4d0b      	ldr	r5, [pc, #44]	; (8001c7c <TIM_OC2_SetConfig+0x54>)
 8001c4e:	42a8      	cmp	r0, r5
 8001c50:	d10d      	bne.n	8001c6e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c52:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c58:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c5c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001c5e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c60:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c64:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c6a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001c6e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001c70:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001c72:	684a      	ldr	r2, [r1, #4]
 8001c74:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001c76:	6203      	str	r3, [r0, #32]
 8001c78:	bd70      	pop	{r4, r5, r6, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40012c00 	.word	0x40012c00

08001c80 <HAL_TIM_PWM_ConfigChannel>:
{
 8001c80:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001c82:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001c86:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	f04f 0002 	mov.w	r0, #2
 8001c8e:	d025      	beq.n	8001cdc <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001c90:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001c92:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001c96:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001c9a:	2a0c      	cmp	r2, #12
 8001c9c:	d818      	bhi.n	8001cd0 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001c9e:	e8df f002 	tbb	[pc, r2]
 8001ca2:	1707      	.short	0x1707
 8001ca4:	171e1717 	.word	0x171e1717
 8001ca8:	172f1717 	.word	0x172f1717
 8001cac:	1717      	.short	0x1717
 8001cae:	40          	.byte	0x40
 8001caf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001cb0:	6820      	ldr	r0, [r4, #0]
 8001cb2:	f7ff fed7 	bl	8001a64 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001cb6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001cb8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	f042 0208 	orr.w	r2, r2, #8
 8001cc0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001cc2:	699a      	ldr	r2, [r3, #24]
 8001cc4:	f022 0204 	bic.w	r2, r2, #4
 8001cc8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001cca:	699a      	ldr	r2, [r3, #24]
 8001ccc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001cce:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001cd0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001cd2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001cd4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001cd8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001cdc:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001cde:	6820      	ldr	r0, [r4, #0]
 8001ce0:	f7ff ffa2 	bl	8001c28 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001ce4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ce6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001ce8:	699a      	ldr	r2, [r3, #24]
 8001cea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001cf0:	699a      	ldr	r2, [r3, #24]
 8001cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001cf8:	699a      	ldr	r2, [r3, #24]
 8001cfa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001cfe:	e7e6      	b.n	8001cce <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d00:	6820      	ldr	r0, [r4, #0]
 8001d02:	f7ff fed7 	bl	8001ab4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d06:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d08:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d0a:	69da      	ldr	r2, [r3, #28]
 8001d0c:	f042 0208 	orr.w	r2, r2, #8
 8001d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d12:	69da      	ldr	r2, [r3, #28]
 8001d14:	f022 0204 	bic.w	r2, r2, #4
 8001d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d1a:	69da      	ldr	r2, [r3, #28]
 8001d1c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001d1e:	61da      	str	r2, [r3, #28]
      break;
 8001d20:	e7d6      	b.n	8001cd0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d22:	6820      	ldr	r0, [r4, #0]
 8001d24:	f7ff fef0 	bl	8001b08 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d28:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001d2a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d2c:	69da      	ldr	r2, [r3, #28]
 8001d2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d32:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d34:	69da      	ldr	r2, [r3, #28]
 8001d36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001d3c:	69da      	ldr	r2, [r3, #28]
 8001d3e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d42:	e7ec      	b.n	8001d1e <HAL_TIM_PWM_ConfigChannel+0x9e>

08001d44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d44:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d46:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d48:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d4a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d4e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001d52:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d54:	6083      	str	r3, [r0, #8]
 8001d56:	bd10      	pop	{r4, pc}

08001d58 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001d58:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001d5c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001d5e:	2b01      	cmp	r3, #1
{
 8001d60:	4604      	mov	r4, r0
 8001d62:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001d66:	d019      	beq.n	8001d9c <HAL_TIM_ConfigClockSource+0x44>
 8001d68:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001d6a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001d6e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001d70:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001d74:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d7a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001d7e:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001d80:	680b      	ldr	r3, [r1, #0]
 8001d82:	2b40      	cmp	r3, #64	; 0x40
 8001d84:	d065      	beq.n	8001e52 <HAL_TIM_ConfigClockSource+0xfa>
 8001d86:	d815      	bhi.n	8001db4 <HAL_TIM_ConfigClockSource+0x5c>
 8001d88:	2b10      	cmp	r3, #16
 8001d8a:	d00c      	beq.n	8001da6 <HAL_TIM_ConfigClockSource+0x4e>
 8001d8c:	d807      	bhi.n	8001d9e <HAL_TIM_ConfigClockSource+0x46>
 8001d8e:	b153      	cbz	r3, 8001da6 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001d90:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001d92:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001d94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001d98:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001d9c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001d9e:	2b20      	cmp	r3, #32
 8001da0:	d001      	beq.n	8001da6 <HAL_TIM_ConfigClockSource+0x4e>
 8001da2:	2b30      	cmp	r3, #48	; 0x30
 8001da4:	d1f4      	bne.n	8001d90 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8001da6:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001da8:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001dac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001db0:	4313      	orrs	r3, r2
 8001db2:	e01a      	b.n	8001dea <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8001db4:	2b60      	cmp	r3, #96	; 0x60
 8001db6:	d034      	beq.n	8001e22 <HAL_TIM_ConfigClockSource+0xca>
 8001db8:	d819      	bhi.n	8001dee <HAL_TIM_ConfigClockSource+0x96>
 8001dba:	2b50      	cmp	r3, #80	; 0x50
 8001dbc:	d1e8      	bne.n	8001d90 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dbe:	684a      	ldr	r2, [r1, #4]
 8001dc0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001dc2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dc4:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dc6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dca:	f025 0501 	bic.w	r5, r5, #1
 8001dce:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001dd0:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8001dd2:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001dd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001dd8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001ddc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001dde:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001de0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001de6:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8001dea:	6083      	str	r3, [r0, #8]
 8001dec:	e7d0      	b.n	8001d90 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8001dee:	2b70      	cmp	r3, #112	; 0x70
 8001df0:	d00c      	beq.n	8001e0c <HAL_TIM_ConfigClockSource+0xb4>
 8001df2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001df6:	d1cb      	bne.n	8001d90 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8001df8:	68cb      	ldr	r3, [r1, #12]
 8001dfa:	684a      	ldr	r2, [r1, #4]
 8001dfc:	6889      	ldr	r1, [r1, #8]
 8001dfe:	f7ff ffa1 	bl	8001d44 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e02:	6822      	ldr	r2, [r4, #0]
 8001e04:	6893      	ldr	r3, [r2, #8]
 8001e06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e0a:	e008      	b.n	8001e1e <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8001e0c:	68cb      	ldr	r3, [r1, #12]
 8001e0e:	684a      	ldr	r2, [r1, #4]
 8001e10:	6889      	ldr	r1, [r1, #8]
 8001e12:	f7ff ff97 	bl	8001d44 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001e16:	6822      	ldr	r2, [r4, #0]
 8001e18:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e1a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e1e:	6093      	str	r3, [r2, #8]
      break;
 8001e20:	e7b6      	b.n	8001d90 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e22:	684d      	ldr	r5, [r1, #4]
 8001e24:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e26:	6a01      	ldr	r1, [r0, #32]
 8001e28:	f021 0110 	bic.w	r1, r1, #16
 8001e2c:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e2e:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001e30:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e32:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e3a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e3e:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001e42:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001e44:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001e46:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e4c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001e50:	e7cb      	b.n	8001dea <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e52:	684a      	ldr	r2, [r1, #4]
 8001e54:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001e56:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e58:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e5a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e5e:	f025 0501 	bic.w	r5, r5, #1
 8001e62:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e64:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8001e66:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e6c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001e70:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001e72:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001e74:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e7a:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001e7e:	e7b4      	b.n	8001dea <HAL_TIM_ConfigClockSource+0x92>

08001e80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001e80:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001e82:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001e84:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001e86:	f001 011f 	and.w	r1, r1, #31
 8001e8a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001e8c:	ea23 0304 	bic.w	r3, r3, r4
 8001e90:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001e92:	6a03      	ldr	r3, [r0, #32]
 8001e94:	408a      	lsls	r2, r1
 8001e96:	431a      	orrs	r2, r3
 8001e98:	6202      	str	r2, [r0, #32]
 8001e9a:	bd10      	pop	{r4, pc}

08001e9c <HAL_TIM_PWM_Start>:
{
 8001e9c:	b510      	push	{r4, lr}
 8001e9e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	6800      	ldr	r0, [r0, #0]
 8001ea4:	f7ff ffec 	bl	8001e80 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001ea8:	6823      	ldr	r3, [r4, #0]
 8001eaa:	4a09      	ldr	r2, [pc, #36]	; (8001ed0 <HAL_TIM_PWM_Start+0x34>)
}
 8001eac:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001eae:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001eb0:	bf02      	ittt	eq
 8001eb2:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001eb4:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001eb8:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ec0:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001ec2:	bf1e      	ittt	ne
 8001ec4:	681a      	ldrne	r2, [r3, #0]
 8001ec6:	f042 0201 	orrne.w	r2, r2, #1
 8001eca:	601a      	strne	r2, [r3, #0]
}
 8001ecc:	bd10      	pop	{r4, pc}
 8001ece:	bf00      	nop
 8001ed0:	40012c00 	.word	0x40012c00

08001ed4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ed4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001ed8:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	f04f 0302 	mov.w	r3, #2
 8001ee0:	d014      	beq.n	8001f0c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ee2:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001ee4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001ee8:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001eea:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001eec:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001eee:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001ef0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001ef4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ef8:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001efa:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001efc:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001efe:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f00:	2301      	movs	r3, #1
 8001f02:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f06:	2300      	movs	r3, #0
 8001f08:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001f0c:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001f0e:	bd30      	pop	{r4, r5, pc}

08001f10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f10:	b538      	push	{r3, r4, r5, lr}
 8001f12:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f14:	6803      	ldr	r3, [r0, #0]
 8001f16:	68c1      	ldr	r1, [r0, #12]
 8001f18:	691a      	ldr	r2, [r3, #16]
 8001f1a:	2419      	movs	r4, #25
 8001f1c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001f20:	430a      	orrs	r2, r1
 8001f22:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f24:	6882      	ldr	r2, [r0, #8]
 8001f26:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001f28:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f2a:	4302      	orrs	r2, r0
 8001f2c:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001f2e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8001f32:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f36:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f3c:	695a      	ldr	r2, [r3, #20]
 8001f3e:	69a9      	ldr	r1, [r5, #24]
 8001f40:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001f44:	430a      	orrs	r2, r1
 8001f46:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001f48:	4a0d      	ldr	r2, [pc, #52]	; (8001f80 <UART_SetConfig+0x70>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d114      	bne.n	8001f78 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001f4e:	f7ff fae3 	bl	8001518 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001f52:	4360      	muls	r0, r4
 8001f54:	686c      	ldr	r4, [r5, #4]
 8001f56:	2264      	movs	r2, #100	; 0x64
 8001f58:	00a4      	lsls	r4, r4, #2
 8001f5a:	fbb0 f0f4 	udiv	r0, r0, r4
 8001f5e:	fbb0 f4f2 	udiv	r4, r0, r2
 8001f62:	fb02 0314 	mls	r3, r2, r4, r0
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	3332      	adds	r3, #50	; 0x32
 8001f6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f6e:	6829      	ldr	r1, [r5, #0]
 8001f70:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8001f74:	608b      	str	r3, [r1, #8]
 8001f76:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8001f78:	f7ff fabe 	bl	80014f8 <HAL_RCC_GetPCLK1Freq>
 8001f7c:	e7e9      	b.n	8001f52 <UART_SetConfig+0x42>
 8001f7e:	bf00      	nop
 8001f80:	40013800 	.word	0x40013800

08001f84 <HAL_UART_Init>:
{
 8001f84:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001f86:	4604      	mov	r4, r0
 8001f88:	b340      	cbz	r0, 8001fdc <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001f8a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001f8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f92:	b91b      	cbnz	r3, 8001f9c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001f94:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001f98:	f001 fa48 	bl	800342c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001f9c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001f9e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001fa0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001fa4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001fa6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001fa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001fac:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001fae:	f7ff ffaf 	bl	8001f10 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fb2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fb4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fb6:	691a      	ldr	r2, [r3, #16]
 8001fb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fbe:	695a      	ldr	r2, [r3, #20]
 8001fc0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fc4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001fc6:	68da      	ldr	r2, [r3, #12]
 8001fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fcc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001fce:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fd0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001fd2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001fd6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001fda:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001fdc:	2001      	movs	r0, #1
}
 8001fde:	bd10      	pop	{r4, pc}

08001fe0 <LED_onboard_blink>:
#include "LED_ops.h"
#include "main.h"



void LED_onboard_blink(uint16_t period){
 8001fe0:	b538      	push	{r3, r4, r5, lr}
 8001fe2:	4605      	mov	r5, r0
	static uint32_t funcTick = 0;
	if(HAL_GetTick() - funcTick >= period){
 8001fe4:	f7fe fb72 	bl	80006cc <HAL_GetTick>
 8001fe8:	4c06      	ldr	r4, [pc, #24]	; (8002004 <LED_onboard_blink+0x24>)
 8001fea:	6823      	ldr	r3, [r4, #0]
 8001fec:	1ac0      	subs	r0, r0, r3
 8001fee:	42a8      	cmp	r0, r5
 8001ff0:	d306      	bcc.n	8002000 <LED_onboard_blink+0x20>
		HAL_GPIO_TogglePin(Onboard_LED_GPIO_Port, Onboard_LED_Pin);
 8001ff2:	2104      	movs	r1, #4
 8001ff4:	4804      	ldr	r0, [pc, #16]	; (8002008 <LED_onboard_blink+0x28>)
 8001ff6:	f7ff f800 	bl	8000ffa <HAL_GPIO_TogglePin>
		funcTick = HAL_GetTick();
 8001ffa:	f7fe fb67 	bl	80006cc <HAL_GetTick>
 8001ffe:	6020      	str	r0, [r4, #0]
 8002000:	bd38      	pop	{r3, r4, r5, pc}
 8002002:	bf00      	nop
 8002004:	200000b0 	.word	0x200000b0
 8002008:	40010c00 	.word	0x40010c00

0800200c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* printf redirect to SWV debug */
int _write(int file, char *ptr, int len) {
 800200c:	b510      	push	{r4, lr}
	int i = 0;
	for (i = 0; i < len; i++) {
 800200e:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002010:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8002014:	4293      	cmp	r3, r2
 8002016:	db01      	blt.n	800201c <_write+0x10>
		ITM_SendChar((*ptr++));
	}
	return len;
}
 8002018:	4610      	mov	r0, r2
 800201a:	bd10      	pop	{r4, pc}
 800201c:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8002020:	07c0      	lsls	r0, r0, #31
 8002022:	d503      	bpl.n	800202c <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002024:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002028:	07c0      	lsls	r0, r0, #31
 800202a:	d402      	bmi.n	8002032 <_write+0x26>
	for (i = 0; i < len; i++) {
 800202c:	3301      	adds	r3, #1
 800202e:	e7f1      	b.n	8002014 <_write+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8002030:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002032:	6820      	ldr	r0, [r4, #0]
 8002034:	2800      	cmp	r0, #0
 8002036:	d0fb      	beq.n	8002030 <_write+0x24>
		ITM_SendChar((*ptr++));
 8002038:	5cc8      	ldrb	r0, [r1, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800203a:	7020      	strb	r0, [r4, #0]
 800203c:	e7f6      	b.n	800202c <_write+0x20>

0800203e <HAL_ADC_ConvCpltCallback>:

int ConvTime = 0;
int AdcConvDone = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
	__NOP();
 800203e:	bf00      	nop
 8002040:	4770      	bx	lr
	...

08002044 <HAL_ADC_ErrorCallback>:
}

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef* hadc) {
 8002044:	b508      	push	{r3, lr}
	printf("adc error=%lu \n", HAL_GetTick() - ConvTime);
 8002046:	f7fe fb41 	bl	80006cc <HAL_GetTick>
 800204a:	4b04      	ldr	r3, [pc, #16]	; (800205c <HAL_ADC_ErrorCallback+0x18>)
 800204c:	6819      	ldr	r1, [r3, #0]
//	HAL_ADC_Stop_DMA(&hadc1);
}
 800204e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	printf("adc error=%lu \n", HAL_GetTick() - ConvTime);
 8002052:	1a41      	subs	r1, r0, r1
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <HAL_ADC_ErrorCallback+0x1c>)
 8002056:	f001 bae7 	b.w	8003628 <iprintf>
 800205a:	bf00      	nop
 800205c:	200000b8 	.word	0x200000b8
 8002060:	08004520 	.word	0x08004520

08002064 <LED_onboard_task>:

/* Task 1 */
void LED_onboard_task(uint32_t taskPeriod) {
 8002064:	b510      	push	{r4, lr}
 8002066:	4604      	mov	r4, r0
	static uint32_t taskTick = 0;
	if (HAL_GetTick() - taskTick >= taskPeriod) {
 8002068:	f7fe fb30 	bl	80006cc <HAL_GetTick>
 800206c:	4b0b      	ldr	r3, [pc, #44]	; (800209c <LED_onboard_task+0x38>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	1a80      	subs	r0, r0, r2
 8002072:	42a0      	cmp	r0, r4
 8002074:	461c      	mov	r4, r3
 8002076:	d30a      	bcc.n	800208e <LED_onboard_task+0x2a>
		if (OperatingMode.TxContinuousMode) {
 8002078:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <LED_onboard_task+0x3c>)
 800207a:	781a      	ldrb	r2, [r3, #0]
 800207c:	f012 0201 	ands.w	r2, r2, #1
 8002080:	d006      	beq.n	8002090 <LED_onboard_task+0x2c>
			LED_onboard_blink(25);
 8002082:	2019      	movs	r0, #25
 8002084:	f7ff ffac 	bl	8001fe0 <LED_onboard_blink>
		} else {
			HAL_GPIO_WritePin(Onboard_LED_GPIO_Port, Onboard_LED_Pin,
					GPIO_PIN_RESET);
		}
		taskTick = HAL_GetTick();
 8002088:	f7fe fb20 	bl	80006cc <HAL_GetTick>
 800208c:	6020      	str	r0, [r4, #0]
 800208e:	bd10      	pop	{r4, pc}
			HAL_GPIO_WritePin(Onboard_LED_GPIO_Port, Onboard_LED_Pin,
 8002090:	2104      	movs	r1, #4
 8002092:	4804      	ldr	r0, [pc, #16]	; (80020a4 <LED_onboard_task+0x40>)
 8002094:	f7fe ffac 	bl	8000ff0 <HAL_GPIO_WritePin>
 8002098:	e7f6      	b.n	8002088 <LED_onboard_task+0x24>
 800209a:	bf00      	nop
 800209c:	200000cc 	.word	0x200000cc
 80020a0:	2000012c 	.word	0x2000012c
 80020a4:	40010c00 	.word	0x40010c00

080020a8 <nRF24_task>:
		taskTick = HAL_GetTick();
	}
}

/* Task 3 */
void nRF24_task(uint32_t taskPeriod) {
 80020a8:	b538      	push	{r3, r4, r5, lr}
 80020aa:	4605      	mov	r5, r0
	static uint32_t taskTick = 0;
	if (HAL_GetTick() - taskTick >= taskPeriod) {
 80020ac:	f7fe fb0e 	bl	80006cc <HAL_GetTick>
 80020b0:	4c18      	ldr	r4, [pc, #96]	; (8002114 <nRF24_task+0x6c>)
 80020b2:	6823      	ldr	r3, [r4, #0]
 80020b4:	1ac0      	subs	r0, r0, r3
 80020b6:	42a8      	cmp	r0, r5
 80020b8:	d32b      	bcc.n	8002112 <nRF24_task+0x6a>
		if (OperatingMode.TxContinuousMode) {
 80020ba:	4b17      	ldr	r3, [pc, #92]	; (8002118 <nRF24_task+0x70>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	07db      	lsls	r3, r3, #31
 80020c0:	d524      	bpl.n	800210c <nRF24_task+0x64>

			//workaround of no ack.
			if (txPackage.pid == 3) {
 80020c2:	4b16      	ldr	r3, [pc, #88]	; (800211c <nRF24_task+0x74>)
			txPackage.data[3] = adc_buff[1] >> 4;
			txPackage.data[4] = adc_buff[3] >> 4;
			txPackage.data[5] = adc_buff[4] >> 4;

			//transmit package
			NRF24L01_Transmit(&txPackage);
 80020c4:	4815      	ldr	r0, [pc, #84]	; (800211c <nRF24_task+0x74>)
			if (txPackage.pid == 3) {
 80020c6:	781a      	ldrb	r2, [r3, #0]
 80020c8:	f002 0106 	and.w	r1, r2, #6
 80020cc:	2906      	cmp	r1, #6
				txPackage.pid++;
 80020ce:	bf1d      	ittte	ne
 80020d0:	f3c2 0141 	ubfxne	r1, r2, #1, #2
 80020d4:	3101      	addne	r1, #1
 80020d6:	f361 0242 	bfine	r2, r1, #1, #2
				txPackage.pid = 0;
 80020da:	f36f 0242 	bfceq	r2, #1, #2
				txPackage.pid++;
 80020de:	701a      	strb	r2, [r3, #0]
			txPackage.data[0] = 0x01;	//packet type: command packet
 80020e0:	2201      	movs	r2, #1
 80020e2:	705a      	strb	r2, [r3, #1]
			txPackage.data[1] = 0x04; 	//data length
 80020e4:	2204      	movs	r2, #4
 80020e6:	709a      	strb	r2, [r3, #2]
			txPackage.data[2] = adc_buff[0] >> 4; //scale down from 4095 to 255
 80020e8:	4a0d      	ldr	r2, [pc, #52]	; (8002120 <nRF24_task+0x78>)
 80020ea:	8811      	ldrh	r1, [r2, #0]
 80020ec:	0909      	lsrs	r1, r1, #4
 80020ee:	70d9      	strb	r1, [r3, #3]
			txPackage.data[3] = adc_buff[1] >> 4;
 80020f0:	8851      	ldrh	r1, [r2, #2]
 80020f2:	0909      	lsrs	r1, r1, #4
 80020f4:	7119      	strb	r1, [r3, #4]
			txPackage.data[4] = adc_buff[3] >> 4;
 80020f6:	88d1      	ldrh	r1, [r2, #6]
			txPackage.data[5] = adc_buff[4] >> 4;
 80020f8:	8912      	ldrh	r2, [r2, #8]
			txPackage.data[4] = adc_buff[3] >> 4;
 80020fa:	0909      	lsrs	r1, r1, #4
			txPackage.data[5] = adc_buff[4] >> 4;
 80020fc:	0912      	lsrs	r2, r2, #4
			txPackage.data[4] = adc_buff[3] >> 4;
 80020fe:	7159      	strb	r1, [r3, #5]
			txPackage.data[5] = adc_buff[4] >> 4;
 8002100:	719a      	strb	r2, [r3, #6]
			NRF24L01_Transmit(&txPackage);
 8002102:	f000 ff19 	bl	8002f38 <NRF24L01_Transmit>
			printf("nrf transmit\n");
 8002106:	4807      	ldr	r0, [pc, #28]	; (8002124 <nRF24_task+0x7c>)
 8002108:	f001 fb02 	bl	8003710 <puts>
		}
		taskTick = HAL_GetTick();
 800210c:	f7fe fade 	bl	80006cc <HAL_GetTick>
 8002110:	6020      	str	r0, [r4, #0]
 8002112:	bd38      	pop	{r3, r4, r5, pc}
 8002114:	200000d4 	.word	0x200000d4
 8002118:	2000012c 	.word	0x2000012c
 800211c:	200001e8 	.word	0x200001e8
 8002120:	200000c2 	.word	0x200000c2
 8002124:	0800455f 	.word	0x0800455f

08002128 <Joystick_mngmnt_task>:
		taskTick2 = HAL_GetTick();
	}
}

/* Task 5 */
void Joystick_mngmnt_task(uint32_t taskPeriod) {
 8002128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800212a:	4604      	mov	r4, r0
	static uint32_t taskTick = 0;
	if (HAL_GetTick() - taskTick >= taskPeriod) {
 800212c:	f7fe face 	bl	80006cc <HAL_GetTick>
 8002130:	4d5b      	ldr	r5, [pc, #364]	; (80022a0 <Joystick_mngmnt_task+0x178>)
 8002132:	682b      	ldr	r3, [r5, #0]
 8002134:	1ac0      	subs	r0, r0, r3
 8002136:	42a0      	cmp	r0, r4
 8002138:	d36d      	bcc.n	8002216 <Joystick_mngmnt_task+0xee>
		if (adc_buff[0] < 100) {	//left and right
 800213a:	4b5a      	ldr	r3, [pc, #360]	; (80022a4 <Joystick_mngmnt_task+0x17c>)
 800213c:	4c5a      	ldr	r4, [pc, #360]	; (80022a8 <Joystick_mngmnt_task+0x180>)
 800213e:	881a      	ldrh	r2, [r3, #0]
 8002140:	2a63      	cmp	r2, #99	; 0x63
 8002142:	d869      	bhi.n	8002218 <Joystick_mngmnt_task+0xf0>
			if (JoystickStates.prevXDir == JoystickDir_XReset) {
 8002144:	7822      	ldrb	r2, [r4, #0]
 8002146:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800214a:	2a40      	cmp	r2, #64	; 0x40
				JoystickMngmt.LeftRequest = 1;
 800214c:	bf01      	itttt	eq
 800214e:	4957      	ldreq	r1, [pc, #348]	; (80022ac <Joystick_mngmnt_task+0x184>)
 8002150:	780a      	ldrbeq	r2, [r1, #0]
 8002152:	f042 0204 	orreq.w	r2, r2, #4
 8002156:	700a      	strbeq	r2, [r1, #0]
			}
			JoystickStates.isLeft = 1;
			JoystickStates.prevXDir = JoystickDir_Left;
 8002158:	2102      	movs	r1, #2
			JoystickStates.isLeft = 1;
 800215a:	7822      	ldrb	r2, [r4, #0]
			JoystickStates.prevXDir = JoystickDir_Left;
 800215c:	f042 0204 	orr.w	r2, r2, #4
		} else {
			JoystickStates.isLeft = 0;
			JoystickStates.isRight = 0;
			JoystickStates.prevXDir = JoystickDir_XReset;
		}
		if (adc_buff[1] < 100) {	//up and down
 8002160:	885b      	ldrh	r3, [r3, #2]
			JoystickStates.prevXDir = JoystickDir_XReset;
 8002162:	f361 1207 	bfi	r2, r1, #4, #4
		if (adc_buff[1] < 100) {	//up and down
 8002166:	2b63      	cmp	r3, #99	; 0x63
			JoystickStates.prevXDir = JoystickDir_XReset;
 8002168:	7022      	strb	r2, [r4, #0]
		if (adc_buff[1] < 100) {	//up and down
 800216a:	d86b      	bhi.n	8002244 <Joystick_mngmnt_task+0x11c>
			if (JoystickStates.prevYDir == JoystickDir_YReset) {
 800216c:	7863      	ldrb	r3, [r4, #1]
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	2b05      	cmp	r3, #5
				JoystickMngmt.UpRequest = 1;
 8002174:	bf01      	itttt	eq
 8002176:	4a4d      	ldreq	r2, [pc, #308]	; (80022ac <Joystick_mngmnt_task+0x184>)
 8002178:	7813      	ldrbeq	r3, [r2, #0]
 800217a:	f043 0301 	orreq.w	r3, r3, #1
 800217e:	7013      	strbeq	r3, [r2, #0]
			}
			JoystickStates.isUp = 1;
 8002180:	7823      	ldrb	r3, [r4, #0]
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	7023      	strb	r3, [r4, #0]
			JoystickStates.prevYDir = JoystickDir_Up;
 8002188:	7863      	ldrb	r3, [r4, #1]
 800218a:	f36f 0303 	bfc	r3, #0, #4
		} else {
			JoystickStates.isUp = 0;
			JoystickStates.isDown = 0;
			JoystickStates.prevYDir = JoystickDir_YReset;
		}
		if (HAL_GPIO_ReadPin(Joystick_Sw_GPIO_Port, Joystick_Sw_Pin)
 800218e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002192:	4847      	ldr	r0, [pc, #284]	; (80022b0 <Joystick_mngmnt_task+0x188>)
			JoystickStates.prevYDir = JoystickDir_YReset;
 8002194:	7063      	strb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(Joystick_Sw_GPIO_Port, Joystick_Sw_Pin)
 8002196:	f7fe ff25 	bl	8000fe4 <HAL_GPIO_ReadPin>
				== GPIO_PIN_RESET) {
			JoystickStates.isButtonDown = 1;
 800219a:	7863      	ldrb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(Joystick_Sw_GPIO_Port, Joystick_Sw_Pin)
 800219c:	2800      	cmp	r0, #0
 800219e:	d171      	bne.n	8002284 <Joystick_mngmnt_task+0x15c>
			JoystickStates.isButtonDown = 1;
 80021a0:	f043 0310 	orr.w	r3, r3, #16
		} else {
			JoystickStates.isButtonDown = 0;
 80021a4:	7063      	strb	r3, [r4, #1]
		}
		static uint32_t ButtonDownTime = 0;
		if (JoystickStates.isButtonDown == 1	//Button
		&& JoystickStates.PressedTimerStart == 0) {
 80021a6:	7863      	ldrb	r3, [r4, #1]
 80021a8:	4e42      	ldr	r6, [pc, #264]	; (80022b4 <Joystick_mngmnt_task+0x18c>)
		if (JoystickStates.isButtonDown == 1	//Button
 80021aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80021ae:	2b10      	cmp	r3, #16
 80021b0:	d106      	bne.n	80021c0 <Joystick_mngmnt_task+0x98>
			ButtonDownTime = HAL_GetTick();
 80021b2:	f7fe fa8b 	bl	80006cc <HAL_GetTick>
			JoystickStates.PressedTimerStart = 1;
 80021b6:	7863      	ldrb	r3, [r4, #1]
			ButtonDownTime = HAL_GetTick();
 80021b8:	6030      	str	r0, [r6, #0]
			JoystickStates.PressedTimerStart = 1;
 80021ba:	f043 0320 	orr.w	r3, r3, #32
 80021be:	7063      	strb	r3, [r4, #1]
		}
		uint32_t ButtonDownTimeTemp = HAL_GetTick() - ButtonDownTime;
 80021c0:	f7fe fa84 	bl	80006cc <HAL_GetTick>
		if (ButtonDownTimeTemp > 50 && ButtonDownTimeTemp <= 500) {	//short press button
 80021c4:	6833      	ldr	r3, [r6, #0]
 80021c6:	1ac0      	subs	r0, r0, r3
 80021c8:	3833      	subs	r0, #51	; 0x33
 80021ca:	f5b0 7fe1 	cmp.w	r0, #450	; 0x1c2
			if (JoystickStates.isButtonDown == 0) {	//release button at this time
 80021ce:	7863      	ldrb	r3, [r4, #1]
		if (ButtonDownTimeTemp > 50 && ButtonDownTimeTemp <= 500) {	//short press button
 80021d0:	d25b      	bcs.n	800228a <Joystick_mngmnt_task+0x162>
			if (JoystickStates.isButtonDown == 0) {	//release button at this time
 80021d2:	f013 0710 	ands.w	r7, r3, #16
 80021d6:	d110      	bne.n	80021fa <Joystick_mngmnt_task+0xd2>
				JoystickMngmt.ButtonShortPressRequest = 1;
 80021d8:	4934      	ldr	r1, [pc, #208]	; (80022ac <Joystick_mngmnt_task+0x184>)
				OperatingMode.TxContinuousMode ^= 1;
 80021da:	4837      	ldr	r0, [pc, #220]	; (80022b8 <Joystick_mngmnt_task+0x190>)
				JoystickMngmt.ButtonShortPressRequest = 1;
 80021dc:	780a      	ldrb	r2, [r1, #0]
				JoystickStates.PressedTimerStart = 0;	//reset hold timer
 80021de:	f367 1345 	bfi	r3, r7, #5, #1
				JoystickMngmt.ButtonShortPressRequest = 1;
 80021e2:	f042 0220 	orr.w	r2, r2, #32
 80021e6:	700a      	strb	r2, [r1, #0]
				OperatingMode.TxContinuousMode ^= 1;
 80021e8:	7802      	ldrb	r2, [r0, #0]
 80021ea:	f3c2 0100 	ubfx	r1, r2, #0, #1
 80021ee:	f081 0101 	eor.w	r1, r1, #1
 80021f2:	f361 0200 	bfi	r2, r1, #0, #1
 80021f6:	7002      	strb	r2, [r0, #0]
			}
		} else if (ButtonDownTimeTemp > 500 || ButtonDownTimeTemp < 1000) {	//long press button
			if (JoystickStates.isButtonDown == 0) {	//release button at this time
				JoystickMngmt.ButtonLongPressRequest = 1;
				JoystickStates.PressedTimerStart = 0;//stop button hold count timer
 80021f8:	7063      	strb	r3, [r4, #1]
			}
		} else if (ButtonDownTimeTemp >= 1000) {
			JoystickStates.isButtonHold = 1;
		}

		if (JoystickStates.isButtonDown == 0) {
 80021fa:	7863      	ldrb	r3, [r4, #1]
 80021fc:	f013 0710 	ands.w	r7, r3, #16
 8002200:	d106      	bne.n	8002210 <Joystick_mngmnt_task+0xe8>
			ButtonDownTime = HAL_GetTick();
 8002202:	f7fe fa63 	bl	80006cc <HAL_GetTick>
			JoystickStates.isButtonHold = 0;
 8002206:	78a3      	ldrb	r3, [r4, #2]
			ButtonDownTime = HAL_GetTick();
 8002208:	6030      	str	r0, [r6, #0]
			JoystickStates.isButtonHold = 0;
 800220a:	f367 0300 	bfi	r3, r7, #0, #1
 800220e:	70a3      	strb	r3, [r4, #2]
		}

		taskTick = HAL_GetTick();
 8002210:	f7fe fa5c 	bl	80006cc <HAL_GetTick>
 8002214:	6028      	str	r0, [r5, #0]
 8002216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		} else if (adc_buff[0] > 4000) {
 8002218:	f5b2 6f7a 	cmp.w	r2, #4000	; 0xfa0
			if (JoystickStates.prevXDir == JoystickDir_XReset) {
 800221c:	7822      	ldrb	r2, [r4, #0]
		} else if (adc_buff[0] > 4000) {
 800221e:	d90d      	bls.n	800223c <Joystick_mngmnt_task+0x114>
			if (JoystickStates.prevXDir == JoystickDir_XReset) {
 8002220:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002224:	2a40      	cmp	r2, #64	; 0x40
				JoystickMngmt.RightRequest = 1;
 8002226:	bf01      	itttt	eq
 8002228:	4920      	ldreq	r1, [pc, #128]	; (80022ac <Joystick_mngmnt_task+0x184>)
 800222a:	780a      	ldrbeq	r2, [r1, #0]
 800222c:	f042 0208 	orreq.w	r2, r2, #8
 8002230:	700a      	strbeq	r2, [r1, #0]
			JoystickStates.isRight = 1;
 8002232:	7822      	ldrb	r2, [r4, #0]
			JoystickStates.prevXDir = JoystickDir_Right;
 8002234:	2103      	movs	r1, #3
 8002236:	f042 0208 	orr.w	r2, r2, #8
 800223a:	e791      	b.n	8002160 <Joystick_mngmnt_task+0x38>
			JoystickStates.prevXDir = JoystickDir_XReset;
 800223c:	f002 02f3 	and.w	r2, r2, #243	; 0xf3
 8002240:	2104      	movs	r1, #4
 8002242:	e78d      	b.n	8002160 <Joystick_mngmnt_task+0x38>
		} else if (adc_buff[1] > 3900) {
 8002244:	f640 723c 	movw	r2, #3900	; 0xf3c
 8002248:	4293      	cmp	r3, r2
 800224a:	d912      	bls.n	8002272 <Joystick_mngmnt_task+0x14a>
			if (JoystickStates.prevYDir == JoystickDir_YReset) {
 800224c:	7863      	ldrb	r3, [r4, #1]
 800224e:	f003 030f 	and.w	r3, r3, #15
 8002252:	2b05      	cmp	r3, #5
				JoystickMngmt.DownRequest = 1;
 8002254:	bf01      	itttt	eq
 8002256:	4a15      	ldreq	r2, [pc, #84]	; (80022ac <Joystick_mngmnt_task+0x184>)
 8002258:	7813      	ldrbeq	r3, [r2, #0]
 800225a:	f043 0302 	orreq.w	r3, r3, #2
 800225e:	7013      	strbeq	r3, [r2, #0]
			JoystickStates.prevYDir = JoystickDir_Down;
 8002260:	2201      	movs	r2, #1
			JoystickStates.isDown = 1;
 8002262:	7823      	ldrb	r3, [r4, #0]
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	7023      	strb	r3, [r4, #0]
			JoystickStates.prevYDir = JoystickDir_Down;
 800226a:	7863      	ldrb	r3, [r4, #1]
			JoystickStates.prevYDir = JoystickDir_YReset;
 800226c:	f362 0303 	bfi	r3, r2, #0, #4
 8002270:	e78d      	b.n	800218e <Joystick_mngmnt_task+0x66>
			JoystickStates.isUp = 0;
 8002272:	7823      	ldrb	r3, [r4, #0]
			JoystickStates.prevYDir = JoystickDir_YReset;
 8002274:	2205      	movs	r2, #5
			JoystickStates.isDown = 0;
 8002276:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800227a:	f36f 0341 	bfc	r3, #1, #1
 800227e:	7023      	strb	r3, [r4, #0]
			JoystickStates.prevYDir = JoystickDir_YReset;
 8002280:	7863      	ldrb	r3, [r4, #1]
 8002282:	e7f3      	b.n	800226c <Joystick_mngmnt_task+0x144>
			JoystickStates.isButtonDown = 0;
 8002284:	f36f 1304 	bfc	r3, #4, #1
 8002288:	e78c      	b.n	80021a4 <Joystick_mngmnt_task+0x7c>
			if (JoystickStates.isButtonDown == 0) {	//release button at this time
 800228a:	f013 0010 	ands.w	r0, r3, #16
 800228e:	d1b4      	bne.n	80021fa <Joystick_mngmnt_task+0xd2>
				JoystickMngmt.ButtonLongPressRequest = 1;
 8002290:	4906      	ldr	r1, [pc, #24]	; (80022ac <Joystick_mngmnt_task+0x184>)
				JoystickStates.PressedTimerStart = 0;//stop button hold count timer
 8002292:	f360 1345 	bfi	r3, r0, #5, #1
				JoystickMngmt.ButtonLongPressRequest = 1;
 8002296:	780a      	ldrb	r2, [r1, #0]
 8002298:	f042 0210 	orr.w	r2, r2, #16
 800229c:	700a      	strb	r2, [r1, #0]
 800229e:	e7ab      	b.n	80021f8 <Joystick_mngmnt_task+0xd0>
 80022a0:	200000d8 	.word	0x200000d8
 80022a4:	200000c2 	.word	0x200000c2
 80022a8:	20000170 	.word	0x20000170
 80022ac:	20000174 	.word	0x20000174
 80022b0:	40011000 	.word	0x40011000
 80022b4:	200000b4 	.word	0x200000b4
 80022b8:	2000012c 	.word	0x2000012c

080022bc <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022bc:	2228      	movs	r2, #40	; 0x28
{
 80022be:	b510      	push	{r4, lr}
 80022c0:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022c2:	2100      	movs	r1, #0
 80022c4:	eb0d 0002 	add.w	r0, sp, r2
 80022c8:	f001 f9a6 	bl	8003618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022cc:	2214      	movs	r2, #20
 80022ce:	2100      	movs	r1, #0
 80022d0:	eb0d 0002 	add.w	r0, sp, r2
 80022d4:	f001 f9a0 	bl	8003618 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022d8:	2210      	movs	r2, #16
 80022da:	2100      	movs	r1, #0
 80022dc:	a801      	add	r0, sp, #4
 80022de:	f001 f99b 	bl	8003618 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022e6:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022e8:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022ea:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022ec:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80022ee:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022f2:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022f4:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022f6:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022f8:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80022fa:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022fc:	f7fe fe84 	bl	8001008 <HAL_RCC_OscConfig>
 8002300:	b100      	cbz	r0, 8002304 <SystemClock_Config+0x48>
 8002302:	e7fe      	b.n	8002302 <SystemClock_Config+0x46>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002304:	230f      	movs	r3, #15
 8002306:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002308:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800230c:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800230e:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002310:	4621      	mov	r1, r4
 8002312:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002314:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002316:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002318:	f7ff f850 	bl	80013bc <HAL_RCC_ClockConfig>
 800231c:	b100      	cbz	r0, 8002320 <SystemClock_Config+0x64>
 800231e:	e7fe      	b.n	800231e <SystemClock_Config+0x62>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002320:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002324:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002326:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002328:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800232a:	f7ff f905 	bl	8001538 <HAL_RCCEx_PeriphCLKConfig>
 800232e:	b100      	cbz	r0, 8002332 <SystemClock_Config+0x76>
 8002330:	e7fe      	b.n	8002330 <SystemClock_Config+0x74>
  {
    Error_Handler();
  }
}
 8002332:	b014      	add	sp, #80	; 0x50
 8002334:	bd10      	pop	{r4, pc}
	...

08002338 <LED_RGB_SetValue>:
	}
	printf(" ");
}

/* PWM period = 2000 */
void LED_RGB_SetValue(uint8_t RGB, uint16_t value) {
 8002338:	b510      	push	{r4, lr}
	TIM_OC_InitTypeDef sConfigOC;
	uint8_t Channel = TIM_CHANNEL_2;
	/* R and B switched on breakout board */
	if (RGB == 'R') {
 800233a:	2852      	cmp	r0, #82	; 0x52
void LED_RGB_SetValue(uint8_t RGB, uint16_t value) {
 800233c:	b088      	sub	sp, #32
	if (RGB == 'R') {
 800233e:	d014      	beq.n	800236a <LED_RGB_SetValue+0x32>
		Channel = TIM_CHANNEL_4;
	} else if (RGB == 'G') {
 8002340:	2847      	cmp	r0, #71	; 0x47
	uint8_t Channel = TIM_CHANNEL_2;
 8002342:	bf0c      	ite	eq
 8002344:	2408      	moveq	r4, #8
 8002346:	2404      	movne	r4, #4
		Channel = TIM_CHANNEL_3;
	} else if (RGB == 'B') {
		Channel = TIM_CHANNEL_2;
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002348:	2360      	movs	r3, #96	; 0x60
 800234a:	9301      	str	r3, [sp, #4]
	sConfigOC.Pulse = value;
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800234c:	2300      	movs	r3, #0
	sConfigOC.Pulse = value;
 800234e:	9102      	str	r1, [sp, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, Channel);
 8002350:	4622      	mov	r2, r4
 8002352:	a901      	add	r1, sp, #4
 8002354:	4806      	ldr	r0, [pc, #24]	; (8002370 <LED_RGB_SetValue+0x38>)
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002356:	9303      	str	r3, [sp, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002358:	9305      	str	r3, [sp, #20]
	HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, Channel);
 800235a:	f7ff fc91 	bl	8001c80 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim4, Channel);
 800235e:	4621      	mov	r1, r4
 8002360:	4803      	ldr	r0, [pc, #12]	; (8002370 <LED_RGB_SetValue+0x38>)
 8002362:	f7ff fd9b 	bl	8001e9c <HAL_TIM_PWM_Start>
}
 8002366:	b008      	add	sp, #32
 8002368:	bd10      	pop	{r4, pc}
		Channel = TIM_CHANNEL_4;
 800236a:	240c      	movs	r4, #12
 800236c:	e7ec      	b.n	8002348 <LED_RGB_SetValue+0x10>
 800236e:	bf00      	nop
 8002370:	20000130 	.word	0x20000130

08002374 <RGB_light_task>:
void RGB_light_task(uint32_t taskPeriod) {
 8002374:	b570      	push	{r4, r5, r6, lr}
 8002376:	4604      	mov	r4, r0
	if (HAL_GetTick() - taskTick >= taskPeriod) {
 8002378:	f7fe f9a8 	bl	80006cc <HAL_GetTick>
 800237c:	4b23      	ldr	r3, [pc, #140]	; (800240c <RGB_light_task+0x98>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	1a80      	subs	r0, r0, r2
 8002382:	42a0      	cmp	r0, r4
 8002384:	461c      	mov	r4, r3
 8002386:	d33f      	bcc.n	8002408 <RGB_light_task+0x94>
		float LED_Bright_K = (float) adc_buff[2] / 4096;
 8002388:	4d21      	ldr	r5, [pc, #132]	; (8002410 <RGB_light_task+0x9c>)
 800238a:	88a8      	ldrh	r0, [r5, #4]
 800238c:	f7fd ff94 	bl	80002b8 <__aeabi_ui2f>
 8002390:	f04f 5166 	mov.w	r1, #964689920	; 0x39800000
 8002394:	f7fd ffe8 	bl	8000368 <__aeabi_fmul>
 8002398:	4606      	mov	r6, r0
		LED_RGB_SetValue('R', adc_buff[3] / 2 * LED_Bright_K);
 800239a:	88e8      	ldrh	r0, [r5, #6]
 800239c:	0840      	lsrs	r0, r0, #1
 800239e:	f7fd ff8f 	bl	80002c0 <__aeabi_i2f>
 80023a2:	4631      	mov	r1, r6
 80023a4:	f7fd ffe0 	bl	8000368 <__aeabi_fmul>
 80023a8:	f7fe f92e 	bl	8000608 <__aeabi_f2uiz>
 80023ac:	b281      	uxth	r1, r0
 80023ae:	2052      	movs	r0, #82	; 0x52
 80023b0:	f7ff ffc2 	bl	8002338 <LED_RGB_SetValue>
		LED_RGB_SetValue('G', adc_buff[0] / 2 * LED_Bright_K);
 80023b4:	8828      	ldrh	r0, [r5, #0]
 80023b6:	0840      	lsrs	r0, r0, #1
 80023b8:	f7fd ff82 	bl	80002c0 <__aeabi_i2f>
 80023bc:	4631      	mov	r1, r6
 80023be:	f7fd ffd3 	bl	8000368 <__aeabi_fmul>
 80023c2:	f7fe f921 	bl	8000608 <__aeabi_f2uiz>
 80023c6:	b281      	uxth	r1, r0
 80023c8:	2047      	movs	r0, #71	; 0x47
 80023ca:	f7ff ffb5 	bl	8002338 <LED_RGB_SetValue>
		LED_RGB_SetValue('B', adc_buff[1] / 2 * LED_Bright_K);
 80023ce:	8868      	ldrh	r0, [r5, #2]
 80023d0:	0840      	lsrs	r0, r0, #1
 80023d2:	f7fd ff75 	bl	80002c0 <__aeabi_i2f>
 80023d6:	4631      	mov	r1, r6
 80023d8:	f7fd ffc6 	bl	8000368 <__aeabi_fmul>
 80023dc:	f7fe f914 	bl	8000608 <__aeabi_f2uiz>
 80023e0:	b281      	uxth	r1, r0
 80023e2:	2042      	movs	r0, #66	; 0x42
 80023e4:	f7ff ffa8 	bl	8002338 <LED_RGB_SetValue>
		if (HAL_GPIO_ReadPin(Onboard_BUT_GPIO_Port, Onboard_BUT_Pin)
 80023e8:	2101      	movs	r1, #1
 80023ea:	480a      	ldr	r0, [pc, #40]	; (8002414 <RGB_light_task+0xa0>)
 80023ec:	f7fe fdfa 	bl	8000fe4 <HAL_GPIO_ReadPin>
 80023f0:	2801      	cmp	r0, #1
 80023f2:	4602      	mov	r2, r0
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80023f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023f8:	bf18      	it	ne
 80023fa:	2200      	movne	r2, #0
 80023fc:	4806      	ldr	r0, [pc, #24]	; (8002418 <RGB_light_task+0xa4>)
 80023fe:	f7fe fdf7 	bl	8000ff0 <HAL_GPIO_WritePin>
		taskTick = HAL_GetTick();
 8002402:	f7fe f963 	bl	80006cc <HAL_GetTick>
 8002406:	6020      	str	r0, [r4, #0]
 8002408:	bd70      	pop	{r4, r5, r6, pc}
 800240a:	bf00      	nop
 800240c:	200000d0 	.word	0x200000d0
 8002410:	200000c2 	.word	0x200000c2
 8002414:	40010800 	.word	0x40010800
 8002418:	40010c00 	.word	0x40010c00

0800241c <LedArrayReset>:

void LedArrayReset() {
 800241c:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800241e:	4c10      	ldr	r4, [pc, #64]	; (8002460 <LedArrayReset+0x44>)
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002420:	2201      	movs	r2, #1
 8002422:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002426:	480f      	ldr	r0, [pc, #60]	; (8002464 <LedArrayReset+0x48>)
 8002428:	f7fe fde2 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800242c:	4620      	mov	r0, r4
 800242e:	2201      	movs	r2, #1
 8002430:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002434:	f7fe fddc 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8002438:	4620      	mov	r0, r4
 800243a:	2201      	movs	r2, #1
 800243c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002440:	f7fe fdd6 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8002444:	4620      	mov	r0, r4
 8002446:	2201      	movs	r2, #1
 8002448:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800244c:	f7fe fdd0 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8002450:	4620      	mov	r0, r4

}
 8002452:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8002456:	2201      	movs	r2, #1
 8002458:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800245c:	f7fe bdc8 	b.w	8000ff0 <HAL_GPIO_WritePin>
 8002460:	40010c00 	.word	0x40010c00
 8002464:	40010800 	.word	0x40010800

08002468 <LedArrayWrite>:

void LedArrayWrite(uint8_t LedNumber, uint8_t Number) {
 8002468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800246a:	4604      	mov	r4, r0
 800246c:	460f      	mov	r7, r1
 800246e:	2500      	movs	r5, #0
	for (uint8_t i = 0; i < 8; i++) {
		if (Number & (1 << i)) {
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
		} else {
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002470:	4e24      	ldr	r6, [pc, #144]	; (8002504 <LedArrayWrite+0x9c>)
		if (Number & (1 << i)) {
 8002472:	fa47 f205 	asr.w	r2, r7, r5
 8002476:	f012 0201 	ands.w	r2, r2, #1
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800247a:	bf18      	it	ne
 800247c:	2201      	movne	r2, #1
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800247e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002482:	4630      	mov	r0, r6
 8002484:	f7fe fdb4 	bl	8000ff0 <HAL_GPIO_WritePin>
		}
		/* SRCLK clock once to let 1 bit go thru */
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8002488:	2201      	movs	r2, #1
 800248a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800248e:	481d      	ldr	r0, [pc, #116]	; (8002504 <LedArrayWrite+0x9c>)
 8002490:	f7fe fdae 	bl	8000ff0 <HAL_GPIO_WritePin>
 8002494:	3501      	adds	r5, #1
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002496:	2200      	movs	r2, #0
 8002498:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800249c:	4819      	ldr	r0, [pc, #100]	; (8002504 <LedArrayWrite+0x9c>)
 800249e:	f7fe fda7 	bl	8000ff0 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 8; i++) {
 80024a2:	2d08      	cmp	r5, #8
 80024a4:	d1e5      	bne.n	8002472 <LedArrayWrite+0xa>
	}
	/* RCLK clock once to store the byte */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80024a6:	2201      	movs	r2, #1
 80024a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024ac:	4815      	ldr	r0, [pc, #84]	; (8002504 <LedArrayWrite+0x9c>)
 80024ae:	f7fe fd9f 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80024b2:	2200      	movs	r2, #0
 80024b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024b8:	4812      	ldr	r0, [pc, #72]	; (8002504 <LedArrayWrite+0x9c>)
 80024ba:	f7fe fd99 	bl	8000ff0 <HAL_GPIO_WritePin>
	/* Enable shift register output data */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80024be:	4811      	ldr	r0, [pc, #68]	; (8002504 <LedArrayWrite+0x9c>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024c6:	f7fe fd93 	bl	8000ff0 <HAL_GPIO_WritePin>

	switch (LedNumber) {
 80024ca:	1e60      	subs	r0, r4, #1
 80024cc:	2803      	cmp	r0, #3
 80024ce:	d817      	bhi.n	8002500 <LedArrayWrite+0x98>
 80024d0:	e8df f000 	tbb	[pc, r0]
 80024d4:	120e0a02 	.word	0x120e0a02
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80024d8:	2200      	movs	r2, #0
 80024da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
		break;
	}

}
 80024de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80024e2:	4809      	ldr	r0, [pc, #36]	; (8002508 <LedArrayWrite+0xa0>)
 80024e4:	f7fe bd84 	b.w	8000ff0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80024e8:	2200      	movs	r2, #0
 80024ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024ee:	e7f6      	b.n	80024de <LedArrayWrite+0x76>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80024f0:	2200      	movs	r2, #0
 80024f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80024f6:	e7f2      	b.n	80024de <LedArrayWrite+0x76>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80024f8:	2200      	movs	r2, #0
 80024fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024fe:	e7ee      	b.n	80024de <LedArrayWrite+0x76>
 8002500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002502:	bf00      	nop
 8002504:	40010800 	.word	0x40010800
 8002508:	40010c00 	.word	0x40010c00

0800250c <Display_task>:
void Display_task(uint32_t LEDscanTick, uint32_t LEDcontentTick) {
 800250c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800250e:	4605      	mov	r5, r0
 8002510:	460e      	mov	r6, r1
	if (HAL_GetTick() - taskTick1 >= LEDscanTick) {
 8002512:	f7fe f8db 	bl	80006cc <HAL_GetTick>
 8002516:	4c4e      	ldr	r4, [pc, #312]	; (8002650 <Display_task+0x144>)
 8002518:	6823      	ldr	r3, [r4, #0]
 800251a:	1ac0      	subs	r0, r0, r3
 800251c:	42a8      	cmp	r0, r5
 800251e:	d313      	bcc.n	8002548 <Display_task+0x3c>
		LedArrayWrite(time_count, LEDArrayOut[time_count - 1]);
 8002520:	4d4c      	ldr	r5, [pc, #304]	; (8002654 <Display_task+0x148>)
		LedArrayReset();
 8002522:	f7ff ff7b 	bl	800241c <LedArrayReset>
		LedArrayWrite(time_count, LEDArrayOut[time_count - 1]);
 8002526:	7828      	ldrb	r0, [r5, #0]
 8002528:	4b4b      	ldr	r3, [pc, #300]	; (8002658 <Display_task+0x14c>)
 800252a:	4403      	add	r3, r0
 800252c:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8002530:	f7ff ff9a 	bl	8002468 <LedArrayWrite>
		time_count++;
 8002534:	782b      	ldrb	r3, [r5, #0]
 8002536:	3301      	adds	r3, #1
 8002538:	b2db      	uxtb	r3, r3
		if (time_count == 5)
 800253a:	2b05      	cmp	r3, #5
			time_count = 1;
 800253c:	bf08      	it	eq
 800253e:	2301      	moveq	r3, #1
 8002540:	702b      	strb	r3, [r5, #0]
		taskTick1 = HAL_GetTick();
 8002542:	f7fe f8c3 	bl	80006cc <HAL_GetTick>
 8002546:	6020      	str	r0, [r4, #0]
	if (HAL_GetTick() - taskTick2 >= LEDcontentTick) {
 8002548:	f7fe f8c0 	bl	80006cc <HAL_GetTick>
 800254c:	4c43      	ldr	r4, [pc, #268]	; (800265c <Display_task+0x150>)
 800254e:	6823      	ldr	r3, [r4, #0]
 8002550:	1ac0      	subs	r0, r0, r3
 8002552:	42b0      	cmp	r0, r6
 8002554:	d377      	bcc.n	8002646 <Display_task+0x13a>
		if (OperatingMode.TxContinuousMode) {
 8002556:	4b42      	ldr	r3, [pc, #264]	; (8002660 <Display_task+0x154>)
 8002558:	7819      	ldrb	r1, [r3, #0]
 800255a:	07ce      	lsls	r6, r1, #31
 800255c:	d512      	bpl.n	8002584 <Display_task+0x78>
			for (int i = 2; i >= 0; i--) {
 800255e:	2202      	movs	r2, #2
				LEDArrayOut[i] = LEDArrayList[thrust % 10];
 8002560:	260a      	movs	r6, #10
			thrust = adc_buff[4] >> 4;
 8002562:	4b40      	ldr	r3, [pc, #256]	; (8002664 <Display_task+0x158>)
				LEDArrayOut[i] = LEDArrayList[thrust % 10];
 8002564:	483c      	ldr	r0, [pc, #240]	; (8002658 <Display_task+0x14c>)
			thrust = adc_buff[4] >> 4;
 8002566:	891b      	ldrh	r3, [r3, #8]
				LEDArrayOut[i] = LEDArrayList[thrust % 10];
 8002568:	4f3f      	ldr	r7, [pc, #252]	; (8002668 <Display_task+0x15c>)
			thrust = adc_buff[4] >> 4;
 800256a:	091b      	lsrs	r3, r3, #4
				LEDArrayOut[i] = LEDArrayList[thrust % 10];
 800256c:	fbb3 f5f6 	udiv	r5, r3, r6
 8002570:	fb06 3315 	mls	r3, r6, r5, r3
 8002574:	5cfb      	ldrb	r3, [r7, r3]
 8002576:	5413      	strb	r3, [r2, r0]
			for (int i = 2; i >= 0; i--) {
 8002578:	f112 32ff 	adds.w	r2, r2, #4294967295
				thrust = thrust / 10;
 800257c:	462b      	mov	r3, r5
			for (int i = 2; i >= 0; i--) {
 800257e:	d2f5      	bcs.n	800256c <Display_task+0x60>
			LEDArrayOut[3] = 0b00000000;
 8002580:	2300      	movs	r3, #0
 8002582:	70c3      	strb	r3, [r0, #3]
		if (OperatingMode.DisplayTestMode) {
 8002584:	078d      	lsls	r5, r1, #30
 8002586:	d55b      	bpl.n	8002640 <Display_task+0x134>
			if (JoystickMngmt.UpRequest) {
 8002588:	4b38      	ldr	r3, [pc, #224]	; (800266c <Display_task+0x160>)
 800258a:	781a      	ldrb	r2, [r3, #0]
 800258c:	07d0      	lsls	r0, r2, #31
 800258e:	d511      	bpl.n	80025b4 <Display_task+0xa8>
				if (LEDArrayOutCharIndex[LED_NO_TO_UPDATE]
 8002590:	4a37      	ldr	r2, [pc, #220]	; (8002670 <Display_task+0x164>)
 8002592:	7811      	ldrb	r1, [r2, #0]
 8002594:	4a37      	ldr	r2, [pc, #220]	; (8002674 <Display_task+0x168>)
 8002596:	5c50      	ldrb	r0, [r2, r1]
 8002598:	280f      	cmp	r0, #15
					LEDArrayOutCharIndex[LED_NO_TO_UPDATE] = 0;
 800259a:	bf0c      	ite	eq
 800259c:	2000      	moveq	r0, #0
					LEDArrayOutCharIndex[LED_NO_TO_UPDATE]++;
 800259e:	3001      	addne	r0, #1
 80025a0:	5450      	strb	r0, [r2, r1]
						LEDArrayList[LEDArrayOutCharIndex[LED_NO_TO_UPDATE]];
 80025a2:	5c52      	ldrb	r2, [r2, r1]
				LEDArrayOut[LED_NO_TO_UPDATE] =
 80025a4:	4830      	ldr	r0, [pc, #192]	; (8002668 <Display_task+0x15c>)
 80025a6:	5c80      	ldrb	r0, [r0, r2]
 80025a8:	4a2b      	ldr	r2, [pc, #172]	; (8002658 <Display_task+0x14c>)
 80025aa:	5450      	strb	r0, [r2, r1]
				JoystickMngmt.UpRequest = 0;
 80025ac:	781a      	ldrb	r2, [r3, #0]
 80025ae:	f36f 0200 	bfc	r2, #0, #1
 80025b2:	701a      	strb	r2, [r3, #0]
			if (JoystickMngmt.DownRequest) {
 80025b4:	781a      	ldrb	r2, [r3, #0]
 80025b6:	0791      	lsls	r1, r2, #30
 80025b8:	d510      	bpl.n	80025dc <Display_task+0xd0>
				if (LEDArrayOutCharIndex[LED_NO_TO_UPDATE] == 0) {
 80025ba:	4a2d      	ldr	r2, [pc, #180]	; (8002670 <Display_task+0x164>)
 80025bc:	7811      	ldrb	r1, [r2, #0]
 80025be:	4a2d      	ldr	r2, [pc, #180]	; (8002674 <Display_task+0x168>)
 80025c0:	5c50      	ldrb	r0, [r2, r1]
 80025c2:	2800      	cmp	r0, #0
 80025c4:	d140      	bne.n	8002648 <Display_task+0x13c>
					LEDArrayOutCharIndex[LED_NO_TO_UPDATE] =
 80025c6:	200f      	movs	r0, #15
					LEDArrayOutCharIndex[LED_NO_TO_UPDATE]--;
 80025c8:	5450      	strb	r0, [r2, r1]
						LEDArrayList[LEDArrayOutCharIndex[LED_NO_TO_UPDATE]];
 80025ca:	5c52      	ldrb	r2, [r2, r1]
				LEDArrayOut[LED_NO_TO_UPDATE] =
 80025cc:	4826      	ldr	r0, [pc, #152]	; (8002668 <Display_task+0x15c>)
 80025ce:	5c80      	ldrb	r0, [r0, r2]
 80025d0:	4a21      	ldr	r2, [pc, #132]	; (8002658 <Display_task+0x14c>)
 80025d2:	5450      	strb	r0, [r2, r1]
				JoystickMngmt.DownRequest = 0;
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	f36f 0241 	bfc	r2, #1, #1
 80025da:	701a      	strb	r2, [r3, #0]
			if (JoystickMngmt.RightRequest) {
 80025dc:	781a      	ldrb	r2, [r3, #0]
 80025de:	0712      	lsls	r2, r2, #28
 80025e0:	d50a      	bpl.n	80025f8 <Display_task+0xec>
				if (LED_NO_TO_UPDATE == 3) {
 80025e2:	4923      	ldr	r1, [pc, #140]	; (8002670 <Display_task+0x164>)
 80025e4:	780a      	ldrb	r2, [r1, #0]
 80025e6:	2a03      	cmp	r2, #3
					LED_NO_TO_UPDATE = 0;
 80025e8:	bf0c      	ite	eq
 80025ea:	2200      	moveq	r2, #0
					LED_NO_TO_UPDATE++;
 80025ec:	3201      	addne	r2, #1
 80025ee:	700a      	strb	r2, [r1, #0]
				JoystickMngmt.RightRequest = 0;
 80025f0:	781a      	ldrb	r2, [r3, #0]
 80025f2:	f36f 02c3 	bfc	r2, #3, #1
 80025f6:	701a      	strb	r2, [r3, #0]
			if (JoystickMngmt.LeftRequest) {
 80025f8:	781a      	ldrb	r2, [r3, #0]
 80025fa:	0757      	lsls	r7, r2, #29
 80025fc:	d508      	bpl.n	8002610 <Display_task+0x104>
				if (LED_NO_TO_UPDATE == 0) {
 80025fe:	491c      	ldr	r1, [pc, #112]	; (8002670 <Display_task+0x164>)
 8002600:	780a      	ldrb	r2, [r1, #0]
 8002602:	bb1a      	cbnz	r2, 800264c <Display_task+0x140>
					LED_NO_TO_UPDATE = 3;
 8002604:	2203      	movs	r2, #3
					LED_NO_TO_UPDATE--;
 8002606:	700a      	strb	r2, [r1, #0]
				JoystickMngmt.LeftRequest = 0;
 8002608:	781a      	ldrb	r2, [r3, #0]
 800260a:	f36f 0282 	bfc	r2, #2, #1
 800260e:	701a      	strb	r2, [r3, #0]
			if (JoystickMngmt.ButtonShortPressRequest) {
 8002610:	781a      	ldrb	r2, [r3, #0]
 8002612:	0696      	lsls	r6, r2, #26
				JoystickMngmt.ButtonShortPressRequest = 0;
 8002614:	bf42      	ittt	mi
 8002616:	f042 0201 	orrmi.w	r2, r2, #1
 800261a:	f36f 1245 	bfcmi	r2, #5, #1
 800261e:	701a      	strbmi	r2, [r3, #0]
			if (JoystickMngmt.ButtonLongPressRequest) {
 8002620:	781a      	ldrb	r2, [r3, #0]
 8002622:	06d5      	lsls	r5, r2, #27
 8002624:	d50c      	bpl.n	8002640 <Display_task+0x134>
				if (DisplayMode.Blink) {
 8002626:	4914      	ldr	r1, [pc, #80]	; (8002678 <Display_task+0x16c>)
 8002628:	780a      	ldrb	r2, [r1, #0]
 800262a:	06d0      	lsls	r0, r2, #27
					DisplayMode.Blink = 0;
 800262c:	bf4c      	ite	mi
 800262e:	f36f 1204 	bfcmi	r2, #4, #1
					DisplayMode.Blink = 1;
 8002632:	f042 0210 	orrpl.w	r2, r2, #16
 8002636:	700a      	strb	r2, [r1, #0]
				JoystickMngmt.ButtonLongPressRequest = 0;
 8002638:	781a      	ldrb	r2, [r3, #0]
 800263a:	f36f 1204 	bfc	r2, #4, #1
 800263e:	701a      	strb	r2, [r3, #0]
		taskTick2 = HAL_GetTick();
 8002640:	f7fe f844 	bl	80006cc <HAL_GetTick>
 8002644:	6020      	str	r0, [r4, #0]
 8002646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					LEDArrayOutCharIndex[LED_NO_TO_UPDATE]--;
 8002648:	3801      	subs	r0, #1
 800264a:	e7bd      	b.n	80025c8 <Display_task+0xbc>
					LED_NO_TO_UPDATE--;
 800264c:	3a01      	subs	r2, #1
 800264e:	e7da      	b.n	8002606 <Display_task+0xfa>
 8002650:	200000dc 	.word	0x200000dc
 8002654:	20000028 	.word	0x20000028
 8002658:	20000018 	.word	0x20000018
 800265c:	200000e0 	.word	0x200000e0
 8002660:	2000012c 	.word	0x2000012c
 8002664:	200000c2 	.word	0x200000c2
 8002668:	20000008 	.word	0x20000008
 800266c:	20000174 	.word	0x20000174
 8002670:	200000c0 	.word	0x200000c0
 8002674:	200000bc 	.word	0x200000bc
 8002678:	200002f8 	.word	0x200002f8

0800267c <LedArray_Init>:

void LedArray_Init() {
 800267c:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);	//SER
 800267e:	4c1d      	ldr	r4, [pc, #116]	; (80026f4 <LedArray_Init+0x78>)
 8002680:	2200      	movs	r2, #0
 8002682:	4620      	mov	r0, r4
 8002684:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002688:	f7fe fcb2 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);	//_OE
 800268c:	4620      	mov	r0, r4
 800268e:	2201      	movs	r2, #1
 8002690:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002694:	f7fe fcac 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);	//RCLK
 8002698:	4620      	mov	r0, r4
 800269a:	2200      	movs	r2, #0
 800269c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026a0:	f7fe fca6 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);	//SRCLK
 80026a4:	4620      	mov	r0, r4
 80026a6:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);		//_SRCLR
 80026a8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);	//SRCLK
 80026ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026b0:	f7fe fc9e 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);		//_SRCLR
 80026b4:	4620      	mov	r0, r4
 80026b6:	2201      	movs	r2, #1
 80026b8:	2110      	movs	r1, #16
 80026ba:	f7fe fc99 	bl	8000ff0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);	//HIGH IMPEDANCE
 80026be:	4620      	mov	r0, r4
 80026c0:	2201      	movs	r2, #1
 80026c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026c6:	f7fe fc93 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80026ca:	4620      	mov	r0, r4
 80026cc:	2201      	movs	r2, #1
 80026ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026d2:	f7fe fc8d 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80026d6:	4620      	mov	r0, r4
 80026d8:	2201      	movs	r2, #1
 80026da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026de:	f7fe fc87 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80026e2:	4620      	mov	r0, r4

}
 80026e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80026e8:	2201      	movs	r2, #1
 80026ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026ee:	f7fe bc7f 	b.w	8000ff0 <HAL_GPIO_WritePin>
 80026f2:	bf00      	nop
 80026f4:	40010800 	.word	0x40010800

080026f8 <nRF24_Init>:
	/* Pins are used to in chip select functions */

	NRF24L01_Pins.CE.GPIOx = GPIOB;
	NRF24L01_Pins.CE.GPIO_Pin = GPIO_PIN_10;
	NRF24L01_Pins.CSN.GPIOx = GPIOA; // Declara pinos especificos da spi
	NRF24L01_Pins.CSN.GPIO_Pin = GPIO_PIN_4;
 80026f8:	2210      	movs	r2, #16
void nRF24_Init() {
 80026fa:	b5f0      	push	{r4, r5, r6, r7, lr}
	NRF24L01_Pins.CE.GPIOx = GPIOB;
 80026fc:	4c24      	ldr	r4, [pc, #144]	; (8002790 <nRF24_Init+0x98>)
	NRF24L01_Pins.CE.GPIO_Pin = GPIO_PIN_10;
 80026fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
	NRF24L01_Pins.CSN.GPIO_Pin = GPIO_PIN_4;
 8002702:	81a2      	strh	r2, [r4, #12]
	NRF24L01_Pins.IRQ.GPIOx = NULL; // Interrupt pin is not used yet
 8002704:	2200      	movs	r2, #0
 8002706:	62a2      	str	r2, [r4, #40]	; 0x28
	NRF24L01_Pins.IRQ.GPIO_Pin = 0;
 8002708:	85a2      	strh	r2, [r4, #44]	; 0x2c
	NRF24L01_Pins.MISO.GPIOx = GPIOA;
	NRF24L01_Pins.MISO.GPIO_Pin = GPIO_PIN_6;
 800270a:	2240      	movs	r2, #64	; 0x40
	NRF24L01_Pins.CE.GPIO_Pin = GPIO_PIN_10;
 800270c:	80a3      	strh	r3, [r4, #4]
	NRF24L01_Pins.CSN.GPIOx = GPIOA; // Declara pinos especificos da spi
 800270e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002712:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8002716:	60a3      	str	r3, [r4, #8]
	NRF24L01_Pins.MISO.GPIOx = GPIOA;
 8002718:	6223      	str	r3, [r4, #32]
	NRF24L01_Pins.MOSI.GPIOx = GPIOA;
 800271a:	61a3      	str	r3, [r4, #24]
	NRF24L01_Pins.MOSI.GPIO_Pin = GPIO_PIN_7;
	NRF24L01_Pins.SCK.GPIOx = GPIOA;
 800271c:	6123      	str	r3, [r4, #16]
	NRF24L01_Pins.SCK.GPIO_Pin = GPIO_PIN_5;
 800271e:	2320      	movs	r3, #32
void nRF24_Init() {
 8002720:	b08d      	sub	sp, #52	; 0x34
	NRF24L01_Pins.MISO.GPIO_Pin = GPIO_PIN_6;
 8002722:	84a2      	strh	r2, [r4, #36]	; 0x24
	NRF24L01_Pins.MOSI.GPIO_Pin = GPIO_PIN_7;
 8002724:	2280      	movs	r2, #128	; 0x80

	/* Initialize NRF24L01 on channel 80 and n bytes of payload */
	/* By default 2Mbps data rate and 0dBm output power */
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 8002726:	466d      	mov	r5, sp
	NRF24L01_Pins.SCK.GPIO_Pin = GPIO_PIN_5;
 8002728:	82a3      	strh	r3, [r4, #20]
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 800272a:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <nRF24_Init+0x9c>)
	NRF24L01_Pins.CE.GPIOx = GPIOB;
 800272c:	4e1a      	ldr	r6, [pc, #104]	; (8002798 <nRF24_Init+0xa0>)
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 800272e:	f893 e000 	ldrb.w	lr, [r3]
 8002732:	4b1a      	ldr	r3, [pc, #104]	; (800279c <nRF24_Init+0xa4>)
	NRF24L01_Pins.CE.GPIOx = GPIOB;
 8002734:	6026      	str	r6, [r4, #0]
	NRF24L01_Pins.MOSI.GPIO_Pin = GPIO_PIN_7;
 8002736:	83a2      	strh	r2, [r4, #28]
	NRF24L01_Init(channel, payload, &hspi1, NRF24L01_Pins); //REVER
 8002738:	3404      	adds	r4, #4
 800273a:	781f      	ldrb	r7, [r3, #0]
 800273c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800273e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002740:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002742:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002744:	4633      	mov	r3, r6
 8002746:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800274a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800274e:	4671      	mov	r1, lr
 8002750:	4a13      	ldr	r2, [pc, #76]	; (80027a0 <nRF24_Init+0xa8>)
 8002752:	4638      	mov	r0, r7
 8002754:	f000 fc80 	bl	8003058 <NRF24L01_Init>

	/* Set 2MBps data rate and -18dBm output power */
	NRF24L01_SetRF(NRF24L01_DataRate_1M, NRF24L01_OutputPower_0dBm);
 8002758:	2103      	movs	r1, #3
 800275a:	2001      	movs	r0, #1
 800275c:	f000 fc5e 	bl	800301c <NRF24L01_SetRF>

	/* Enable auto acknowledgement */
	NRF24L01_SetAutoAck(0xFF, 1); // 0xFF Enable all or if you want enable just pipe 3, insert 3
 8002760:	2101      	movs	r1, #1
 8002762:	20ff      	movs	r0, #255	; 0xff
 8002764:	f000 fd1a 	bl	800319c <NRF24L01_SetAutoAck>
								  // Have some trouble with ack enable... many lost packages

	/* Enable CRC 2bytes */
	NRF24L01_SetCrcLength(NRF24L01_CRC_16);
 8002768:	2002      	movs	r0, #2
 800276a:	f000 fc41 	bl	8002ff0 <NRF24L01_SetCrcLength>

	/* Open a writing pipe with an address*/
	NRF24L01_OpenWritingPipe(pipeOut);
 800276e:	480d      	ldr	r0, [pc, #52]	; (80027a4 <nRF24_Init+0xac>)
 8002770:	f000 fd3c 	bl	80031ec <NRF24L01_OpenWritingPipe>
	HAL_Delay(1);
 8002774:	2001      	movs	r0, #1
 8002776:	f7fd ffaf 	bl	80006d8 <HAL_Delay>

	/* Open a reading pipe */
	NRF24L01_OpenReadingPipe(1, pipeIn);
 800277a:	490b      	ldr	r1, [pc, #44]	; (80027a8 <nRF24_Init+0xb0>)
 800277c:	2001      	movs	r0, #1
 800277e:	f000 fd41 	bl	8003204 <NRF24L01_OpenReadingPipe>
	HAL_Delay(1);
 8002782:	2001      	movs	r0, #1
}
 8002784:	b00d      	add	sp, #52	; 0x34
 8002786:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_Delay(1);
 800278a:	f7fd bfa5 	b.w	80006d8 <HAL_Delay>
 800278e:	bf00      	nop
 8002790:	2000026c 	.word	0x2000026c
 8002794:	2000001d 	.word	0x2000001d
 8002798:	40010c00 	.word	0x40010c00
 800279c:	2000001c 	.word	0x2000001c
 80027a0:	2000029c 	.word	0x2000029c
 80027a4:	20000023 	.word	0x20000023
 80027a8:	2000001e 	.word	0x2000001e

080027ac <main>:
{
 80027ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ae:	4c9b      	ldr	r4, [pc, #620]	; (8002a1c <main+0x270>)
{
 80027b0:	b093      	sub	sp, #76	; 0x4c
  HAL_Init();
 80027b2:	f7fd ff6d 	bl	8000690 <HAL_Init>
  SystemClock_Config();
 80027b6:	f7ff fd81 	bl	80022bc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ba:	2210      	movs	r2, #16
 80027bc:	2100      	movs	r1, #0
 80027be:	a80b      	add	r0, sp, #44	; 0x2c
 80027c0:	f000 ff2a 	bl	8003618 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOB, Onboard_LED_Pin|SPI_CE_Pin|BUZZER_Pin|LED1_select_Pin 
 80027c6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c8:	f043 0310 	orr.w	r3, r3, #16
 80027cc:	61a3      	str	r3, [r4, #24]
 80027ce:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOB, Onboard_LED_Pin|SPI_CE_Pin|BUZZER_Pin|LED1_select_Pin 
 80027d0:	f64f 4114 	movw	r1, #64532	; 0xfc14
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	9301      	str	r3, [sp, #4]
 80027da:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027dc:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOB, Onboard_LED_Pin|SPI_CE_Pin|BUZZER_Pin|LED1_select_Pin 
 80027de:	4890      	ldr	r0, [pc, #576]	; (8002a20 <main+0x274>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027e0:	f043 0320 	orr.w	r3, r3, #32
 80027e4:	61a3      	str	r3, [r4, #24]
 80027e6:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e8:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	9302      	str	r3, [sp, #8]
 80027f0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f2:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027f4:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	61a3      	str	r3, [r4, #24]
 80027fc:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027fe:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002800:	f003 0304 	and.w	r3, r3, #4
 8002804:	9303      	str	r3, [sp, #12]
 8002806:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002808:	69a3      	ldr	r3, [r4, #24]
 800280a:	f043 0308 	orr.w	r3, r3, #8
 800280e:	61a3      	str	r3, [r4, #24]
 8002810:	69a3      	ldr	r3, [r4, #24]
 8002812:	f003 0308 	and.w	r3, r3, #8
 8002816:	9304      	str	r3, [sp, #16]
 8002818:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, Onboard_LED_Pin|SPI_CE_Pin|BUZZER_Pin|LED1_select_Pin 
 800281a:	f7fe fbe9 	bl	8000ff0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SER_Pin|_OE_Pin|RCLK_Pin|SRCLK_Pin, GPIO_PIN_RESET);
 800281e:	2200      	movs	r2, #0
 8002820:	f44f 4119 	mov.w	r1, #39168	; 0x9900
 8002824:	487f      	ldr	r0, [pc, #508]	; (8002a24 <main+0x278>)
 8002826:	f7fe fbe3 	bl	8000ff0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Joystick_Sw_Pin|Joystick2_Sw_Pin|OnOff_Pin;
 800282a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800282e:	a90b      	add	r1, sp, #44	; 0x2c
 8002830:	487d      	ldr	r0, [pc, #500]	; (8002a28 <main+0x27c>)
  GPIO_InitStruct.Pin = Joystick_Sw_Pin|Joystick2_Sw_Pin|OnOff_Pin;
 8002832:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002834:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002836:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002838:	f7fe faf2 	bl	8000e20 <HAL_GPIO_Init>
  HAL_GPIO_Init(Onboard_BUT_GPIO_Port, &GPIO_InitStruct);
 800283c:	a90b      	add	r1, sp, #44	; 0x2c
 800283e:	4879      	ldr	r0, [pc, #484]	; (8002a24 <main+0x278>)
  GPIO_InitStruct.Pin = Onboard_BUT_Pin;
 8002840:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002842:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002844:	970d      	str	r7, [sp, #52]	; 0x34
  HAL_GPIO_Init(Onboard_BUT_GPIO_Port, &GPIO_InitStruct);
 8002846:	f7fe faeb 	bl	8000e20 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Onboard_LED_Pin|SPI_CE_Pin|BUZZER_Pin|SRCLR_Pin;
 800284a:	f640 4314 	movw	r3, #3092	; 0xc14
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284e:	a90b      	add	r1, sp, #44	; 0x2c
 8002850:	4873      	ldr	r0, [pc, #460]	; (8002a20 <main+0x274>)
  GPIO_InitStruct.Pin = Onboard_LED_Pin|SPI_CE_Pin|BUZZER_Pin|SRCLR_Pin;
 8002852:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002854:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002858:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800285a:	f7fe fae1 	bl	8000e20 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED1_select_Pin|LED2_select_Pin|LED3_select_Pin|LED4_select_Pin;
 800285e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002862:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002864:	2311      	movs	r3, #17
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002866:	a90b      	add	r1, sp, #44	; 0x2c
 8002868:	486d      	ldr	r0, [pc, #436]	; (8002a20 <main+0x274>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800286a:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286e:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002870:	f7fe fad6 	bl	8000e20 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SER_Pin|_OE_Pin|RCLK_Pin|SRCLK_Pin;
 8002874:	f44f 4319 	mov.w	r3, #39168	; 0x9900
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002878:	a90b      	add	r1, sp, #44	; 0x2c
 800287a:	486a      	ldr	r0, [pc, #424]	; (8002a24 <main+0x278>)
  GPIO_InitStruct.Pin = SER_Pin|_OE_Pin|RCLK_Pin|SRCLK_Pin;
 800287c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287e:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002882:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002884:	f7fe facc 	bl	8000e20 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002888:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800288a:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800288c:	4333      	orrs	r3, r6
 800288e:	6163      	str	r3, [r4, #20]
 8002890:	6963      	ldr	r3, [r4, #20]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002892:	f44f 7482 	mov.w	r4, #260	; 0x104
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002896:	4033      	ands	r3, r6
 8002898:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800289a:	4629      	mov	r1, r5
 800289c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800289e:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028a0:	f7fe f964 	bl	8000b6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028a4:	200b      	movs	r0, #11
 80028a6:	f7fe f995 	bl	8000bd4 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 80028aa:	4860      	ldr	r0, [pc, #384]	; (8002a2c <main+0x280>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028ac:	4b60      	ldr	r3, [pc, #384]	; (8002a30 <main+0x284>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028ae:	6085      	str	r5, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028b0:	e880 0018 	stmia.w	r0, {r3, r4}
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80028b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80028b8:	6183      	str	r3, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80028ba:	2328      	movs	r3, #40	; 0x28
 80028bc:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 80028be:	230a      	movs	r3, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028c0:	60c5      	str	r5, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028c2:	6105      	str	r5, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028c4:	6145      	str	r5, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028c6:	6205      	str	r5, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028c8:	6245      	str	r5, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028ca:	6285      	str	r5, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028cc:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028ce:	f7fe fef4 	bl	80016ba <HAL_SPI_Init>
 80028d2:	b100      	cbz	r0, 80028d6 <main+0x12a>
 80028d4:	e7fe      	b.n	80028d4 <main+0x128>
  huart1.Init.BaudRate = 115200;
 80028d6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart1.Instance = USART1;
 80028da:	4b56      	ldr	r3, [pc, #344]	; (8002a34 <main+0x288>)
  huart1.Init.BaudRate = 115200;
 80028dc:	4956      	ldr	r1, [pc, #344]	; (8002a38 <main+0x28c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028de:	6098      	str	r0, [r3, #8]
  huart1.Init.BaudRate = 115200;
 80028e0:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028e4:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028e6:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028e8:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ea:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028ec:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028ee:	4618      	mov	r0, r3
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028f0:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028f2:	f7ff fb47 	bl	8001f84 <HAL_UART_Init>
 80028f6:	b100      	cbz	r0, 80028fa <main+0x14e>
 80028f8:	e7fe      	b.n	80028f8 <main+0x14c>
  hadc1.Instance = ADC1;
 80028fa:	4c50      	ldr	r4, [pc, #320]	; (8002a3c <main+0x290>)
 80028fc:	4b50      	ldr	r3, [pc, #320]	; (8002a40 <main+0x294>)
  hadc1.Init.NbrOfConversion = 5;
 80028fe:	2505      	movs	r5, #5
  hadc1.Instance = ADC1;
 8002900:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002902:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002906:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002908:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 800290c:	900b      	str	r0, [sp, #44]	; 0x2c
 800290e:	900c      	str	r0, [sp, #48]	; 0x30
 8002910:	900d      	str	r0, [sp, #52]	; 0x34
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002912:	7520      	strb	r0, [r4, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002914:	6060      	str	r0, [r4, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002916:	4620      	mov	r0, r4
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002918:	7326      	strb	r6, [r4, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800291a:	61e3      	str	r3, [r4, #28]
  hadc1.Init.NbrOfConversion = 5;
 800291c:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800291e:	f7fe f893 	bl	8000a48 <HAL_ADC_Init>
 8002922:	b100      	cbz	r0, 8002926 <main+0x17a>
 8002924:	e7fe      	b.n	8002924 <main+0x178>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002926:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002928:	a90b      	add	r1, sp, #44	; 0x2c
 800292a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 800292c:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800292e:	960c      	str	r6, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002930:	f7fd ff1e 	bl	8000770 <HAL_ADC_ConfigChannel>
 8002934:	b100      	cbz	r0, 8002938 <main+0x18c>
 8002936:	e7fe      	b.n	8002936 <main+0x18a>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002938:	a90b      	add	r1, sp, #44	; 0x2c
 800293a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 800293c:	970b      	str	r7, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800293e:	970c      	str	r7, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002940:	f7fd ff16 	bl	8000770 <HAL_ADC_ConfigChannel>
 8002944:	b100      	cbz	r0, 8002948 <main+0x19c>
 8002946:	e7fe      	b.n	8002946 <main+0x19a>
  sConfig.Channel = ADC_CHANNEL_3;
 8002948:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800294a:	a90b      	add	r1, sp, #44	; 0x2c
 800294c:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 800294e:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002950:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002952:	f7fd ff0d 	bl	8000770 <HAL_ADC_ConfigChannel>
 8002956:	b100      	cbz	r0, 800295a <main+0x1ae>
 8002958:	e7fe      	b.n	8002958 <main+0x1ac>
  sConfig.Channel = ADC_CHANNEL_8;
 800295a:	2308      	movs	r3, #8
 800295c:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800295e:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002960:	a90b      	add	r1, sp, #44	; 0x2c
 8002962:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002964:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002966:	f7fd ff03 	bl	8000770 <HAL_ADC_ConfigChannel>
 800296a:	b100      	cbz	r0, 800296e <main+0x1c2>
 800296c:	e7fe      	b.n	800296c <main+0x1c0>
  sConfig.Channel = ADC_CHANNEL_9;
 800296e:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002970:	a90b      	add	r1, sp, #44	; 0x2c
 8002972:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002974:	950c      	str	r5, [sp, #48]	; 0x30
  sConfig.Channel = ADC_CHANNEL_9;
 8002976:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002978:	f7fd fefa 	bl	8000770 <HAL_ADC_ConfigChannel>
 800297c:	4605      	mov	r5, r0
 800297e:	b100      	cbz	r0, 8002982 <main+0x1d6>
 8002980:	e7fe      	b.n	8002980 <main+0x1d4>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002982:	4601      	mov	r1, r0
 8002984:	2210      	movs	r2, #16
 8002986:	a807      	add	r0, sp, #28
 8002988:	f000 fe46 	bl	8003618 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800298c:	221c      	movs	r2, #28
 800298e:	4629      	mov	r1, r5
 8002990:	a80b      	add	r0, sp, #44	; 0x2c
  htim4.Instance = TIM4;
 8002992:	4c2c      	ldr	r4, [pc, #176]	; (8002a44 <main+0x298>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002994:	9505      	str	r5, [sp, #20]
 8002996:	9506      	str	r5, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002998:	f000 fe3e 	bl	8003618 <memset>
  htim4.Instance = TIM4;
 800299c:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <main+0x29c>)
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800299e:	4620      	mov	r0, r4
  htim4.Init.Prescaler = 0;
 80029a0:	e884 0028 	stmia.w	r4, {r3, r5}
  htim4.Init.Period = 2000;
 80029a4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80029a8:	60e3      	str	r3, [r4, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029aa:	2380      	movs	r3, #128	; 0x80
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ac:	60a5      	str	r5, [r4, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ae:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029b0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80029b2:	f7ff f905 	bl	8001bc0 <HAL_TIM_Base_Init>
 80029b6:	b100      	cbz	r0, 80029ba <main+0x20e>
 80029b8:	e7fe      	b.n	80029b8 <main+0x20c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029be:	a907      	add	r1, sp, #28
 80029c0:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029c2:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029c4:	f7ff f9c8 	bl	8001d58 <HAL_TIM_ConfigClockSource>
 80029c8:	b100      	cbz	r0, 80029cc <main+0x220>
 80029ca:	e7fe      	b.n	80029ca <main+0x21e>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80029cc:	481d      	ldr	r0, [pc, #116]	; (8002a44 <main+0x298>)
 80029ce:	f7ff f911 	bl	8001bf4 <HAL_TIM_PWM_Init>
 80029d2:	b100      	cbz	r0, 80029d6 <main+0x22a>
 80029d4:	e7fe      	b.n	80029d4 <main+0x228>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d6:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029d8:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029da:	a905      	add	r1, sp, #20
 80029dc:	4819      	ldr	r0, [pc, #100]	; (8002a44 <main+0x298>)
 80029de:	f7ff fa79 	bl	8001ed4 <HAL_TIMEx_MasterConfigSynchronization>
 80029e2:	b100      	cbz	r0, 80029e6 <main+0x23a>
 80029e4:	e7fe      	b.n	80029e4 <main+0x238>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029e6:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80029e8:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029ea:	900d      	str	r0, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029ec:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029ee:	2204      	movs	r2, #4
 80029f0:	a90b      	add	r1, sp, #44	; 0x2c
 80029f2:	4814      	ldr	r0, [pc, #80]	; (8002a44 <main+0x298>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029f4:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029f6:	f7ff f943 	bl	8001c80 <HAL_TIM_PWM_ConfigChannel>
 80029fa:	b100      	cbz	r0, 80029fe <main+0x252>
 80029fc:	e7fe      	b.n	80029fc <main+0x250>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029fe:	2208      	movs	r2, #8
 8002a00:	a90b      	add	r1, sp, #44	; 0x2c
 8002a02:	4810      	ldr	r0, [pc, #64]	; (8002a44 <main+0x298>)
 8002a04:	f7ff f93c 	bl	8001c80 <HAL_TIM_PWM_ConfigChannel>
 8002a08:	b100      	cbz	r0, 8002a0c <main+0x260>
 8002a0a:	e7fe      	b.n	8002a0a <main+0x25e>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a0c:	220c      	movs	r2, #12
 8002a0e:	a90b      	add	r1, sp, #44	; 0x2c
 8002a10:	480c      	ldr	r0, [pc, #48]	; (8002a44 <main+0x298>)
 8002a12:	f7ff f935 	bl	8001c80 <HAL_TIM_PWM_ConfigChannel>
 8002a16:	4605      	mov	r5, r0
 8002a18:	b1c0      	cbz	r0, 8002a4c <main+0x2a0>
 8002a1a:	e7fe      	b.n	8002a1a <main+0x26e>
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40010c00 	.word	0x40010c00
 8002a24:	40010800 	.word	0x40010800
 8002a28:	40011000 	.word	0x40011000
 8002a2c:	2000029c 	.word	0x2000029c
 8002a30:	40013000 	.word	0x40013000
 8002a34:	200001a8 	.word	0x200001a8
 8002a38:	40013800 	.word	0x40013800
 8002a3c:	20000178 	.word	0x20000178
 8002a40:	40012400 	.word	0x40012400
 8002a44:	20000130 	.word	0x20000130
 8002a48:	40000800 	.word	0x40000800
  HAL_TIM_MspPostInit(&htim4);
 8002a4c:	4831      	ldr	r0, [pc, #196]	; (8002b14 <main+0x368>)
 8002a4e:	f000 fcc5 	bl	80033dc <HAL_TIM_MspPostInit>
	printf("IO Initialized. \n");	//IO
 8002a52:	4831      	ldr	r0, [pc, #196]	; (8002b18 <main+0x36c>)
 8002a54:	f000 fe5c 	bl	8003710 <puts>
	HAL_Delay(10);
 8002a58:	200a      	movs	r0, #10
 8002a5a:	f7fd fe3d 	bl	80006d8 <HAL_Delay>
	nRF24_Init();	// nRF
 8002a5e:	f7ff fe4b 	bl	80026f8 <nRF24_Init>
	printf("nRF24 Initialized. \n");
 8002a62:	482e      	ldr	r0, [pc, #184]	; (8002b1c <main+0x370>)
 8002a64:	f000 fe54 	bl	8003710 <puts>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET); //Onboard LED
 8002a68:	2201      	movs	r2, #1
 8002a6a:	2104      	movs	r1, #4
 8002a6c:	482c      	ldr	r0, [pc, #176]	; (8002b20 <main+0x374>)
 8002a6e:	f7fe fabf 	bl	8000ff0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002a72:	2001      	movs	r0, #1
 8002a74:	f7fd fe30 	bl	80006d8 <HAL_Delay>
	LedArray_Init();	//LED display
 8002a78:	f7ff fe00 	bl	800267c <LedArray_Init>
		LEDArrayOut[i] = LEDArrayList[0];
 8002a7c:	4b29      	ldr	r3, [pc, #164]	; (8002b24 <main+0x378>)
	memset(&txPackage.data, '\0', sizeof(txPackage.data)); // txPackage
 8002a7e:	4c2a      	ldr	r4, [pc, #168]	; (8002b28 <main+0x37c>)
		LEDArrayOut[i] = LEDArrayList[0];
 8002a80:	781a      	ldrb	r2, [r3, #0]
 8002a82:	4b2a      	ldr	r3, [pc, #168]	; (8002b2c <main+0x380>)
	memset(&txPackage.data, '\0', sizeof(txPackage.data)); // txPackage
 8002a84:	4629      	mov	r1, r5
		LEDArrayOut[i] = LEDArrayList[0];
 8002a86:	701a      	strb	r2, [r3, #0]
 8002a88:	705a      	strb	r2, [r3, #1]
 8002a8a:	709a      	strb	r2, [r3, #2]
 8002a8c:	70da      	strb	r2, [r3, #3]
	memset(&txPackage.data, '\0', sizeof(txPackage.data)); // txPackage
 8002a8e:	4620      	mov	r0, r4
 8002a90:	221d      	movs	r2, #29
 8002a92:	f000 fdc1 	bl	8003618 <memset>
	uint8_t testmsg[] = "htesttest";
 8002a96:	4b26      	ldr	r3, [pc, #152]	; (8002b30 <main+0x384>)
 8002a98:	aa0b      	add	r2, sp, #44	; 0x2c
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	6859      	ldr	r1, [r3, #4]
 8002a9e:	891b      	ldrh	r3, [r3, #8]
 8002aa0:	c203      	stmia	r2!, {r0, r1}
 8002aa2:	8013      	strh	r3, [r2, #0]
	memcpy(txPackage.data, testmsg, sizeof(testmsg));
 8002aa4:	ab0b      	add	r3, sp, #44	; 0x2c
 8002aa6:	cb03      	ldmia	r3!, {r0, r1}
 8002aa8:	8813      	ldrh	r3, [r2, #0]
 8002aaa:	6020      	str	r0, [r4, #0]
 8002aac:	8123      	strh	r3, [r4, #8]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buff, ADC_BUFF_SIZE); //ADC
 8002aae:	2205      	movs	r2, #5
	memcpy(txPackage.data, testmsg, sizeof(testmsg));
 8002ab0:	6061      	str	r1, [r4, #4]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buff, ADC_BUFF_SIZE); //ADC
 8002ab2:	4820      	ldr	r0, [pc, #128]	; (8002b34 <main+0x388>)
 8002ab4:	4920      	ldr	r1, [pc, #128]	; (8002b38 <main+0x38c>)
 8002ab6:	f7fd ff17 	bl	80008e8 <HAL_ADC_Start_DMA>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); // RGB light
 8002aba:	2104      	movs	r1, #4
 8002abc:	4815      	ldr	r0, [pc, #84]	; (8002b14 <main+0x368>)
 8002abe:	f7ff f9ed 	bl	8001e9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002ac2:	2108      	movs	r1, #8
 8002ac4:	4813      	ldr	r0, [pc, #76]	; (8002b14 <main+0x368>)
 8002ac6:	f7ff f9e9 	bl	8001e9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002aca:	210c      	movs	r1, #12
 8002acc:	4811      	ldr	r0, [pc, #68]	; (8002b14 <main+0x368>)
 8002ace:	f7ff f9e5 	bl	8001e9c <HAL_TIM_PWM_Start>
	LED_RGB_SetValue('R', 1000);
 8002ad2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ad6:	2052      	movs	r0, #82	; 0x52
 8002ad8:	f7ff fc2e 	bl	8002338 <LED_RGB_SetValue>
	LED_RGB_SetValue('G', 1000);
 8002adc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ae0:	2047      	movs	r0, #71	; 0x47
 8002ae2:	f7ff fc29 	bl	8002338 <LED_RGB_SetValue>
	LED_RGB_SetValue('B', 1000);
 8002ae6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002aea:	2042      	movs	r0, #66	; 0x42
 8002aec:	f7ff fc24 	bl	8002338 <LED_RGB_SetValue>
		LED_onboard_task(10);
 8002af0:	200a      	movs	r0, #10
 8002af2:	f7ff fab7 	bl	8002064 <LED_onboard_task>
		RGB_light_task(10);
 8002af6:	200a      	movs	r0, #10
 8002af8:	f7ff fc3c 	bl	8002374 <RGB_light_task>
		nRF24_task(20);
 8002afc:	2014      	movs	r0, #20
 8002afe:	f7ff fad3 	bl	80020a8 <nRF24_task>
		Display_task(3, 20);
 8002b02:	2114      	movs	r1, #20
 8002b04:	2003      	movs	r0, #3
 8002b06:	f7ff fd01 	bl	800250c <Display_task>
		Joystick_mngmnt_task(20);
 8002b0a:	2014      	movs	r0, #20
 8002b0c:	f7ff fb0c 	bl	8002128 <Joystick_mngmnt_task>
 8002b10:	e7ee      	b.n	8002af0 <main+0x344>
 8002b12:	bf00      	nop
 8002b14:	20000130 	.word	0x20000130
 8002b18:	08004530 	.word	0x08004530
 8002b1c:	08004541 	.word	0x08004541
 8002b20:	40010c00 	.word	0x40010c00
 8002b24:	20000008 	.word	0x20000008
 8002b28:	200001e9 	.word	0x200001e9
 8002b2c:	20000018 	.word	0x20000018
 8002b30:	08004555 	.word	0x08004555
 8002b34:	20000178 	.word	0x20000178
 8002b38:	200000c2 	.word	0x200000c2

08002b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b3c:	e7fe      	b.n	8002b3c <Error_Handler>
	...

08002b40 <NRF24L01_CE_LOW>:
static NRF24L01_Pins_t NRF24L01_Pins;

uint8_t pipe0_reading_address[5];	// last address set on pipe 0 for reading

void NRF24L01_CE_LOW() {
	HAL_GPIO_WritePin(NRF24L01_Pins.CE.GPIOx, NRF24L01_Pins.CE.GPIO_Pin,
 8002b40:	4b02      	ldr	r3, [pc, #8]	; (8002b4c <NRF24L01_CE_LOW+0xc>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	8899      	ldrh	r1, [r3, #4]
 8002b46:	6818      	ldr	r0, [r3, #0]
 8002b48:	f7fe ba52 	b.w	8000ff0 <HAL_GPIO_WritePin>
 8002b4c:	200000e4 	.word	0x200000e4

08002b50 <NRF24L01_CE_HIGH>:
			GPIO_PIN_RESET);
}

void NRF24L01_CE_HIGH(void) {
	HAL_GPIO_WritePin(NRF24L01_Pins.CE.GPIOx, NRF24L01_Pins.CE.GPIO_Pin,
 8002b50:	4b02      	ldr	r3, [pc, #8]	; (8002b5c <NRF24L01_CE_HIGH+0xc>)
 8002b52:	2201      	movs	r2, #1
 8002b54:	8899      	ldrh	r1, [r3, #4]
 8002b56:	6818      	ldr	r0, [r3, #0]
 8002b58:	f7fe ba4a 	b.w	8000ff0 <HAL_GPIO_WritePin>
 8002b5c:	200000e4 	.word	0x200000e4

08002b60 <NRF24L01_CSN_LOW>:
			GPIO_PIN_SET);
}

void NRF24L01_CSN_LOW(void) {
	HAL_GPIO_WritePin(NRF24L01_Pins.CSN.GPIOx, NRF24L01_Pins.CSN.GPIO_Pin,
 8002b60:	4b02      	ldr	r3, [pc, #8]	; (8002b6c <NRF24L01_CSN_LOW+0xc>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	8999      	ldrh	r1, [r3, #12]
 8002b66:	6898      	ldr	r0, [r3, #8]
 8002b68:	f7fe ba42 	b.w	8000ff0 <HAL_GPIO_WritePin>
 8002b6c:	200000e4 	.word	0x200000e4

08002b70 <NRF24L01_CSN_HIGH>:
			GPIO_PIN_RESET);
}

void NRF24L01_CSN_HIGH(void) {
	HAL_GPIO_WritePin(NRF24L01_Pins.CSN.GPIOx, NRF24L01_Pins.CSN.GPIO_Pin,
 8002b70:	4b02      	ldr	r3, [pc, #8]	; (8002b7c <NRF24L01_CSN_HIGH+0xc>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	8999      	ldrh	r1, [r3, #12]
 8002b76:	6898      	ldr	r0, [r3, #8]
 8002b78:	f7fe ba3a 	b.w	8000ff0 <HAL_GPIO_WritePin>
 8002b7c:	200000e4 	.word	0x200000e4

08002b80 <NRF24L01_FlushRx>:
			(1 << NRF24L01_RX_DR) | (1 << NRF24L01_TX_DS)
					| (1 << NRF24L01_MAX_RT));		// setting bits 4,5,6
}

/* Flush FIFOs */
void NRF24L01_FlushRx(void) {
 8002b80:	b507      	push	{r0, r1, r2, lr}
	NRF24L01_CSN_LOW();
 8002b82:	f7ff ffed 	bl	8002b60 <NRF24L01_CSN_LOW>

	uint8_t aux = NRF24L01_CMD_FLUSH_RX;
 8002b86:	23e2      	movs	r3, #226	; 0xe2
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 8002b88:	4806      	ldr	r0, [pc, #24]	; (8002ba4 <NRF24L01_FlushRx+0x24>)
	uint8_t aux = NRF24L01_CMD_FLUSH_RX;
 8002b8a:	a902      	add	r1, sp, #8
 8002b8c:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 8002b90:	2201      	movs	r2, #1
 8002b92:	2364      	movs	r3, #100	; 0x64
 8002b94:	6840      	ldr	r0, [r0, #4]
 8002b96:	f7fe fdcb 	bl	8001730 <HAL_SPI_Transmit>

	NRF24L01_CSN_HIGH();
 8002b9a:	f7ff ffe9 	bl	8002b70 <NRF24L01_CSN_HIGH>
}
 8002b9e:	b003      	add	sp, #12
 8002ba0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ba4:	20000114 	.word	0x20000114

08002ba8 <NRF24L01_FlushTx>:

void NRF24L01_FlushTx(void) {
 8002ba8:	b507      	push	{r0, r1, r2, lr}
	NRF24L01_CSN_LOW();
 8002baa:	f7ff ffd9 	bl	8002b60 <NRF24L01_CSN_LOW>

	uint8_t aux = NRF24L01_CMD_FLUSH_TX;
 8002bae:	23e1      	movs	r3, #225	; 0xe1
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 8002bb0:	4806      	ldr	r0, [pc, #24]	; (8002bcc <NRF24L01_FlushTx+0x24>)
	uint8_t aux = NRF24L01_CMD_FLUSH_TX;
 8002bb2:	a902      	add	r1, sp, #8
 8002bb4:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, &aux, 1, NRF24L01_SPI_TIMEOUT);
 8002bb8:	2201      	movs	r2, #1
 8002bba:	2364      	movs	r3, #100	; 0x64
 8002bbc:	6840      	ldr	r0, [r0, #4]
 8002bbe:	f7fe fdb7 	bl	8001730 <HAL_SPI_Transmit>

	NRF24L01_CSN_HIGH();
 8002bc2:	f7ff ffd5 	bl	8002b70 <NRF24L01_CSN_HIGH>
}
 8002bc6:	b003      	add	sp, #12
 8002bc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002bcc:	20000114 	.word	0x20000114

08002bd0 <NRF24L01_SpiInit>:

	/* Return OK */
	return 1;
}

void NRF24L01_SpiInit(SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 8002bd0:	b084      	sub	sp, #16
 8002bd2:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002bd6:	ad0b      	add	r5, sp, #44	; 0x2c
 8002bd8:	e885 000e 	stmia.w	r5, {r1, r2, r3}
	//{

	/* Initilised in main() */
	hspi->Instance = SPI1;
	hspi->Init.Mode = SPI_MODE_MASTER;
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002bdc:	2500      	movs	r5, #0
 8002bde:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002be2:	4a20      	ldr	r2, [pc, #128]	; (8002c64 <NRF24L01_SpiInit+0x94>)
	 PA6     ------> SPI1_MISO
	 PA7     ------> SPI1_MOSI `
	 */

	GPIO_InitStruct.Pin = GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;		// gpio alternative function
 8002be4:	2601      	movs	r6, #1
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002be6:	e880 002c 	stmia.w	r0, {r2, r3, r5}
	hspi->Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002bea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002bee:	6183      	str	r3, [r0, #24]
	hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002bf0:	2328      	movs	r3, #40	; 0x28
 8002bf2:	61c3      	str	r3, [r0, #28]
	hspi->Init.CRCPolynomial = 10;
 8002bf4:	230a      	movs	r3, #10
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002bf6:	2710      	movs	r7, #16
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bf8:	f04f 0803 	mov.w	r8, #3
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bfc:	4c1a      	ldr	r4, [pc, #104]	; (8002c68 <NRF24L01_SpiInit+0x98>)
	hspi->Init.CRCPolynomial = 10;
 8002bfe:	62c3      	str	r3, [r0, #44]	; 0x2c
	hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002c00:	60c5      	str	r5, [r0, #12]
	hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c02:	6105      	str	r5, [r0, #16]
	hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c04:	6145      	str	r5, [r0, #20]
	hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c06:	6205      	str	r5, [r0, #32]
	hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002c08:	6245      	str	r5, [r0, #36]	; 0x24
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c0a:	6285      	str	r5, [r0, #40]	; 0x28
	HAL_SPI_Init(hspi);
 8002c0c:	f7fe fd55 	bl	80016ba <HAL_SPI_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c10:	4669      	mov	r1, sp
 8002c12:	4620      	mov	r0, r4
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c14:	9700      	str	r7, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;		// gpio alternative function
 8002c16:	9601      	str	r6, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c18:	f8cd 800c 	str.w	r8, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1c:	f7fe f900 	bl	8000e20 <HAL_GPIO_Init>

	/* Alterar os pinos de NSS e CE para Push-pull, pull up resistor e low speed */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_7;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;			// gpio alternative function
 8002c20:	2302      	movs	r3, #2
 8002c22:	21a0      	movs	r1, #160	; 0xa0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c24:	4620      	mov	r0, r4
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;			// gpio alternative function
 8002c26:	e88d 000a 	stmia.w	sp, {r1, r3}
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2a:	4669      	mov	r1, sp
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c2c:	f8cd 800c 	str.w	r8, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c30:	f7fe f8f6 	bl	8000e20 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c34:	2340      	movs	r3, #64	; 0x40
	GPIO_InitStruct.Mode = GPIO_MODE_AF_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c36:	4669      	mov	r1, sp
 8002c38:	4620      	mov	r0, r4
	GPIO_InitStruct.Mode = GPIO_MODE_AF_INPUT;
 8002c3a:	e88d 0028 	stmia.w	sp, {r3, r5}
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3e:	9502      	str	r5, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c40:	f7fe f8ee 	bl	8000e20 <HAL_GPIO_Init>

	/* CSN(SS) high = disable SPI */
	HAL_GPIO_WritePin( GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8002c44:	4632      	mov	r2, r6
 8002c46:	4639      	mov	r1, r7
 8002c48:	4620      	mov	r0, r4
 8002c4a:	f7fe f9d1 	bl	8000ff0 <HAL_GPIO_WritePin>

	/* CE low = disable TX/RX */
	HAL_GPIO_WritePin( GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002c4e:	462a      	mov	r2, r5
 8002c50:	4631      	mov	r1, r6
 8002c52:	4806      	ldr	r0, [pc, #24]	; (8002c6c <NRF24L01_SpiInit+0x9c>)
 8002c54:	f7fe f9cc 	bl	8000ff0 <HAL_GPIO_WritePin>

	//}

}
 8002c58:	b004      	add	sp, #16
 8002c5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c5e:	b004      	add	sp, #16
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40013000 	.word	0x40013000
 8002c68:	40010800 	.word	0x40010800
 8002c6c:	40010c00 	.word	0x40010c00

08002c70 <NRF24L01_ReadRegister>:
	}
	/* Write back */
	NRF24L01_WriteRegister(reg, tmp);
}

uint8_t NRF24L01_ReadRegister(uint8_t reg) {
 8002c70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	 byte the value of the interested register */

	// Initialize buffers
	uint8_t txBuffer[2];
	txBuffer[0] = NRF24L01_CMD_R_REGISTER | reg;// REGISTER | READ_MASK(000A AAAA)
	txBuffer[1] = NRF24L01_CMD_NOP;		// REVER -  problema se no inicializar?
 8002c72:	23ff      	movs	r3, #255	; 0xff
 8002c74:	f88d 3009 	strb.w	r3, [sp, #9]

	uint8_t rxBuffer[2] = { 0x00, 0x00 };
 8002c78:	2300      	movs	r3, #0
	txBuffer[0] = NRF24L01_CMD_R_REGISTER | reg;// REGISTER | READ_MASK(000A AAAA)
 8002c7a:	f88d 0008 	strb.w	r0, [sp, #8]
	uint8_t rxBuffer[2] = { 0x00, 0x00 };
 8002c7e:	f88d 300c 	strb.w	r3, [sp, #12]
 8002c82:	f88d 300d 	strb.w	r3, [sp, #13]

	NRF24L01_CSN_LOW();
 8002c86:	f7ff ff6b 	bl	8002b60 <NRF24L01_CSN_LOW>

	// Transmit the txBuffer and receive data on rxBuffer at the time
	HAL_SPI_TransmitReceive(NRF24L01_Struct.hspi, txBuffer, rxBuffer, 2,
 8002c8a:	2364      	movs	r3, #100	; 0x64
 8002c8c:	4807      	ldr	r0, [pc, #28]	; (8002cac <NRF24L01_ReadRegister+0x3c>)
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	aa03      	add	r2, sp, #12
 8002c92:	2302      	movs	r3, #2
 8002c94:	a902      	add	r1, sp, #8
 8002c96:	6840      	ldr	r0, [r0, #4]
 8002c98:	f7fe fdf3 	bl	8001882 <HAL_SPI_TransmitReceive>
	NRF24L01_SPI_TIMEOUT);

	NRF24L01_CSN_HIGH();
 8002c9c:	f7ff ff68 	bl	8002b70 <NRF24L01_CSN_HIGH>

	return rxBuffer[1];
}
 8002ca0:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8002ca4:	b005      	add	sp, #20
 8002ca6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002caa:	bf00      	nop
 8002cac:	20000114 	.word	0x20000114

08002cb0 <NRF24L01_WriteRegister>:

void NRF24L01_WriteRegister(uint8_t reg, uint8_t value) {
 8002cb0:	b507      	push	{r0, r1, r2, lr}
	uint8_t txBuffer[2];
	txBuffer[0] = NRF24L01_CMD_W_REGISTER | reg;// REGISTER | WRITE_MASK(001A AAAA)
 8002cb2:	f040 0020 	orr.w	r0, r0, #32
 8002cb6:	f88d 0004 	strb.w	r0, [sp, #4]
	txBuffer[1] = value;										// DATA to write
 8002cba:	f88d 1005 	strb.w	r1, [sp, #5]

	NRF24L01_CSN_LOW();
 8002cbe:	f7ff ff4f 	bl	8002b60 <NRF24L01_CSN_LOW>

	// Just transmit
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, txBuffer, 2, NRF24L01_SPI_TIMEOUT);
 8002cc2:	4806      	ldr	r0, [pc, #24]	; (8002cdc <NRF24L01_WriteRegister+0x2c>)
 8002cc4:	2364      	movs	r3, #100	; 0x64
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	a901      	add	r1, sp, #4
 8002cca:	6840      	ldr	r0, [r0, #4]
 8002ccc:	f7fe fd30 	bl	8001730 <HAL_SPI_Transmit>

	NRF24L01_CSN_HIGH();
 8002cd0:	f7ff ff4e 	bl	8002b70 <NRF24L01_CSN_HIGH>
}
 8002cd4:	b003      	add	sp, #12
 8002cd6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002cda:	bf00      	nop
 8002cdc:	20000114 	.word	0x20000114

08002ce0 <NRF24L01_ClearInterrupts>:
	NRF24L01_WriteRegister( NRF24L01_REG_STATUS,
 8002ce0:	2170      	movs	r1, #112	; 0x70
 8002ce2:	2007      	movs	r0, #7
 8002ce4:	f7ff bfe4 	b.w	8002cb0 <NRF24L01_WriteRegister>

08002ce8 <NRF24L01_WriteBit>:
void NRF24L01_WriteBit(uint8_t reg, uint8_t bit, uint8_t value) {
 8002ce8:	b570      	push	{r4, r5, r6, lr}
 8002cea:	4616      	mov	r6, r2
 8002cec:	4605      	mov	r5, r0
 8002cee:	460c      	mov	r4, r1
	tmp = NRF24L01_ReadRegister(reg);
 8002cf0:	f7ff ffbe 	bl	8002c70 <NRF24L01_ReadRegister>
 8002cf4:	2301      	movs	r3, #1
	if (value) {
 8002cf6:	b146      	cbz	r6, 8002d0a <NRF24L01_WriteBit+0x22>
		tmp |= 1 << bit;
 8002cf8:	fa03 f104 	lsl.w	r1, r3, r4
 8002cfc:	4301      	orrs	r1, r0
	NRF24L01_WriteRegister(reg, tmp);
 8002cfe:	4628      	mov	r0, r5
}
 8002d00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		tmp &= ~(1 << bit);
 8002d04:	b2c9      	uxtb	r1, r1
	NRF24L01_WriteRegister(reg, tmp);
 8002d06:	f7ff bfd3 	b.w	8002cb0 <NRF24L01_WriteRegister>
		tmp &= ~(1 << bit);
 8002d0a:	40a3      	lsls	r3, r4
 8002d0c:	ea20 0103 	bic.w	r1, r0, r3
 8002d10:	e7f5      	b.n	8002cfe <NRF24L01_WriteBit+0x16>
	...

08002d14 <NRF24L01_WriteRegisterMulti>:
	}
}

// REVER qual byte vai primeiro (LSBYTE ou MSBYTE)
void NRF24L01_WriteRegisterMulti(uint8_t reg, uint8_t *data, uint8_t length) // REVER
{
 8002d14:	b5b0      	push	{r4, r5, r7, lr}
	uint8_t txBuffer[length + 1];
 8002d16:	f102 0308 	add.w	r3, r2, #8
 8002d1a:	f023 0307 	bic.w	r3, r3, #7
{
 8002d1e:	af00      	add	r7, sp, #0
	uint8_t txBuffer[length + 1];
 8002d20:	ebad 0d03 	sub.w	sp, sp, r3

	txBuffer[0] = NRF24L01_CMD_W_REGISTER | reg;
 8002d24:	466b      	mov	r3, sp
	uint8_t txBuffer[length + 1];
 8002d26:	466d      	mov	r5, sp
 8002d28:	1c54      	adds	r4, r2, #1
	txBuffer[0] = NRF24L01_CMD_W_REGISTER | reg;
 8002d2a:	f040 0020 	orr.w	r0, r0, #32
 8002d2e:	f803 0b01 	strb.w	r0, [r3], #1
 8002d32:	3901      	subs	r1, #1
 8002d34:	eb0d 0204 	add.w	r2, sp, r4
	for (uint8_t ind = 0; ind < length; ind++) {
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d10c      	bne.n	8002d56 <NRF24L01_WriteRegisterMulti+0x42>
		txBuffer[ind + 1] = data[ind];
	}

	NRF24L01_CSN_LOW();
 8002d3c:	f7ff ff10 	bl	8002b60 <NRF24L01_CSN_LOW>

	HAL_SPI_Transmit(NRF24L01_Struct.hspi, txBuffer, (length + 1),
 8002d40:	4807      	ldr	r0, [pc, #28]	; (8002d60 <NRF24L01_WriteRegisterMulti+0x4c>)
 8002d42:	2364      	movs	r3, #100	; 0x64
 8002d44:	b2a2      	uxth	r2, r4
 8002d46:	4629      	mov	r1, r5
 8002d48:	6840      	ldr	r0, [r0, #4]
 8002d4a:	f7fe fcf1 	bl	8001730 <HAL_SPI_Transmit>
	NRF24L01_SPI_TIMEOUT);

	NRF24L01_CSN_HIGH();
 8002d4e:	f7ff ff0f 	bl	8002b70 <NRF24L01_CSN_HIGH>
}
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bdb0      	pop	{r4, r5, r7, pc}
		txBuffer[ind + 1] = data[ind];
 8002d56:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8002d5a:	f803 0b01 	strb.w	r0, [r3], #1
 8002d5e:	e7eb      	b.n	8002d38 <NRF24L01_WriteRegisterMulti+0x24>
 8002d60:	20000114 	.word	0x20000114

08002d64 <NRF24L01_SoftwareReset>:
void NRF24L01_SoftwareReset(void) {
 8002d64:	b513      	push	{r0, r1, r4, lr}
	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG,
 8002d66:	2108      	movs	r1, #8
 8002d68:	2000      	movs	r0, #0
 8002d6a:	f7ff ffa1 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_EN_AA, NRF24L01_REG_DEFAULT_VAL_EN_AA);
 8002d6e:	213f      	movs	r1, #63	; 0x3f
 8002d70:	2001      	movs	r0, #1
 8002d72:	f7ff ff9d 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_EN_RXADDR,
 8002d76:	2103      	movs	r1, #3
 8002d78:	2002      	movs	r0, #2
 8002d7a:	f7ff ff99 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_AW,
 8002d7e:	2103      	movs	r1, #3
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_0;
 8002d80:	24e7      	movs	r4, #231	; 0xe7
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_AW,
 8002d82:	4608      	mov	r0, r1
 8002d84:	f7ff ff94 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_RETR,
 8002d88:	2103      	movs	r1, #3
 8002d8a:	2004      	movs	r0, #4
 8002d8c:	f7ff ff90 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_RF_CH, NRF24L01_REG_DEFAULT_VAL_RF_CH);
 8002d90:	2102      	movs	r1, #2
 8002d92:	2005      	movs	r0, #5
 8002d94:	f7ff ff8c 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_RF_SETUP,
 8002d98:	210e      	movs	r1, #14
 8002d9a:	2006      	movs	r0, #6
 8002d9c:	f7ff ff88 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_STATUS,
 8002da0:	210e      	movs	r1, #14
 8002da2:	2007      	movs	r0, #7
 8002da4:	f7ff ff84 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_OBSERVE_TX,
 8002da8:	2100      	movs	r1, #0
 8002daa:	2008      	movs	r0, #8
 8002dac:	f7ff ff80 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister( NRF24L01_REG_RPD, NRF24L01_REG_DEFAULT_VAL_RPD);
 8002db0:	2100      	movs	r1, #0
 8002db2:	2009      	movs	r0, #9
 8002db4:	f7ff ff7c 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P0, data, 5);
 8002db8:	4669      	mov	r1, sp
 8002dba:	2205      	movs	r2, #5
 8002dbc:	200a      	movs	r0, #10
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_0;
 8002dbe:	f88d 4000 	strb.w	r4, [sp]
	data[1] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_1;
 8002dc2:	f88d 4001 	strb.w	r4, [sp, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_2;
 8002dc6:	f88d 4002 	strb.w	r4, [sp, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_3;
 8002dca:	f88d 4003 	strb.w	r4, [sp, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_4;
 8002dce:	f88d 4004 	strb.w	r4, [sp, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P0, data, 5);
 8002dd2:	f7ff ff9f 	bl	8002d14 <NRF24L01_WriteRegisterMulti>
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_0;
 8002dd6:	23c2      	movs	r3, #194	; 0xc2
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P1, data, 5);
 8002dd8:	2205      	movs	r2, #5
 8002dda:	4669      	mov	r1, sp
 8002ddc:	200b      	movs	r0, #11
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_0;
 8002dde:	f88d 3000 	strb.w	r3, [sp]
	data[1] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_1;
 8002de2:	f88d 3001 	strb.w	r3, [sp, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_2;
 8002de6:	f88d 3002 	strb.w	r3, [sp, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_3;
 8002dea:	f88d 3003 	strb.w	r3, [sp, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_4;
 8002dee:	f88d 3004 	strb.w	r3, [sp, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P1, data, 5);
 8002df2:	f7ff ff8f 	bl	8002d14 <NRF24L01_WriteRegisterMulti>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P2,
 8002df6:	21c3      	movs	r1, #195	; 0xc3
 8002df8:	200c      	movs	r0, #12
 8002dfa:	f7ff ff59 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P3,
 8002dfe:	21c4      	movs	r1, #196	; 0xc4
 8002e00:	200d      	movs	r0, #13
 8002e02:	f7ff ff55 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P4,
 8002e06:	21c5      	movs	r1, #197	; 0xc5
 8002e08:	200e      	movs	r0, #14
 8002e0a:	f7ff ff51 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P5,
 8002e0e:	21c6      	movs	r1, #198	; 0xc6
 8002e10:	200f      	movs	r0, #15
 8002e12:	f7ff ff4d 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, data, 5);
 8002e16:	2205      	movs	r2, #5
 8002e18:	4669      	mov	r1, sp
 8002e1a:	2010      	movs	r0, #16
	data[0] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_0;
 8002e1c:	f88d 4000 	strb.w	r4, [sp]
	data[1] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_1;
 8002e20:	f88d 4001 	strb.w	r4, [sp, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_2;
 8002e24:	f88d 4002 	strb.w	r4, [sp, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_3;
 8002e28:	f88d 4003 	strb.w	r4, [sp, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_4;
 8002e2c:	f88d 4004 	strb.w	r4, [sp, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, data, 5);
 8002e30:	f7ff ff70 	bl	8002d14 <NRF24L01_WriteRegisterMulti>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P0,
 8002e34:	2100      	movs	r1, #0
 8002e36:	2011      	movs	r0, #17
 8002e38:	f7ff ff3a 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P1,
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	2012      	movs	r0, #18
 8002e40:	f7ff ff36 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P2,
 8002e44:	2100      	movs	r1, #0
 8002e46:	2013      	movs	r0, #19
 8002e48:	f7ff ff32 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P3,
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	2014      	movs	r0, #20
 8002e50:	f7ff ff2e 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P4,
 8002e54:	2100      	movs	r1, #0
 8002e56:	2015      	movs	r0, #21
 8002e58:	f7ff ff2a 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P5,
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	2016      	movs	r0, #22
 8002e60:	f7ff ff26 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_FIFO_STATUS,
 8002e64:	2111      	movs	r1, #17
 8002e66:	2017      	movs	r0, #23
 8002e68:	f7ff ff22 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_DYNPD, NRF24L01_REG_DEFAULT_VAL_DYNPD);
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	201c      	movs	r0, #28
 8002e70:	f7ff ff1e 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_FEATURE,
 8002e74:	2100      	movs	r1, #0
 8002e76:	201d      	movs	r0, #29
 8002e78:	f7ff ff1a 	bl	8002cb0 <NRF24L01_WriteRegister>
}
 8002e7c:	b002      	add	sp, #8
 8002e7e:	bd10      	pop	{r4, pc}

08002e80 <NRF24L01_SetTxAddress>:
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P1, adr, 5);

	NRF24L01_CE_HIGH();
}

void NRF24L01_SetTxAddress(uint8_t *adr) {
 8002e80:	b510      	push	{r4, lr}
 8002e82:	4604      	mov	r4, r0
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P0, adr, 5);
 8002e84:	4601      	mov	r1, r0
 8002e86:	2205      	movs	r2, #5
 8002e88:	200a      	movs	r0, #10
 8002e8a:	f7ff ff43 	bl	8002d14 <NRF24L01_WriteRegisterMulti>
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, adr, 5);
 8002e8e:	4621      	mov	r1, r4
}
 8002e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, adr, 5);
 8002e94:	2205      	movs	r2, #5
 8002e96:	2010      	movs	r0, #16
 8002e98:	f7ff bf3c 	b.w	8002d14 <NRF24L01_WriteRegisterMulti>

08002e9c <NRF24L01_PowerDown>:

void NRF24L01_PowerDown(void) {
 8002e9c:	b508      	push	{r3, lr}
	NRF24L01_CE_LOW();
 8002e9e:	f7ff fe4f 	bl	8002b40 <NRF24L01_CE_LOW>
	NRF24L01_WriteBit(NRF24L01_REG_CONFIG, NRF24L01_PWR_UP, RESET);
}
 8002ea2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	NRF24L01_WriteBit(NRF24L01_REG_CONFIG, NRF24L01_PWR_UP, RESET);
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	4610      	mov	r0, r2
 8002eac:	f7ff bf1c 	b.w	8002ce8 <NRF24L01_WriteBit>

08002eb0 <NRF24L01_PowerUpRx>:

void NRF24L01_PowerUP(void) {
	NRF24L01_WriteBit(NRF24L01_REG_CONFIG, NRF24L01_PWR_UP, SET);
}

void NRF24L01_PowerUpRx(void) {
 8002eb0:	b508      	push	{r3, lr}
	/* Disable RX/TX mode */
	NRF24L01_CE_LOW();
 8002eb2:	f7ff fe45 	bl	8002b40 <NRF24L01_CE_LOW>
	/* Clear RX buffer */
	NRF24L01_FlushRx();
 8002eb6:	f7ff fe63 	bl	8002b80 <NRF24L01_FlushRx>
	/* Clear interrupts */
	NRF24L01_ClearInterrupts();
 8002eba:	f7ff ff11 	bl	8002ce0 <NRF24L01_ClearInterrupts>
	/* Setup RX mode */
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG,
 8002ebe:	210b      	movs	r1, #11
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	f7ff fef5 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_CONFIG | 1 << NRF24L01_PWR_UP | 1 << NRF24L01_PRIM_RX);
	/* Start listening */
	NRF24L01_CE_HIGH();
}
 8002ec6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	NRF24L01_CE_HIGH();
 8002eca:	f7ff be41 	b.w	8002b50 <NRF24L01_CE_HIGH>

08002ece <NRF24L01_PowerUpTx>:

void NRF24L01_PowerUpTx(void) {
 8002ece:	b508      	push	{r3, lr}
	NRF24L01_ClearInterrupts();
 8002ed0:	f7ff ff06 	bl	8002ce0 <NRF24L01_ClearInterrupts>
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG,
			(NRF24L01_ReadRegister( NRF24L01_REG_CONFIG)
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	f7ff fecb 	bl	8002c70 <NRF24L01_ReadRegister>
					& ~(1 << NRF24L01_PRIM_RX)) | NRF24L01_CONFIG
					| (1 << NRF24L01_PWR_UP));		// PWR_UP = 1, PRIM_RX = 0
}
 8002eda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
					| (1 << NRF24L01_PWR_UP));		// PWR_UP = 1, PRIM_RX = 0
 8002ede:	f000 01f4 	and.w	r1, r0, #244	; 0xf4
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG,
 8002ee2:	f041 010a 	orr.w	r1, r1, #10
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	f7ff bee2 	b.w	8002cb0 <NRF24L01_WriteRegister>

08002eec <NRF24L01_GetStatus>:

// funcao para tx_full
// funcao para tx_empty
// funcao para rx_full

uint8_t NRF24L01_GetStatus(void) {
 8002eec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t status;

	NRF24L01_CSN_LOW();
 8002eee:	f7ff fe37 	bl	8002b60 <NRF24L01_CSN_LOW>

	/* First received byte is always status register */
	uint8_t aux = NRF24L01_CMD_NOP;
 8002ef2:	23ff      	movs	r3, #255	; 0xff
 8002ef4:	f88d 300f 	strb.w	r3, [sp, #15]
	HAL_SPI_TransmitReceive(NRF24L01_Struct.hspi, &aux, &status, 1,
 8002ef8:	2364      	movs	r3, #100	; 0x64
 8002efa:	4808      	ldr	r0, [pc, #32]	; (8002f1c <NRF24L01_GetStatus+0x30>)
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	f10d 020e 	add.w	r2, sp, #14
 8002f02:	2301      	movs	r3, #1
 8002f04:	f10d 010f 	add.w	r1, sp, #15
 8002f08:	6840      	ldr	r0, [r0, #4]
 8002f0a:	f7fe fcba 	bl	8001882 <HAL_SPI_TransmitReceive>
	NRF24L01_SPI_TIMEOUT);

	/* Pull up chip select */
	NRF24L01_CSN_HIGH();
 8002f0e:	f7ff fe2f 	bl	8002b70 <NRF24L01_CSN_HIGH>
	return status;
}
 8002f12:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8002f16:	b005      	add	sp, #20
 8002f18:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f1c:	20000114 	.word	0x20000114

08002f20 <NRF24L01_GetTransmissionStatus>:

NRF24L01_Transmit_Status_t NRF24L01_GetTransmissionStatus(void) {
 8002f20:	b508      	push	{r3, lr}
	uint8_t status = NRF24L01_GetStatus();
 8002f22:	f7ff ffe3 	bl	8002eec <NRF24L01_GetStatus>
	if (NRF24L01_CHECK_BIT(status, NRF24L01_TX_DS)) {
 8002f26:	0683      	lsls	r3, r0, #26
		/* Successfully sent */
		return NRF24L01_Transmit_Status_Ok;
	} else if (NRF24L01_CHECK_BIT(status, NRF24L01_MAX_RT)) {
 8002f28:	bf5d      	ittte	pl
 8002f2a:	f080 0010 	eorpl.w	r0, r0, #16
 8002f2e:	f340 1000 	sbfxpl	r0, r0, #4, #1
 8002f32:	b2c0      	uxtbpl	r0, r0
		return NRF24L01_Transmit_Status_Ok;
 8002f34:	2001      	movmi	r0, #1
		return NRF24L01_Transmit_Status_Lost;
	}

	/* Still sending */
	return NRF24L01_Transmit_Status_Sending;
}
 8002f36:	bd08      	pop	{r3, pc}

08002f38 <NRF24L01_Transmit>:
NRF24L01_Transmit_Status_t NRF24L01_Transmit(const void *data) {
 8002f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t length = NRF24L01_Struct.PayloadSize;
 8002f3c:	4c24      	ldr	r4, [pc, #144]	; (8002fd0 <NRF24L01_Transmit+0x98>)
NRF24L01_Transmit_Status_t NRF24L01_Transmit(const void *data) {
 8002f3e:	af00      	add	r7, sp, #0
	uint8_t length = NRF24L01_Struct.PayloadSize;
 8002f40:	7826      	ldrb	r6, [r4, #0]
NRF24L01_Transmit_Status_t NRF24L01_Transmit(const void *data) {
 8002f42:	4605      	mov	r5, r0
	NRF24L01_CE_LOW();
 8002f44:	f7ff fdfc 	bl	8002b40 <NRF24L01_CE_LOW>
	NRF24L01_FlushTx();
 8002f48:	f7ff fe2e 	bl	8002ba8 <NRF24L01_FlushTx>
	uint8_t txBuffer[length + 1];
 8002f4c:	f106 0308 	add.w	r3, r6, #8
 8002f50:	f023 0307 	bic.w	r3, r3, #7
 8002f54:	ebad 0d03 	sub.w	sp, sp, r3
	txBuffer[0] = NRF24L01_CMD_W_TX_PAYLOAD;
 8002f58:	22a0      	movs	r2, #160	; 0xa0
 8002f5a:	466b      	mov	r3, sp
	uint8_t txBuffer[length + 1];
 8002f5c:	46e8      	mov	r8, sp
 8002f5e:	1e70      	subs	r0, r6, #1
	txBuffer[0] = NRF24L01_CMD_W_TX_PAYLOAD;
 8002f60:	f803 2b01 	strb.w	r2, [r3], #1
 8002f64:	1e6a      	subs	r2, r5, #1
 8002f66:	4405      	add	r5, r0
	for (int ind = 0; ind < length; ind++) {		// REVER se precisa iniciar
 8002f68:	42aa      	cmp	r2, r5
 8002f6a:	d12b      	bne.n	8002fc4 <NRF24L01_Transmit+0x8c>
	NRF24L01_PowerUpTx();
 8002f6c:	f7ff ffaf 	bl	8002ece <NRF24L01_PowerUpTx>
	HAL_Delay(1);
 8002f70:	2001      	movs	r0, #1
 8002f72:	f7fd fbb1 	bl	80006d8 <HAL_Delay>
	NRF24L01_CSN_LOW();
 8002f76:	f7ff fdf3 	bl	8002b60 <NRF24L01_CSN_LOW>
	HAL_SPI_Transmit(NRF24L01_Struct.hspi, txBuffer, (length + 1),
 8002f7a:	2364      	movs	r3, #100	; 0x64
 8002f7c:	1c72      	adds	r2, r6, #1
 8002f7e:	4641      	mov	r1, r8
 8002f80:	6860      	ldr	r0, [r4, #4]
 8002f82:	f7fe fbd5 	bl	8001730 <HAL_SPI_Transmit>
	NRF24L01_CSN_HIGH();
 8002f86:	f7ff fdf3 	bl	8002b70 <NRF24L01_CSN_HIGH>
	NRF24L01_CE_HIGH();
 8002f8a:	f7ff fde1 	bl	8002b50 <NRF24L01_CE_HIGH>
	HAL_Delay(1);
 8002f8e:	2001      	movs	r0, #1
 8002f90:	f7fd fba2 	bl	80006d8 <HAL_Delay>
	NRF24L01_CE_LOW();
 8002f94:	f7ff fdd4 	bl	8002b40 <NRF24L01_CE_LOW>
	uint32_t sent_at = HAL_GetTick();
 8002f98:	f7fd fb98 	bl	80006cc <HAL_GetTick>
 8002f9c:	4605      	mov	r5, r0
		status = NRF24L01_GetTransmissionStatus();
 8002f9e:	f7ff ffbf 	bl	8002f20 <NRF24L01_GetTransmissionStatus>
 8002fa2:	4604      	mov	r4, r0
	} while ((HAL_GetTick() - sent_at < timeout)
 8002fa4:	f7fd fb92 	bl	80006cc <HAL_GetTick>
 8002fa8:	1b40      	subs	r0, r0, r5
			&& (status != NRF24L01_Transmit_Status_Ok));
 8002faa:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8002fae:	d201      	bcs.n	8002fb4 <NRF24L01_Transmit+0x7c>
 8002fb0:	2c01      	cmp	r4, #1
 8002fb2:	d1f4      	bne.n	8002f9e <NRF24L01_Transmit+0x66>
	NRF24L01_PowerDown();
 8002fb4:	f7ff ff72 	bl	8002e9c <NRF24L01_PowerDown>
	NRF24L01_FlushTx();
 8002fb8:	f7ff fdf6 	bl	8002ba8 <NRF24L01_FlushTx>
}
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		txBuffer[ind + 1] = aux[ind];
 8002fc4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8002fc8:	f803 1b01 	strb.w	r1, [r3], #1
 8002fcc:	e7cc      	b.n	8002f68 <NRF24L01_Transmit+0x30>
 8002fce:	bf00      	nop
 8002fd0:	20000114 	.word	0x20000114

08002fd4 <NRF24L01_SetChannel>:
	/* Low 4 bits */
	return NRF24L01_ReadRegister(NRF24L01_REG_OBSERVE_TX) & 0x0F;
}

void NRF24L01_SetChannel(uint8_t channel) {
	if (channel <= 125 && channel != NRF24L01_Struct.Channel) {
 8002fd4:	287d      	cmp	r0, #125	; 0x7d
void NRF24L01_SetChannel(uint8_t channel) {
 8002fd6:	4601      	mov	r1, r0
	if (channel <= 125 && channel != NRF24L01_Struct.Channel) {
 8002fd8:	d807      	bhi.n	8002fea <NRF24L01_SetChannel+0x16>
 8002fda:	4b04      	ldr	r3, [pc, #16]	; (8002fec <NRF24L01_SetChannel+0x18>)
 8002fdc:	785a      	ldrb	r2, [r3, #1]
 8002fde:	4282      	cmp	r2, r0
 8002fe0:	d003      	beq.n	8002fea <NRF24L01_SetChannel+0x16>
		/* Store new channel setting */
		NRF24L01_Struct.Channel = channel;
 8002fe2:	7058      	strb	r0, [r3, #1]
		/* Write channel */
		NRF24L01_WriteRegister(NRF24L01_REG_RF_CH, channel);
 8002fe4:	2005      	movs	r0, #5
 8002fe6:	f7ff be63 	b.w	8002cb0 <NRF24L01_WriteRegister>
 8002fea:	4770      	bx	lr
 8002fec:	20000114 	.word	0x20000114

08002ff0 <NRF24L01_SetCrcLength>:
	}
}

void NRF24L01_SetCrcLength(NRF24L01_CrcLength_t length) {
 8002ff0:	b510      	push	{r4, lr}
 8002ff2:	4604      	mov	r4, r0
	uint8_t config = NRF24L01_ReadRegister( NRF24L01_REG_CONFIG);
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	f7ff fe3b 	bl	8002c70 <NRF24L01_ReadRegister>

	// "Switch uses RAM (evil!)" - J. Coliz 
	if (length == NRF24L01_CRC_Disable) {
 8002ffa:	b934      	cbnz	r4, 800300a <NRF24L01_SetCrcLength+0x1a>
		config &= ~((1 << NRF24L01_CRCO) | (1 << NRF24L01_EN_CRC));
 8002ffc:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
		// crc = 2bytes
	} else {
		config |= (1 << NRF24L01_EN_CRC) | (1 << NRF24L01_CRCO);
	}

	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG, config);
 8003000:	2000      	movs	r0, #0
}
 8003002:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	NRF24L01_WriteRegister( NRF24L01_REG_CONFIG, config);
 8003006:	f7ff be53 	b.w	8002cb0 <NRF24L01_WriteRegister>
	} else if (length == NRF24L01_CRC_8) {
 800300a:	2c01      	cmp	r4, #1
		config |= (1 << NRF24L01_EN_CRC);
 800300c:	bf0c      	ite	eq
 800300e:	f040 0108 	orreq.w	r1, r0, #8
		config |= (1 << NRF24L01_EN_CRC) | (1 << NRF24L01_CRCO);
 8003012:	f040 010c 	orrne.w	r1, r0, #12
 8003016:	b2c9      	uxtb	r1, r1
 8003018:	e7f2      	b.n	8003000 <NRF24L01_SetCrcLength+0x10>
	...

0800301c <NRF24L01_SetRF>:
	return NRF24L01_DataRate_1M;
}

void NRF24L01_SetRF(NRF24L01_DataRate_t DataRate, NRF24L01_OutputPower_t OutPwr) {
	uint8_t tmp = 0;
	NRF24L01_Struct.DataRate = DataRate;
 800301c:	4b0d      	ldr	r3, [pc, #52]	; (8003054 <NRF24L01_SetRF+0x38>)
 800301e:	70d8      	strb	r0, [r3, #3]
	NRF24L01_Struct.OutPwr = OutPwr;
 8003020:	7099      	strb	r1, [r3, #2]

	if (DataRate == NRF24L01_DataRate_2M) {
 8003022:	b158      	cbz	r0, 800303c <NRF24L01_SetRF+0x20>
		tmp |= 1 << NRF24L01_RF_DR_HIGH;
	} else if (DataRate == NRF24L01_DataRate_250k) {
 8003024:	2802      	cmp	r0, #2
		tmp |= 1 << NRF24L01_RF_DR_LOW;
 8003026:	bf14      	ite	ne
 8003028:	2300      	movne	r3, #0
 800302a:	2320      	moveq	r3, #32
	}
	/* If 1Mbps, all bits set to 0 */

	if (OutPwr == NRF24L01_OutputPower_0dBm) {
 800302c:	2903      	cmp	r1, #3
 800302e:	d107      	bne.n	8003040 <NRF24L01_SetRF+0x24>
		tmp |= 3 << NRF24L01_RF_PWR;
 8003030:	f043 0306 	orr.w	r3, r3, #6
	} else if (OutPwr == NRF24L01_OutputPower_M12dBm) {
		tmp |= 1 << NRF24L01_RF_PWR;
	}
	/* If -18dBm, all bits set to 0 */

	NRF24L01_WriteRegister(NRF24L01_REG_RF_SETUP, tmp);
 8003034:	4619      	mov	r1, r3
 8003036:	2006      	movs	r0, #6
 8003038:	f7ff be3a 	b.w	8002cb0 <NRF24L01_WriteRegister>
		tmp |= 1 << NRF24L01_RF_DR_HIGH;
 800303c:	2308      	movs	r3, #8
 800303e:	e7f5      	b.n	800302c <NRF24L01_SetRF+0x10>
	} else if (OutPwr == NRF24L01_OutputPower_M6dBm) {
 8003040:	2902      	cmp	r1, #2
 8003042:	d102      	bne.n	800304a <NRF24L01_SetRF+0x2e>
		tmp |= 2 << NRF24L01_RF_PWR;
 8003044:	f043 0304 	orr.w	r3, r3, #4
 8003048:	e7f4      	b.n	8003034 <NRF24L01_SetRF+0x18>
	} else if (OutPwr == NRF24L01_OutputPower_M12dBm) {
 800304a:	2901      	cmp	r1, #1
		tmp |= 1 << NRF24L01_RF_PWR;
 800304c:	bf08      	it	eq
 800304e:	f043 0302 	orreq.w	r3, r3, #2
 8003052:	e7ef      	b.n	8003034 <NRF24L01_SetRF+0x18>
 8003054:	20000114 	.word	0x20000114

08003058 <NRF24L01_Init>:
		SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 8003058:	b082      	sub	sp, #8
 800305a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	NRF24L01_Pins = pins;
 800305e:	f8df e138 	ldr.w	lr, [pc, #312]	; 8003198 <NRF24L01_Init+0x140>
		SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 8003062:	b08b      	sub	sp, #44	; 0x2c
	NRF24L01_Pins = pins;
 8003064:	4675      	mov	r5, lr
		SPI_HandleTypeDef *hspi, NRF24L01_Pins_t pins) {
 8003066:	ac12      	add	r4, sp, #72	; 0x48
 8003068:	f844 3f04 	str.w	r3, [r4, #4]!
 800306c:	460e      	mov	r6, r1
 800306e:	4607      	mov	r7, r0
 8003070:	4690      	mov	r8, r2
	NRF24L01_Pins = pins;
 8003072:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003074:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003076:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
		pipe0_reading_address[ind] = 0;
 8003078:	f04f 0900 	mov.w	r9, #0
	NRF24L01_Pins = pins;
 800307c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800307e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
	NRF24L01_SpiInit(hspi, NRF24L01_Pins);
 8003082:	466c      	mov	r4, sp
	NRF24L01_Pins = pins;
 8003084:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		pipe0_reading_address[ind] = 0;
 8003088:	4b3f      	ldr	r3, [pc, #252]	; (8003188 <NRF24L01_Init+0x130>)
	NRF24L01_SpiInit(hspi, NRF24L01_Pins);
 800308a:	f10e 050c 	add.w	r5, lr, #12
		pipe0_reading_address[ind] = 0;
 800308e:	f883 9000 	strb.w	r9, [r3]
 8003092:	f883 9001 	strb.w	r9, [r3, #1]
 8003096:	f883 9002 	strb.w	r9, [r3, #2]
 800309a:	f883 9003 	strb.w	r9, [r3, #3]
 800309e:	f883 9004 	strb.w	r9, [r3, #4]
	NRF24L01_SpiInit(hspi, NRF24L01_Pins);
 80030a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030aa:	682b      	ldr	r3, [r5, #0]
 80030ac:	4640      	mov	r0, r8
 80030ae:	6023      	str	r3, [r4, #0]
 80030b0:	e89e 000e 	ldmia.w	lr, {r1, r2, r3}
 80030b4:	f7ff fd8c 	bl	8002bd0 <NRF24L01_SpiInit>
	HAL_Delay(5);
 80030b8:	2005      	movs	r0, #5
 80030ba:	f7fd fb0d 	bl	80006d8 <HAL_Delay>
	NRF24L01_Struct.Channel = !channel; /* Set channel to some different value for TM_NRF24L01_SetChannel() function */
 80030be:	fab7 f387 	clz	r3, r7
 80030c2:	4c32      	ldr	r4, [pc, #200]	; (800318c <NRF24L01_Init+0x134>)
	NRF24L01_Struct.PayloadSize = payload_size;
 80030c4:	2e20      	cmp	r6, #32
	NRF24L01_Struct.Channel = !channel; /* Set channel to some different value for TM_NRF24L01_SetChannel() function */
 80030c6:	ea4f 1353 	mov.w	r3, r3, lsr #5
	NRF24L01_Struct.PayloadSize = payload_size;
 80030ca:	bf28      	it	cs
 80030cc:	2620      	movcs	r6, #32
	NRF24L01_Struct.DataRate = NRF24L01_DataRate_1M;
 80030ce:	2501      	movs	r5, #1
	NRF24L01_Struct.Channel = !channel; /* Set channel to some different value for TM_NRF24L01_SetChannel() function */
 80030d0:	7063      	strb	r3, [r4, #1]
	NRF24L01_Struct.OutPwr = NRF24L01_OutputPower_0dBm;
 80030d2:	2303      	movs	r3, #3
	printf("testStatus = %d \n", testStatus);
 80030d4:	4649      	mov	r1, r9
 80030d6:	482e      	ldr	r0, [pc, #184]	; (8003190 <NRF24L01_Init+0x138>)
	NRF24L01_Struct.OutPwr = NRF24L01_OutputPower_0dBm;
 80030d8:	70a3      	strb	r3, [r4, #2]
	NRF24L01_Struct.PayloadSize = payload_size;
 80030da:	7026      	strb	r6, [r4, #0]
	NRF24L01_Struct.DataRate = NRF24L01_DataRate_1M;
 80030dc:	70e5      	strb	r5, [r4, #3]
	NRF24L01_Struct.hspi = hspi;
 80030de:	f8c4 8004 	str.w	r8, [r4, #4]
	printf("testStatus = %d \n", testStatus);
 80030e2:	f000 faa1 	bl	8003628 <iprintf>
	testStatus = NRF24L01_GetStatus();
 80030e6:	f7ff ff01 	bl	8002eec <NRF24L01_GetStatus>
	printf("testStatus = %d after read\n", testStatus);
 80030ea:	4601      	mov	r1, r0
 80030ec:	4829      	ldr	r0, [pc, #164]	; (8003194 <NRF24L01_Init+0x13c>)
 80030ee:	f000 fa9b 	bl	8003628 <iprintf>
	NRF24L01_SoftwareReset();
 80030f2:	f7ff fe37 	bl	8002d64 <NRF24L01_SoftwareReset>
	NRF24L01_WriteRegister( NRF24L01_REG_SETUP_RETR,
 80030f6:	214f      	movs	r1, #79	; 0x4f
 80030f8:	2004      	movs	r0, #4
 80030fa:	f7ff fdd9 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_SetChannel(channel);
 80030fe:	4638      	mov	r0, r7
 8003100:	f7ff ff68 	bl	8002fd4 <NRF24L01_SetChannel>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P0, NRF24L01_Struct.PayloadSize);
 8003104:	7821      	ldrb	r1, [r4, #0]
 8003106:	2011      	movs	r0, #17
 8003108:	f7ff fdd2 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P1, NRF24L01_Struct.PayloadSize);
 800310c:	7821      	ldrb	r1, [r4, #0]
 800310e:	2012      	movs	r0, #18
 8003110:	f7ff fdce 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P2, NRF24L01_Struct.PayloadSize);
 8003114:	7821      	ldrb	r1, [r4, #0]
 8003116:	2013      	movs	r0, #19
 8003118:	f7ff fdca 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P3, NRF24L01_Struct.PayloadSize);
 800311c:	7821      	ldrb	r1, [r4, #0]
 800311e:	2014      	movs	r0, #20
 8003120:	f7ff fdc6 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P4, NRF24L01_Struct.PayloadSize);
 8003124:	7821      	ldrb	r1, [r4, #0]
 8003126:	2015      	movs	r0, #21
 8003128:	f7ff fdc2 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P5, NRF24L01_Struct.PayloadSize);
 800312c:	7821      	ldrb	r1, [r4, #0]
 800312e:	2016      	movs	r0, #22
 8003130:	f7ff fdbe 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_SetRF(NRF24L01_Struct.DataRate, NRF24L01_Struct.OutPwr);
 8003134:	78a1      	ldrb	r1, [r4, #2]
 8003136:	78e0      	ldrb	r0, [r4, #3]
 8003138:	f7ff ff70 	bl	800301c <NRF24L01_SetRF>
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG, NRF24L01_CONFIG);
 800313c:	4648      	mov	r0, r9
 800313e:	2108      	movs	r1, #8
 8003140:	f7ff fdb6 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_EN_AA, 0x3F);
 8003144:	4628      	mov	r0, r5
 8003146:	213f      	movs	r1, #63	; 0x3f
 8003148:	f7ff fdb2 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR, 0x3F);
 800314c:	213f      	movs	r1, #63	; 0x3f
 800314e:	2002      	movs	r0, #2
 8003150:	f7ff fdae 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_SETUP_RETR, 0x13); //500us 3trails
 8003154:	2113      	movs	r1, #19
 8003156:	2004      	movs	r0, #4
 8003158:	f7ff fdaa 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_DYNPD,
 800315c:	4649      	mov	r1, r9
 800315e:	201c      	movs	r0, #28
 8003160:	f7ff fda6 	bl	8002cb0 <NRF24L01_WriteRegister>
	NRF24L01_SetCrcLength(NRF24L01_CRC_16);
 8003164:	2002      	movs	r0, #2
 8003166:	f7ff ff43 	bl	8002ff0 <NRF24L01_SetCrcLength>
	NRF24L01_FlushTx();
 800316a:	f7ff fd1d 	bl	8002ba8 <NRF24L01_FlushTx>
	NRF24L01_FlushRx();
 800316e:	f7ff fd07 	bl	8002b80 <NRF24L01_FlushRx>
	NRF24L01_ClearInterrupts();
 8003172:	f7ff fdb5 	bl	8002ce0 <NRF24L01_ClearInterrupts>
	NRF24L01_PowerUpRx();
 8003176:	f7ff fe9b 	bl	8002eb0 <NRF24L01_PowerUpRx>
}
 800317a:	4628      	mov	r0, r5
 800317c:	b00b      	add	sp, #44	; 0x2c
 800317e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003182:	b002      	add	sp, #8
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	200002fc 	.word	0x200002fc
 800318c:	20000114 	.word	0x20000114
 8003190:	0800456c 	.word	0x0800456c
 8003194:	0800457e 	.word	0x0800457e
 8003198:	200000e4 	.word	0x200000e4

0800319c <NRF24L01_SetAutoAck>:
}

void NRF24L01_SetAutoAck(uint8_t pipe, uint8_t state) {
	if (pipe < 6) {
 800319c:	2805      	cmp	r0, #5
void NRF24L01_SetAutoAck(uint8_t pipe, uint8_t state) {
 800319e:	b538      	push	{r3, r4, r5, lr}
 80031a0:	4605      	mov	r5, r0
 80031a2:	460c      	mov	r4, r1
	if (pipe < 6) {
 80031a4:	d80e      	bhi.n	80031c4 <NRF24L01_SetAutoAck+0x28>
		//uint8_t temp = NRF24L01_ReadRegister( NRF24L01_REG_DEFAULT_VAL_EN_AA); //what's this?
		uint8_t temp = NRF24L01_ReadRegister( NRF24L01_REG_EN_AA);
 80031a6:	2001      	movs	r0, #1
 80031a8:	f7ff fd62 	bl	8002c70 <NRF24L01_ReadRegister>

		if (state == 0x00) {
 80031ac:	b92c      	cbnz	r4, 80031ba <NRF24L01_SetAutoAck+0x1e>
			temp &= ~(1 << pipe);
 80031ae:	2401      	movs	r4, #1
 80031b0:	40ac      	lsls	r4, r5
 80031b2:	ea20 0004 	bic.w	r0, r0, r4
		uint8_t temp = NRF24L01_ReadRegister( NRF24L01_REG_EN_AA);
		if (state == 0x00) {
			temp &= ~(0x3F);

		} else if (state == 0x01) {
			temp |= (0x3F);
 80031b6:	b2c0      	uxtb	r0, r0
 80031b8:	e00c      	b.n	80031d4 <NRF24L01_SetAutoAck+0x38>
		} else if (state == 0x01) {
 80031ba:	2c01      	cmp	r4, #1
 80031bc:	d10a      	bne.n	80031d4 <NRF24L01_SetAutoAck+0x38>
			temp |= (1 << pipe);
 80031be:	40ac      	lsls	r4, r5
 80031c0:	4320      	orrs	r0, r4
 80031c2:	e7f8      	b.n	80031b6 <NRF24L01_SetAutoAck+0x1a>
	} else if (pipe == 0xFF) {
 80031c4:	28ff      	cmp	r0, #255	; 0xff
 80031c6:	d110      	bne.n	80031ea <NRF24L01_SetAutoAck+0x4e>
		uint8_t temp = NRF24L01_ReadRegister( NRF24L01_REG_EN_AA);
 80031c8:	2001      	movs	r0, #1
 80031ca:	f7ff fd51 	bl	8002c70 <NRF24L01_ReadRegister>
		if (state == 0x00) {
 80031ce:	b93c      	cbnz	r4, 80031e0 <NRF24L01_SetAutoAck+0x44>
			temp &= ~(0x3F);
 80031d0:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		}

		NRF24L01_WriteRegister( NRF24L01_REG_EN_AA, temp);
 80031d4:	4601      	mov	r1, r0
	}
}
 80031d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		NRF24L01_WriteRegister( NRF24L01_REG_EN_AA, temp);
 80031da:	2001      	movs	r0, #1
 80031dc:	f7ff bd68 	b.w	8002cb0 <NRF24L01_WriteRegister>
		} else if (state == 0x01) {
 80031e0:	2c01      	cmp	r4, #1
 80031e2:	d1f7      	bne.n	80031d4 <NRF24L01_SetAutoAck+0x38>
			temp |= (0x3F);
 80031e4:	f040 003f 	orr.w	r0, r0, #63	; 0x3f
 80031e8:	e7e5      	b.n	80031b6 <NRF24L01_SetAutoAck+0x1a>
 80031ea:	bd38      	pop	{r3, r4, r5, pc}

080031ec <NRF24L01_OpenWritingPipe>:

uint8_t NRF24L01_TestCarrier(void) {
	return (NRF24L01_ReadRegister(NRF24L01_REG_RPD) & 1);
}

void NRF24L01_OpenWritingPipe(uint8_t* address) {
 80031ec:	b508      	push	{r3, lr}
	NRF24L01_SetTxAddress(address);
 80031ee:	f7ff fe47 	bl	8002e80 <NRF24L01_SetTxAddress>

	NRF24L01_WriteRegister( NRF24L01_REG_RX_PW_P0, NRF24L01_Struct.PayloadSize);
 80031f2:	4b03      	ldr	r3, [pc, #12]	; (8003200 <NRF24L01_OpenWritingPipe+0x14>)
 80031f4:	2011      	movs	r0, #17
 80031f6:	7819      	ldrb	r1, [r3, #0]
}
 80031f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	NRF24L01_WriteRegister( NRF24L01_REG_RX_PW_P0, NRF24L01_Struct.PayloadSize);
 80031fc:	f7ff bd58 	b.w	8002cb0 <NRF24L01_WriteRegister>
 8003200:	20000114 	.word	0x20000114

08003204 <NRF24L01_OpenReadingPipe>:
	NRF24L01_FlushRx();
	NRF24L01_FlushTx();
}

void NRF24L01_OpenReadingPipe(uint8_t number, uint8_t* address) // REVER  //TESTAR
{
 8003204:	b410      	push	{r4}
	/* "If this is pipe 0, cache the address.  This is needed because
	 openWritingPipe() will overwrite the pipe 0 address, so
	 startListening() will have to restore it." - Coliz, J. */

	if (number == 0) {
 8003206:	b960      	cbnz	r0, 8003222 <NRF24L01_OpenReadingPipe+0x1e>
 8003208:	4603      	mov	r3, r0
		for (int ind = 0; ind < 5; ind++)
			pipe0_reading_address[ind] = address[ind];
 800320a:	4a0c      	ldr	r2, [pc, #48]	; (800323c <NRF24L01_OpenReadingPipe+0x38>)
 800320c:	5ccc      	ldrb	r4, [r1, r3]
 800320e:	549c      	strb	r4, [r3, r2]
		for (int ind = 0; ind < 5; ind++)
 8003210:	3301      	adds	r3, #1
 8003212:	2b05      	cmp	r3, #5
 8003214:	d1fa      	bne.n	800320c <NRF24L01_OpenReadingPipe+0x8>

	if (number < 6) {

		// Pipes 0 and 1 need all 40bits
		if (number < 2) {
			NRF24L01_WriteRegisterMulti((NRF24L01_REG_RX_ADDR_P0 + number),
 8003216:	300a      	adds	r0, #10
 8003218:	2205      	movs	r2, #5
 800321a:	b2c0      	uxtb	r0, r0
			NRF24L01_WriteRegister((NRF24L01_REG_RX_ADDR_P0 + number),
					address[4]);				// The last byte is the LSByte

		}
	}
}
 800321c:	bc10      	pop	{r4}
			NRF24L01_WriteRegisterMulti((NRF24L01_REG_RX_ADDR_P0 + number),
 800321e:	f7ff bd79 	b.w	8002d14 <NRF24L01_WriteRegisterMulti>
	if (number < 6) {
 8003222:	2805      	cmp	r0, #5
 8003224:	d807      	bhi.n	8003236 <NRF24L01_OpenReadingPipe+0x32>
		if (number < 2) {
 8003226:	2801      	cmp	r0, #1
 8003228:	d0f5      	beq.n	8003216 <NRF24L01_OpenReadingPipe+0x12>
			NRF24L01_WriteRegister((NRF24L01_REG_RX_ADDR_P0 + number),
 800322a:	300a      	adds	r0, #10
 800322c:	7909      	ldrb	r1, [r1, #4]
 800322e:	b2c0      	uxtb	r0, r0
}
 8003230:	bc10      	pop	{r4}
			NRF24L01_WriteRegister((NRF24L01_REG_RX_ADDR_P0 + number),
 8003232:	f7ff bd3d 	b.w	8002cb0 <NRF24L01_WriteRegister>
}
 8003236:	bc10      	pop	{r4}
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	200002fc 	.word	0x200002fc

08003240 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003240:	4b0e      	ldr	r3, [pc, #56]	; (800327c <HAL_MspInit+0x3c>)
{
 8003242:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003244:	699a      	ldr	r2, [r3, #24]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	619a      	str	r2, [r3, #24]
 800324c:	699a      	ldr	r2, [r3, #24]
 800324e:	f002 0201 	and.w	r2, r2, #1
 8003252:	9200      	str	r2, [sp, #0]
 8003254:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003256:	69da      	ldr	r2, [r3, #28]
 8003258:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800325c:	61da      	str	r2, [r3, #28]
 800325e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003260:	4a07      	ldr	r2, [pc, #28]	; (8003280 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003266:	9301      	str	r3, [sp, #4]
 8003268:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800326a:	6853      	ldr	r3, [r2, #4]
 800326c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003270:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003274:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003276:	b002      	add	sp, #8
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	40021000 	.word	0x40021000
 8003280:	40010000 	.word	0x40010000

08003284 <HAL_ADC_MspInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003284:	2210      	movs	r2, #16
{
 8003286:	b530      	push	{r4, r5, lr}
 8003288:	4605      	mov	r5, r0
 800328a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800328c:	eb0d 0002 	add.w	r0, sp, r2
 8003290:	2100      	movs	r1, #0
 8003292:	f000 f9c1 	bl	8003618 <memset>
  if(hadc->Instance==ADC1)
 8003296:	682a      	ldr	r2, [r5, #0]
 8003298:	4b24      	ldr	r3, [pc, #144]	; (800332c <HAL_ADC_MspInit+0xa8>)
 800329a:	429a      	cmp	r2, r3
 800329c:	d143      	bne.n	8003326 <HAL_ADC_MspInit+0xa2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800329e:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80032a2:	699a      	ldr	r2, [r3, #24]
    PA3     ------> ADC1_IN3
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032a4:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032aa:	619a      	str	r2, [r3, #24]
 80032ac:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ae:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032b0:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80032b4:	9201      	str	r2, [sp, #4]
 80032b6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032b8:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ba:	481d      	ldr	r0, [pc, #116]	; (8003330 <HAL_ADC_MspInit+0xac>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032bc:	f042 0204 	orr.w	r2, r2, #4
 80032c0:	619a      	str	r2, [r3, #24]
 80032c2:	699a      	ldr	r2, [r3, #24]
 80032c4:	f002 0204 	and.w	r2, r2, #4
 80032c8:	9202      	str	r2, [sp, #8]
 80032ca:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032cc:	699a      	ldr	r2, [r3, #24]
 80032ce:	f042 0208 	orr.w	r2, r2, #8
 80032d2:	619a      	str	r2, [r3, #24]
 80032d4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032d6:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	9303      	str	r3, [sp, #12]
 80032de:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80032e0:	230e      	movs	r3, #14
 80032e2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e4:	f7fd fd9c 	bl	8000e20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032e8:	4812      	ldr	r0, [pc, #72]	; (8003334 <HAL_ADC_MspInit+0xb0>)
 80032ea:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80032ec:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032ee:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f0:	f7fd fd96 	bl	8000e20 <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80032f4:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 80032f6:	4c10      	ldr	r4, [pc, #64]	; (8003338 <HAL_ADC_MspInit+0xb4>)
 80032f8:	4b10      	ldr	r3, [pc, #64]	; (800333c <HAL_ADC_MspInit+0xb8>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80032fa:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80032fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003300:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003302:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 8003306:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003308:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800330a:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800330c:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800330e:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003310:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003312:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003314:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003316:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003318:	f7fd fc80 	bl	8000c1c <HAL_DMA_Init>
 800331c:	b108      	cbz	r0, 8003322 <HAL_ADC_MspInit+0x9e>
    {
      Error_Handler();
 800331e:	f7ff fc0d 	bl	8002b3c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003322:	622c      	str	r4, [r5, #32]
 8003324:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003326:	b009      	add	sp, #36	; 0x24
 8003328:	bd30      	pop	{r4, r5, pc}
 800332a:	bf00      	nop
 800332c:	40012400 	.word	0x40012400
 8003330:	40010800 	.word	0x40010800
 8003334:	40010c00 	.word	0x40010c00
 8003338:	20000208 	.word	0x20000208
 800333c:	40020008 	.word	0x40020008

08003340 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003340:	b510      	push	{r4, lr}
 8003342:	4604      	mov	r4, r0
 8003344:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003346:	2210      	movs	r2, #16
 8003348:	2100      	movs	r1, #0
 800334a:	a802      	add	r0, sp, #8
 800334c:	f000 f964 	bl	8003618 <memset>
  if(hspi->Instance==SPI1)
 8003350:	6822      	ldr	r2, [r4, #0]
 8003352:	4b16      	ldr	r3, [pc, #88]	; (80033ac <HAL_SPI_MspInit+0x6c>)
 8003354:	429a      	cmp	r2, r3
 8003356:	d126      	bne.n	80033a6 <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003358:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800335c:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800335e:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003360:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003364:	619a      	str	r2, [r3, #24]
 8003366:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003368:	4811      	ldr	r0, [pc, #68]	; (80033b0 <HAL_SPI_MspInit+0x70>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800336a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800336e:	9200      	str	r2, [sp, #0]
 8003370:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003372:	699a      	ldr	r2, [r3, #24]
 8003374:	f042 0204 	orr.w	r2, r2, #4
 8003378:	619a      	str	r2, [r3, #24]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	f003 0304 	and.w	r3, r3, #4
 8003380:	9301      	str	r3, [sp, #4]
 8003382:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8003384:	23b0      	movs	r3, #176	; 0xb0
 8003386:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003388:	2302      	movs	r3, #2
 800338a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800338c:	2303      	movs	r3, #3
 800338e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003390:	f7fd fd46 	bl	8000e20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003394:	2340      	movs	r3, #64	; 0x40
 8003396:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003398:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339a:	a902      	add	r1, sp, #8
 800339c:	4804      	ldr	r0, [pc, #16]	; (80033b0 <HAL_SPI_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800339e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a2:	f7fd fd3d 	bl	8000e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80033a6:	b006      	add	sp, #24
 80033a8:	bd10      	pop	{r4, pc}
 80033aa:	bf00      	nop
 80033ac:	40013000 	.word	0x40013000
 80033b0:	40010800 	.word	0x40010800

080033b4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM4)
 80033b4:	6802      	ldr	r2, [r0, #0]
 80033b6:	4b08      	ldr	r3, [pc, #32]	; (80033d8 <HAL_TIM_Base_MspInit+0x24>)
{
 80033b8:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM4)
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d10a      	bne.n	80033d4 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80033be:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80033c2:	69da      	ldr	r2, [r3, #28]
 80033c4:	f042 0204 	orr.w	r2, r2, #4
 80033c8:	61da      	str	r2, [r3, #28]
 80033ca:	69db      	ldr	r3, [r3, #28]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	9301      	str	r3, [sp, #4]
 80033d2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80033d4:	b002      	add	sp, #8
 80033d6:	4770      	bx	lr
 80033d8:	40000800 	.word	0x40000800

080033dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033dc:	b510      	push	{r4, lr}
 80033de:	4604      	mov	r4, r0
 80033e0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e2:	2210      	movs	r2, #16
 80033e4:	2100      	movs	r1, #0
 80033e6:	a802      	add	r0, sp, #8
 80033e8:	f000 f916 	bl	8003618 <memset>
  if(htim->Instance==TIM4)
 80033ec:	6822      	ldr	r2, [r4, #0]
 80033ee:	4b0d      	ldr	r3, [pc, #52]	; (8003424 <HAL_TIM_MspPostInit+0x48>)
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d114      	bne.n	800341e <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80033f8:	699a      	ldr	r2, [r3, #24]
    PB9     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033fa:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033fc:	f042 0208 	orr.w	r2, r2, #8
 8003400:	619a      	str	r2, [r3, #24]
 8003402:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003404:	4808      	ldr	r0, [pc, #32]	; (8003428 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	9301      	str	r3, [sp, #4]
 800340c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800340e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003412:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003414:	2302      	movs	r3, #2
 8003416:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003418:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800341a:	f7fd fd01 	bl	8000e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800341e:	b006      	add	sp, #24
 8003420:	bd10      	pop	{r4, pc}
 8003422:	bf00      	nop
 8003424:	40000800 	.word	0x40000800
 8003428:	40010c00 	.word	0x40010c00

0800342c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800342c:	b510      	push	{r4, lr}
 800342e:	4604      	mov	r4, r0
 8003430:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003432:	2210      	movs	r2, #16
 8003434:	2100      	movs	r1, #0
 8003436:	a802      	add	r0, sp, #8
 8003438:	f000 f8ee 	bl	8003618 <memset>
  if(huart->Instance==USART1)
 800343c:	6822      	ldr	r2, [r4, #0]
 800343e:	4b17      	ldr	r3, [pc, #92]	; (800349c <HAL_UART_MspInit+0x70>)
 8003440:	429a      	cmp	r2, r3
 8003442:	d128      	bne.n	8003496 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003444:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003448:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800344a:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 800344c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003450:	619a      	str	r2, [r3, #24]
 8003452:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003454:	4812      	ldr	r0, [pc, #72]	; (80034a0 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003456:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800345a:	9200      	str	r2, [sp, #0]
 800345c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800345e:	699a      	ldr	r2, [r3, #24]
 8003460:	f042 0204 	orr.w	r2, r2, #4
 8003464:	619a      	str	r2, [r3, #24]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	f003 0304 	and.w	r3, r3, #4
 800346c:	9301      	str	r3, [sp, #4]
 800346e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003470:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003474:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003476:	2302      	movs	r3, #2
 8003478:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800347a:	2303      	movs	r3, #3
 800347c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800347e:	f7fd fccf 	bl	8000e20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003486:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003488:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800348a:	a902      	add	r1, sp, #8
 800348c:	4804      	ldr	r0, [pc, #16]	; (80034a0 <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800348e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003490:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003492:	f7fd fcc5 	bl	8000e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003496:	b006      	add	sp, #24
 8003498:	bd10      	pop	{r4, pc}
 800349a:	bf00      	nop
 800349c:	40013800 	.word	0x40013800
 80034a0:	40010800 	.word	0x40010800

080034a4 <NMI_Handler>:
 80034a4:	4770      	bx	lr

080034a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034a6:	e7fe      	b.n	80034a6 <HardFault_Handler>

080034a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a8:	e7fe      	b.n	80034a8 <MemManage_Handler>

080034aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034aa:	e7fe      	b.n	80034aa <BusFault_Handler>

080034ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034ac:	e7fe      	b.n	80034ac <UsageFault_Handler>

080034ae <SVC_Handler>:
 80034ae:	4770      	bx	lr

080034b0 <DebugMon_Handler>:
 80034b0:	4770      	bx	lr

080034b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034b2:	4770      	bx	lr

080034b4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034b4:	f7fd b8fe 	b.w	80006b4 <HAL_IncTick>

080034b8 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80034b8:	4801      	ldr	r0, [pc, #4]	; (80034c0 <DMA1_Channel1_IRQHandler+0x8>)
 80034ba:	f7fd bc1d 	b.w	8000cf8 <HAL_DMA_IRQHandler>
 80034be:	bf00      	nop
 80034c0:	20000208 	.word	0x20000208

080034c4 <_read>:
  _kill(status, -1);
  while (1) {
  } /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80034c4:	b570      	push	{r4, r5, r6, lr}
 80034c6:	460e      	mov	r6, r1
 80034c8:	4615      	mov	r5, r2
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80034ca:	460c      	mov	r4, r1
 80034cc:	1ba3      	subs	r3, r4, r6
 80034ce:	429d      	cmp	r5, r3
 80034d0:	dc01      	bgt.n	80034d6 <_read+0x12>
    *ptr++ = __io_getchar();
  }

  return len;
}
 80034d2:	4628      	mov	r0, r5
 80034d4:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80034d6:	f3af 8000 	nop.w
 80034da:	f804 0b01 	strb.w	r0, [r4], #1
 80034de:	e7f5      	b.n	80034cc <_read+0x8>

080034e0 <_sbrk>:
    __io_putchar(*ptr++);
  }
  return len;
}

caddr_t _sbrk(int incr) {
 80034e0:	b508      	push	{r3, lr}
  extern char end asm("end");
  static char *heap_end;
  char *prev_heap_end;

  if (heap_end == 0)
 80034e2:	4b0a      	ldr	r3, [pc, #40]	; (800350c <_sbrk+0x2c>)
caddr_t _sbrk(int incr) {
 80034e4:	4602      	mov	r2, r0
  if (heap_end == 0)
 80034e6:	6819      	ldr	r1, [r3, #0]
 80034e8:	b909      	cbnz	r1, 80034ee <_sbrk+0xe>
    heap_end = &end;
 80034ea:	4909      	ldr	r1, [pc, #36]	; (8003510 <_sbrk+0x30>)
 80034ec:	6019      	str	r1, [r3, #0]

  prev_heap_end = heap_end;
  if (heap_end + incr > stack_ptr) {
 80034ee:	4669      	mov	r1, sp
  prev_heap_end = heap_end;
 80034f0:	6818      	ldr	r0, [r3, #0]
  if (heap_end + incr > stack_ptr) {
 80034f2:	4402      	add	r2, r0
 80034f4:	428a      	cmp	r2, r1
 80034f6:	d906      	bls.n	8003506 <_sbrk+0x26>
    //		write(1, "Heap and stack collision\n", 25);
    //		abort();
    errno = ENOMEM;
 80034f8:	f000 f864 	bl	80035c4 <__errno>
 80034fc:	230c      	movs	r3, #12
 80034fe:	6003      	str	r3, [r0, #0]
    return (caddr_t)-1;
 8003500:	f04f 30ff 	mov.w	r0, #4294967295
 8003504:	bd08      	pop	{r3, pc}
  }

  heap_end += incr;
 8003506:	601a      	str	r2, [r3, #0]

  return (caddr_t)prev_heap_end;
}
 8003508:	bd08      	pop	{r3, pc}
 800350a:	bf00      	nop
 800350c:	2000011c 	.word	0x2000011c
 8003510:	20000308 	.word	0x20000308

08003514 <_close>:

int _close(int file) {
  return -1;
}
 8003514:	f04f 30ff 	mov.w	r0, #4294967295
 8003518:	4770      	bx	lr

0800351a <_fstat>:

int _fstat(int file, struct stat *st) {
  st->st_mode = S_IFCHR;
 800351a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  return 0;
}
 800351e:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8003520:	604b      	str	r3, [r1, #4]
}
 8003522:	4770      	bx	lr

08003524 <_isatty>:

int _isatty(int file) {
  return 1;
}
 8003524:	2001      	movs	r0, #1
 8003526:	4770      	bx	lr

08003528 <_lseek>:

int _lseek(int file, int ptr, int dir) {
  return 0;
}
 8003528:	2000      	movs	r0, #0
 800352a:	4770      	bx	lr

0800352c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800352c:	4b0f      	ldr	r3, [pc, #60]	; (800356c <SystemInit+0x40>)
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	f042 0201 	orr.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003536:	6859      	ldr	r1, [r3, #4]
 8003538:	4a0d      	ldr	r2, [pc, #52]	; (8003570 <SystemInit+0x44>)
 800353a:	400a      	ands	r2, r1
 800353c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003544:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003548:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003550:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003558:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800355a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800355e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003560:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003564:	4b03      	ldr	r3, [pc, #12]	; (8003574 <SystemInit+0x48>)
 8003566:	609a      	str	r2, [r3, #8]
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40021000 	.word	0x40021000
 8003570:	f8ff0000 	.word	0xf8ff0000
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003578:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800357a:	e003      	b.n	8003584 <LoopCopyDataInit>

0800357c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800357e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003580:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003582:	3104      	adds	r1, #4

08003584 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003584:	480a      	ldr	r0, [pc, #40]	; (80035b0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003586:	4b0b      	ldr	r3, [pc, #44]	; (80035b4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003588:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800358a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800358c:	d3f6      	bcc.n	800357c <CopyDataInit>
  ldr r2, =_sbss
 800358e:	4a0a      	ldr	r2, [pc, #40]	; (80035b8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003590:	e002      	b.n	8003598 <LoopFillZerobss>

08003592 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003592:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003594:	f842 3b04 	str.w	r3, [r2], #4

08003598 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003598:	4b08      	ldr	r3, [pc, #32]	; (80035bc <LoopFillZerobss+0x24>)
  cmp r2, r3
 800359a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800359c:	d3f9      	bcc.n	8003592 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800359e:	f7ff ffc5 	bl	800352c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035a2:	f000 f815 	bl	80035d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035a6:	f7ff f901 	bl	80027ac <main>
  bx lr
 80035aa:	4770      	bx	lr
  ldr r3, =_sidata
 80035ac:	08004654 	.word	0x08004654
  ldr r0, =_sdata
 80035b0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80035b4:	20000094 	.word	0x20000094
  ldr r2, =_sbss
 80035b8:	20000094 	.word	0x20000094
  ldr r3, = _ebss
 80035bc:	20000308 	.word	0x20000308

080035c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035c0:	e7fe      	b.n	80035c0 <ADC1_2_IRQHandler>
	...

080035c4 <__errno>:
 80035c4:	4b01      	ldr	r3, [pc, #4]	; (80035cc <__errno+0x8>)
 80035c6:	6818      	ldr	r0, [r3, #0]
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	20000030 	.word	0x20000030

080035d0 <__libc_init_array>:
 80035d0:	b570      	push	{r4, r5, r6, lr}
 80035d2:	2500      	movs	r5, #0
 80035d4:	4e0c      	ldr	r6, [pc, #48]	; (8003608 <__libc_init_array+0x38>)
 80035d6:	4c0d      	ldr	r4, [pc, #52]	; (800360c <__libc_init_array+0x3c>)
 80035d8:	1ba4      	subs	r4, r4, r6
 80035da:	10a4      	asrs	r4, r4, #2
 80035dc:	42a5      	cmp	r5, r4
 80035de:	d109      	bne.n	80035f4 <__libc_init_array+0x24>
 80035e0:	f000 ff8a 	bl	80044f8 <_init>
 80035e4:	2500      	movs	r5, #0
 80035e6:	4e0a      	ldr	r6, [pc, #40]	; (8003610 <__libc_init_array+0x40>)
 80035e8:	4c0a      	ldr	r4, [pc, #40]	; (8003614 <__libc_init_array+0x44>)
 80035ea:	1ba4      	subs	r4, r4, r6
 80035ec:	10a4      	asrs	r4, r4, #2
 80035ee:	42a5      	cmp	r5, r4
 80035f0:	d105      	bne.n	80035fe <__libc_init_array+0x2e>
 80035f2:	bd70      	pop	{r4, r5, r6, pc}
 80035f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80035f8:	4798      	blx	r3
 80035fa:	3501      	adds	r5, #1
 80035fc:	e7ee      	b.n	80035dc <__libc_init_array+0xc>
 80035fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003602:	4798      	blx	r3
 8003604:	3501      	adds	r5, #1
 8003606:	e7f2      	b.n	80035ee <__libc_init_array+0x1e>
 8003608:	0800464c 	.word	0x0800464c
 800360c:	0800464c 	.word	0x0800464c
 8003610:	0800464c 	.word	0x0800464c
 8003614:	08004650 	.word	0x08004650

08003618 <memset>:
 8003618:	4603      	mov	r3, r0
 800361a:	4402      	add	r2, r0
 800361c:	4293      	cmp	r3, r2
 800361e:	d100      	bne.n	8003622 <memset+0xa>
 8003620:	4770      	bx	lr
 8003622:	f803 1b01 	strb.w	r1, [r3], #1
 8003626:	e7f9      	b.n	800361c <memset+0x4>

08003628 <iprintf>:
 8003628:	b40f      	push	{r0, r1, r2, r3}
 800362a:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <iprintf+0x2c>)
 800362c:	b513      	push	{r0, r1, r4, lr}
 800362e:	681c      	ldr	r4, [r3, #0]
 8003630:	b124      	cbz	r4, 800363c <iprintf+0x14>
 8003632:	69a3      	ldr	r3, [r4, #24]
 8003634:	b913      	cbnz	r3, 800363c <iprintf+0x14>
 8003636:	4620      	mov	r0, r4
 8003638:	f000 fa24 	bl	8003a84 <__sinit>
 800363c:	ab05      	add	r3, sp, #20
 800363e:	9a04      	ldr	r2, [sp, #16]
 8003640:	68a1      	ldr	r1, [r4, #8]
 8003642:	4620      	mov	r0, r4
 8003644:	9301      	str	r3, [sp, #4]
 8003646:	f000 fbdd 	bl	8003e04 <_vfiprintf_r>
 800364a:	b002      	add	sp, #8
 800364c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003650:	b004      	add	sp, #16
 8003652:	4770      	bx	lr
 8003654:	20000030 	.word	0x20000030

08003658 <_puts_r>:
 8003658:	b570      	push	{r4, r5, r6, lr}
 800365a:	460e      	mov	r6, r1
 800365c:	4605      	mov	r5, r0
 800365e:	b118      	cbz	r0, 8003668 <_puts_r+0x10>
 8003660:	6983      	ldr	r3, [r0, #24]
 8003662:	b90b      	cbnz	r3, 8003668 <_puts_r+0x10>
 8003664:	f000 fa0e 	bl	8003a84 <__sinit>
 8003668:	69ab      	ldr	r3, [r5, #24]
 800366a:	68ac      	ldr	r4, [r5, #8]
 800366c:	b913      	cbnz	r3, 8003674 <_puts_r+0x1c>
 800366e:	4628      	mov	r0, r5
 8003670:	f000 fa08 	bl	8003a84 <__sinit>
 8003674:	4b23      	ldr	r3, [pc, #140]	; (8003704 <_puts_r+0xac>)
 8003676:	429c      	cmp	r4, r3
 8003678:	d117      	bne.n	80036aa <_puts_r+0x52>
 800367a:	686c      	ldr	r4, [r5, #4]
 800367c:	89a3      	ldrh	r3, [r4, #12]
 800367e:	071b      	lsls	r3, r3, #28
 8003680:	d51d      	bpl.n	80036be <_puts_r+0x66>
 8003682:	6923      	ldr	r3, [r4, #16]
 8003684:	b1db      	cbz	r3, 80036be <_puts_r+0x66>
 8003686:	3e01      	subs	r6, #1
 8003688:	68a3      	ldr	r3, [r4, #8]
 800368a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800368e:	3b01      	subs	r3, #1
 8003690:	60a3      	str	r3, [r4, #8]
 8003692:	b9e9      	cbnz	r1, 80036d0 <_puts_r+0x78>
 8003694:	2b00      	cmp	r3, #0
 8003696:	da2e      	bge.n	80036f6 <_puts_r+0x9e>
 8003698:	4622      	mov	r2, r4
 800369a:	210a      	movs	r1, #10
 800369c:	4628      	mov	r0, r5
 800369e:	f000 f83f 	bl	8003720 <__swbuf_r>
 80036a2:	3001      	adds	r0, #1
 80036a4:	d011      	beq.n	80036ca <_puts_r+0x72>
 80036a6:	200a      	movs	r0, #10
 80036a8:	bd70      	pop	{r4, r5, r6, pc}
 80036aa:	4b17      	ldr	r3, [pc, #92]	; (8003708 <_puts_r+0xb0>)
 80036ac:	429c      	cmp	r4, r3
 80036ae:	d101      	bne.n	80036b4 <_puts_r+0x5c>
 80036b0:	68ac      	ldr	r4, [r5, #8]
 80036b2:	e7e3      	b.n	800367c <_puts_r+0x24>
 80036b4:	4b15      	ldr	r3, [pc, #84]	; (800370c <_puts_r+0xb4>)
 80036b6:	429c      	cmp	r4, r3
 80036b8:	bf08      	it	eq
 80036ba:	68ec      	ldreq	r4, [r5, #12]
 80036bc:	e7de      	b.n	800367c <_puts_r+0x24>
 80036be:	4621      	mov	r1, r4
 80036c0:	4628      	mov	r0, r5
 80036c2:	f000 f87f 	bl	80037c4 <__swsetup_r>
 80036c6:	2800      	cmp	r0, #0
 80036c8:	d0dd      	beq.n	8003686 <_puts_r+0x2e>
 80036ca:	f04f 30ff 	mov.w	r0, #4294967295
 80036ce:	bd70      	pop	{r4, r5, r6, pc}
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	da04      	bge.n	80036de <_puts_r+0x86>
 80036d4:	69a2      	ldr	r2, [r4, #24]
 80036d6:	4293      	cmp	r3, r2
 80036d8:	db06      	blt.n	80036e8 <_puts_r+0x90>
 80036da:	290a      	cmp	r1, #10
 80036dc:	d004      	beq.n	80036e8 <_puts_r+0x90>
 80036de:	6823      	ldr	r3, [r4, #0]
 80036e0:	1c5a      	adds	r2, r3, #1
 80036e2:	6022      	str	r2, [r4, #0]
 80036e4:	7019      	strb	r1, [r3, #0]
 80036e6:	e7cf      	b.n	8003688 <_puts_r+0x30>
 80036e8:	4622      	mov	r2, r4
 80036ea:	4628      	mov	r0, r5
 80036ec:	f000 f818 	bl	8003720 <__swbuf_r>
 80036f0:	3001      	adds	r0, #1
 80036f2:	d1c9      	bne.n	8003688 <_puts_r+0x30>
 80036f4:	e7e9      	b.n	80036ca <_puts_r+0x72>
 80036f6:	200a      	movs	r0, #10
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	1c5a      	adds	r2, r3, #1
 80036fc:	6022      	str	r2, [r4, #0]
 80036fe:	7018      	strb	r0, [r3, #0]
 8003700:	bd70      	pop	{r4, r5, r6, pc}
 8003702:	bf00      	nop
 8003704:	080045d8 	.word	0x080045d8
 8003708:	080045f8 	.word	0x080045f8
 800370c:	080045b8 	.word	0x080045b8

08003710 <puts>:
 8003710:	4b02      	ldr	r3, [pc, #8]	; (800371c <puts+0xc>)
 8003712:	4601      	mov	r1, r0
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	f7ff bf9f 	b.w	8003658 <_puts_r>
 800371a:	bf00      	nop
 800371c:	20000030 	.word	0x20000030

08003720 <__swbuf_r>:
 8003720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003722:	460e      	mov	r6, r1
 8003724:	4614      	mov	r4, r2
 8003726:	4605      	mov	r5, r0
 8003728:	b118      	cbz	r0, 8003732 <__swbuf_r+0x12>
 800372a:	6983      	ldr	r3, [r0, #24]
 800372c:	b90b      	cbnz	r3, 8003732 <__swbuf_r+0x12>
 800372e:	f000 f9a9 	bl	8003a84 <__sinit>
 8003732:	4b21      	ldr	r3, [pc, #132]	; (80037b8 <__swbuf_r+0x98>)
 8003734:	429c      	cmp	r4, r3
 8003736:	d12a      	bne.n	800378e <__swbuf_r+0x6e>
 8003738:	686c      	ldr	r4, [r5, #4]
 800373a:	69a3      	ldr	r3, [r4, #24]
 800373c:	60a3      	str	r3, [r4, #8]
 800373e:	89a3      	ldrh	r3, [r4, #12]
 8003740:	071a      	lsls	r2, r3, #28
 8003742:	d52e      	bpl.n	80037a2 <__swbuf_r+0x82>
 8003744:	6923      	ldr	r3, [r4, #16]
 8003746:	b363      	cbz	r3, 80037a2 <__swbuf_r+0x82>
 8003748:	6923      	ldr	r3, [r4, #16]
 800374a:	6820      	ldr	r0, [r4, #0]
 800374c:	b2f6      	uxtb	r6, r6
 800374e:	1ac0      	subs	r0, r0, r3
 8003750:	6963      	ldr	r3, [r4, #20]
 8003752:	4637      	mov	r7, r6
 8003754:	4298      	cmp	r0, r3
 8003756:	db04      	blt.n	8003762 <__swbuf_r+0x42>
 8003758:	4621      	mov	r1, r4
 800375a:	4628      	mov	r0, r5
 800375c:	f000 f928 	bl	80039b0 <_fflush_r>
 8003760:	bb28      	cbnz	r0, 80037ae <__swbuf_r+0x8e>
 8003762:	68a3      	ldr	r3, [r4, #8]
 8003764:	3001      	adds	r0, #1
 8003766:	3b01      	subs	r3, #1
 8003768:	60a3      	str	r3, [r4, #8]
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	6022      	str	r2, [r4, #0]
 8003770:	701e      	strb	r6, [r3, #0]
 8003772:	6963      	ldr	r3, [r4, #20]
 8003774:	4298      	cmp	r0, r3
 8003776:	d004      	beq.n	8003782 <__swbuf_r+0x62>
 8003778:	89a3      	ldrh	r3, [r4, #12]
 800377a:	07db      	lsls	r3, r3, #31
 800377c:	d519      	bpl.n	80037b2 <__swbuf_r+0x92>
 800377e:	2e0a      	cmp	r6, #10
 8003780:	d117      	bne.n	80037b2 <__swbuf_r+0x92>
 8003782:	4621      	mov	r1, r4
 8003784:	4628      	mov	r0, r5
 8003786:	f000 f913 	bl	80039b0 <_fflush_r>
 800378a:	b190      	cbz	r0, 80037b2 <__swbuf_r+0x92>
 800378c:	e00f      	b.n	80037ae <__swbuf_r+0x8e>
 800378e:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <__swbuf_r+0x9c>)
 8003790:	429c      	cmp	r4, r3
 8003792:	d101      	bne.n	8003798 <__swbuf_r+0x78>
 8003794:	68ac      	ldr	r4, [r5, #8]
 8003796:	e7d0      	b.n	800373a <__swbuf_r+0x1a>
 8003798:	4b09      	ldr	r3, [pc, #36]	; (80037c0 <__swbuf_r+0xa0>)
 800379a:	429c      	cmp	r4, r3
 800379c:	bf08      	it	eq
 800379e:	68ec      	ldreq	r4, [r5, #12]
 80037a0:	e7cb      	b.n	800373a <__swbuf_r+0x1a>
 80037a2:	4621      	mov	r1, r4
 80037a4:	4628      	mov	r0, r5
 80037a6:	f000 f80d 	bl	80037c4 <__swsetup_r>
 80037aa:	2800      	cmp	r0, #0
 80037ac:	d0cc      	beq.n	8003748 <__swbuf_r+0x28>
 80037ae:	f04f 37ff 	mov.w	r7, #4294967295
 80037b2:	4638      	mov	r0, r7
 80037b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037b6:	bf00      	nop
 80037b8:	080045d8 	.word	0x080045d8
 80037bc:	080045f8 	.word	0x080045f8
 80037c0:	080045b8 	.word	0x080045b8

080037c4 <__swsetup_r>:
 80037c4:	4b32      	ldr	r3, [pc, #200]	; (8003890 <__swsetup_r+0xcc>)
 80037c6:	b570      	push	{r4, r5, r6, lr}
 80037c8:	681d      	ldr	r5, [r3, #0]
 80037ca:	4606      	mov	r6, r0
 80037cc:	460c      	mov	r4, r1
 80037ce:	b125      	cbz	r5, 80037da <__swsetup_r+0x16>
 80037d0:	69ab      	ldr	r3, [r5, #24]
 80037d2:	b913      	cbnz	r3, 80037da <__swsetup_r+0x16>
 80037d4:	4628      	mov	r0, r5
 80037d6:	f000 f955 	bl	8003a84 <__sinit>
 80037da:	4b2e      	ldr	r3, [pc, #184]	; (8003894 <__swsetup_r+0xd0>)
 80037dc:	429c      	cmp	r4, r3
 80037de:	d10f      	bne.n	8003800 <__swsetup_r+0x3c>
 80037e0:	686c      	ldr	r4, [r5, #4]
 80037e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	0715      	lsls	r5, r2, #28
 80037ea:	d42c      	bmi.n	8003846 <__swsetup_r+0x82>
 80037ec:	06d0      	lsls	r0, r2, #27
 80037ee:	d411      	bmi.n	8003814 <__swsetup_r+0x50>
 80037f0:	2209      	movs	r2, #9
 80037f2:	6032      	str	r2, [r6, #0]
 80037f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037f8:	81a3      	strh	r3, [r4, #12]
 80037fa:	f04f 30ff 	mov.w	r0, #4294967295
 80037fe:	bd70      	pop	{r4, r5, r6, pc}
 8003800:	4b25      	ldr	r3, [pc, #148]	; (8003898 <__swsetup_r+0xd4>)
 8003802:	429c      	cmp	r4, r3
 8003804:	d101      	bne.n	800380a <__swsetup_r+0x46>
 8003806:	68ac      	ldr	r4, [r5, #8]
 8003808:	e7eb      	b.n	80037e2 <__swsetup_r+0x1e>
 800380a:	4b24      	ldr	r3, [pc, #144]	; (800389c <__swsetup_r+0xd8>)
 800380c:	429c      	cmp	r4, r3
 800380e:	bf08      	it	eq
 8003810:	68ec      	ldreq	r4, [r5, #12]
 8003812:	e7e6      	b.n	80037e2 <__swsetup_r+0x1e>
 8003814:	0751      	lsls	r1, r2, #29
 8003816:	d512      	bpl.n	800383e <__swsetup_r+0x7a>
 8003818:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800381a:	b141      	cbz	r1, 800382e <__swsetup_r+0x6a>
 800381c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003820:	4299      	cmp	r1, r3
 8003822:	d002      	beq.n	800382a <__swsetup_r+0x66>
 8003824:	4630      	mov	r0, r6
 8003826:	f000 fa1b 	bl	8003c60 <_free_r>
 800382a:	2300      	movs	r3, #0
 800382c:	6363      	str	r3, [r4, #52]	; 0x34
 800382e:	89a3      	ldrh	r3, [r4, #12]
 8003830:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003834:	81a3      	strh	r3, [r4, #12]
 8003836:	2300      	movs	r3, #0
 8003838:	6063      	str	r3, [r4, #4]
 800383a:	6923      	ldr	r3, [r4, #16]
 800383c:	6023      	str	r3, [r4, #0]
 800383e:	89a3      	ldrh	r3, [r4, #12]
 8003840:	f043 0308 	orr.w	r3, r3, #8
 8003844:	81a3      	strh	r3, [r4, #12]
 8003846:	6923      	ldr	r3, [r4, #16]
 8003848:	b94b      	cbnz	r3, 800385e <__swsetup_r+0x9a>
 800384a:	89a3      	ldrh	r3, [r4, #12]
 800384c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003850:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003854:	d003      	beq.n	800385e <__swsetup_r+0x9a>
 8003856:	4621      	mov	r1, r4
 8003858:	4630      	mov	r0, r6
 800385a:	f000 f9c1 	bl	8003be0 <__smakebuf_r>
 800385e:	89a2      	ldrh	r2, [r4, #12]
 8003860:	f012 0301 	ands.w	r3, r2, #1
 8003864:	d00c      	beq.n	8003880 <__swsetup_r+0xbc>
 8003866:	2300      	movs	r3, #0
 8003868:	60a3      	str	r3, [r4, #8]
 800386a:	6963      	ldr	r3, [r4, #20]
 800386c:	425b      	negs	r3, r3
 800386e:	61a3      	str	r3, [r4, #24]
 8003870:	6923      	ldr	r3, [r4, #16]
 8003872:	b953      	cbnz	r3, 800388a <__swsetup_r+0xc6>
 8003874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003878:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800387c:	d1ba      	bne.n	80037f4 <__swsetup_r+0x30>
 800387e:	bd70      	pop	{r4, r5, r6, pc}
 8003880:	0792      	lsls	r2, r2, #30
 8003882:	bf58      	it	pl
 8003884:	6963      	ldrpl	r3, [r4, #20]
 8003886:	60a3      	str	r3, [r4, #8]
 8003888:	e7f2      	b.n	8003870 <__swsetup_r+0xac>
 800388a:	2000      	movs	r0, #0
 800388c:	e7f7      	b.n	800387e <__swsetup_r+0xba>
 800388e:	bf00      	nop
 8003890:	20000030 	.word	0x20000030
 8003894:	080045d8 	.word	0x080045d8
 8003898:	080045f8 	.word	0x080045f8
 800389c:	080045b8 	.word	0x080045b8

080038a0 <__sflush_r>:
 80038a0:	898a      	ldrh	r2, [r1, #12]
 80038a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038a6:	4605      	mov	r5, r0
 80038a8:	0710      	lsls	r0, r2, #28
 80038aa:	460c      	mov	r4, r1
 80038ac:	d45a      	bmi.n	8003964 <__sflush_r+0xc4>
 80038ae:	684b      	ldr	r3, [r1, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	dc05      	bgt.n	80038c0 <__sflush_r+0x20>
 80038b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	dc02      	bgt.n	80038c0 <__sflush_r+0x20>
 80038ba:	2000      	movs	r0, #0
 80038bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80038c2:	2e00      	cmp	r6, #0
 80038c4:	d0f9      	beq.n	80038ba <__sflush_r+0x1a>
 80038c6:	2300      	movs	r3, #0
 80038c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80038cc:	682f      	ldr	r7, [r5, #0]
 80038ce:	602b      	str	r3, [r5, #0]
 80038d0:	d033      	beq.n	800393a <__sflush_r+0x9a>
 80038d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80038d4:	89a3      	ldrh	r3, [r4, #12]
 80038d6:	075a      	lsls	r2, r3, #29
 80038d8:	d505      	bpl.n	80038e6 <__sflush_r+0x46>
 80038da:	6863      	ldr	r3, [r4, #4]
 80038dc:	1ac0      	subs	r0, r0, r3
 80038de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80038e0:	b10b      	cbz	r3, 80038e6 <__sflush_r+0x46>
 80038e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038e4:	1ac0      	subs	r0, r0, r3
 80038e6:	2300      	movs	r3, #0
 80038e8:	4602      	mov	r2, r0
 80038ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80038ec:	6a21      	ldr	r1, [r4, #32]
 80038ee:	4628      	mov	r0, r5
 80038f0:	47b0      	blx	r6
 80038f2:	1c43      	adds	r3, r0, #1
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	d106      	bne.n	8003906 <__sflush_r+0x66>
 80038f8:	6829      	ldr	r1, [r5, #0]
 80038fa:	291d      	cmp	r1, #29
 80038fc:	d84b      	bhi.n	8003996 <__sflush_r+0xf6>
 80038fe:	4a2b      	ldr	r2, [pc, #172]	; (80039ac <__sflush_r+0x10c>)
 8003900:	40ca      	lsrs	r2, r1
 8003902:	07d6      	lsls	r6, r2, #31
 8003904:	d547      	bpl.n	8003996 <__sflush_r+0xf6>
 8003906:	2200      	movs	r2, #0
 8003908:	6062      	str	r2, [r4, #4]
 800390a:	6922      	ldr	r2, [r4, #16]
 800390c:	04d9      	lsls	r1, r3, #19
 800390e:	6022      	str	r2, [r4, #0]
 8003910:	d504      	bpl.n	800391c <__sflush_r+0x7c>
 8003912:	1c42      	adds	r2, r0, #1
 8003914:	d101      	bne.n	800391a <__sflush_r+0x7a>
 8003916:	682b      	ldr	r3, [r5, #0]
 8003918:	b903      	cbnz	r3, 800391c <__sflush_r+0x7c>
 800391a:	6560      	str	r0, [r4, #84]	; 0x54
 800391c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800391e:	602f      	str	r7, [r5, #0]
 8003920:	2900      	cmp	r1, #0
 8003922:	d0ca      	beq.n	80038ba <__sflush_r+0x1a>
 8003924:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003928:	4299      	cmp	r1, r3
 800392a:	d002      	beq.n	8003932 <__sflush_r+0x92>
 800392c:	4628      	mov	r0, r5
 800392e:	f000 f997 	bl	8003c60 <_free_r>
 8003932:	2000      	movs	r0, #0
 8003934:	6360      	str	r0, [r4, #52]	; 0x34
 8003936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800393a:	6a21      	ldr	r1, [r4, #32]
 800393c:	2301      	movs	r3, #1
 800393e:	4628      	mov	r0, r5
 8003940:	47b0      	blx	r6
 8003942:	1c41      	adds	r1, r0, #1
 8003944:	d1c6      	bne.n	80038d4 <__sflush_r+0x34>
 8003946:	682b      	ldr	r3, [r5, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0c3      	beq.n	80038d4 <__sflush_r+0x34>
 800394c:	2b1d      	cmp	r3, #29
 800394e:	d001      	beq.n	8003954 <__sflush_r+0xb4>
 8003950:	2b16      	cmp	r3, #22
 8003952:	d101      	bne.n	8003958 <__sflush_r+0xb8>
 8003954:	602f      	str	r7, [r5, #0]
 8003956:	e7b0      	b.n	80038ba <__sflush_r+0x1a>
 8003958:	89a3      	ldrh	r3, [r4, #12]
 800395a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800395e:	81a3      	strh	r3, [r4, #12]
 8003960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003964:	690f      	ldr	r7, [r1, #16]
 8003966:	2f00      	cmp	r7, #0
 8003968:	d0a7      	beq.n	80038ba <__sflush_r+0x1a>
 800396a:	0793      	lsls	r3, r2, #30
 800396c:	bf18      	it	ne
 800396e:	2300      	movne	r3, #0
 8003970:	680e      	ldr	r6, [r1, #0]
 8003972:	bf08      	it	eq
 8003974:	694b      	ldreq	r3, [r1, #20]
 8003976:	eba6 0807 	sub.w	r8, r6, r7
 800397a:	600f      	str	r7, [r1, #0]
 800397c:	608b      	str	r3, [r1, #8]
 800397e:	f1b8 0f00 	cmp.w	r8, #0
 8003982:	dd9a      	ble.n	80038ba <__sflush_r+0x1a>
 8003984:	4643      	mov	r3, r8
 8003986:	463a      	mov	r2, r7
 8003988:	6a21      	ldr	r1, [r4, #32]
 800398a:	4628      	mov	r0, r5
 800398c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800398e:	47b0      	blx	r6
 8003990:	2800      	cmp	r0, #0
 8003992:	dc07      	bgt.n	80039a4 <__sflush_r+0x104>
 8003994:	89a3      	ldrh	r3, [r4, #12]
 8003996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800399a:	81a3      	strh	r3, [r4, #12]
 800399c:	f04f 30ff 	mov.w	r0, #4294967295
 80039a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039a4:	4407      	add	r7, r0
 80039a6:	eba8 0800 	sub.w	r8, r8, r0
 80039aa:	e7e8      	b.n	800397e <__sflush_r+0xde>
 80039ac:	20400001 	.word	0x20400001

080039b0 <_fflush_r>:
 80039b0:	b538      	push	{r3, r4, r5, lr}
 80039b2:	690b      	ldr	r3, [r1, #16]
 80039b4:	4605      	mov	r5, r0
 80039b6:	460c      	mov	r4, r1
 80039b8:	b1db      	cbz	r3, 80039f2 <_fflush_r+0x42>
 80039ba:	b118      	cbz	r0, 80039c4 <_fflush_r+0x14>
 80039bc:	6983      	ldr	r3, [r0, #24]
 80039be:	b90b      	cbnz	r3, 80039c4 <_fflush_r+0x14>
 80039c0:	f000 f860 	bl	8003a84 <__sinit>
 80039c4:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <_fflush_r+0x48>)
 80039c6:	429c      	cmp	r4, r3
 80039c8:	d109      	bne.n	80039de <_fflush_r+0x2e>
 80039ca:	686c      	ldr	r4, [r5, #4]
 80039cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039d0:	b17b      	cbz	r3, 80039f2 <_fflush_r+0x42>
 80039d2:	4621      	mov	r1, r4
 80039d4:	4628      	mov	r0, r5
 80039d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80039da:	f7ff bf61 	b.w	80038a0 <__sflush_r>
 80039de:	4b07      	ldr	r3, [pc, #28]	; (80039fc <_fflush_r+0x4c>)
 80039e0:	429c      	cmp	r4, r3
 80039e2:	d101      	bne.n	80039e8 <_fflush_r+0x38>
 80039e4:	68ac      	ldr	r4, [r5, #8]
 80039e6:	e7f1      	b.n	80039cc <_fflush_r+0x1c>
 80039e8:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <_fflush_r+0x50>)
 80039ea:	429c      	cmp	r4, r3
 80039ec:	bf08      	it	eq
 80039ee:	68ec      	ldreq	r4, [r5, #12]
 80039f0:	e7ec      	b.n	80039cc <_fflush_r+0x1c>
 80039f2:	2000      	movs	r0, #0
 80039f4:	bd38      	pop	{r3, r4, r5, pc}
 80039f6:	bf00      	nop
 80039f8:	080045d8 	.word	0x080045d8
 80039fc:	080045f8 	.word	0x080045f8
 8003a00:	080045b8 	.word	0x080045b8

08003a04 <_cleanup_r>:
 8003a04:	4901      	ldr	r1, [pc, #4]	; (8003a0c <_cleanup_r+0x8>)
 8003a06:	f000 b8a9 	b.w	8003b5c <_fwalk_reent>
 8003a0a:	bf00      	nop
 8003a0c:	080039b1 	.word	0x080039b1

08003a10 <std.isra.0>:
 8003a10:	2300      	movs	r3, #0
 8003a12:	b510      	push	{r4, lr}
 8003a14:	4604      	mov	r4, r0
 8003a16:	6003      	str	r3, [r0, #0]
 8003a18:	6043      	str	r3, [r0, #4]
 8003a1a:	6083      	str	r3, [r0, #8]
 8003a1c:	8181      	strh	r1, [r0, #12]
 8003a1e:	6643      	str	r3, [r0, #100]	; 0x64
 8003a20:	81c2      	strh	r2, [r0, #14]
 8003a22:	6103      	str	r3, [r0, #16]
 8003a24:	6143      	str	r3, [r0, #20]
 8003a26:	6183      	str	r3, [r0, #24]
 8003a28:	4619      	mov	r1, r3
 8003a2a:	2208      	movs	r2, #8
 8003a2c:	305c      	adds	r0, #92	; 0x5c
 8003a2e:	f7ff fdf3 	bl	8003618 <memset>
 8003a32:	4b05      	ldr	r3, [pc, #20]	; (8003a48 <std.isra.0+0x38>)
 8003a34:	6224      	str	r4, [r4, #32]
 8003a36:	6263      	str	r3, [r4, #36]	; 0x24
 8003a38:	4b04      	ldr	r3, [pc, #16]	; (8003a4c <std.isra.0+0x3c>)
 8003a3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a3c:	4b04      	ldr	r3, [pc, #16]	; (8003a50 <std.isra.0+0x40>)
 8003a3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003a40:	4b04      	ldr	r3, [pc, #16]	; (8003a54 <std.isra.0+0x44>)
 8003a42:	6323      	str	r3, [r4, #48]	; 0x30
 8003a44:	bd10      	pop	{r4, pc}
 8003a46:	bf00      	nop
 8003a48:	08004381 	.word	0x08004381
 8003a4c:	080043a3 	.word	0x080043a3
 8003a50:	080043db 	.word	0x080043db
 8003a54:	080043ff 	.word	0x080043ff

08003a58 <__sfmoreglue>:
 8003a58:	b570      	push	{r4, r5, r6, lr}
 8003a5a:	2568      	movs	r5, #104	; 0x68
 8003a5c:	1e4a      	subs	r2, r1, #1
 8003a5e:	4355      	muls	r5, r2
 8003a60:	460e      	mov	r6, r1
 8003a62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003a66:	f000 f947 	bl	8003cf8 <_malloc_r>
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	b140      	cbz	r0, 8003a80 <__sfmoreglue+0x28>
 8003a6e:	2100      	movs	r1, #0
 8003a70:	e880 0042 	stmia.w	r0, {r1, r6}
 8003a74:	300c      	adds	r0, #12
 8003a76:	60a0      	str	r0, [r4, #8]
 8003a78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003a7c:	f7ff fdcc 	bl	8003618 <memset>
 8003a80:	4620      	mov	r0, r4
 8003a82:	bd70      	pop	{r4, r5, r6, pc}

08003a84 <__sinit>:
 8003a84:	6983      	ldr	r3, [r0, #24]
 8003a86:	b510      	push	{r4, lr}
 8003a88:	4604      	mov	r4, r0
 8003a8a:	bb33      	cbnz	r3, 8003ada <__sinit+0x56>
 8003a8c:	6483      	str	r3, [r0, #72]	; 0x48
 8003a8e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003a90:	6503      	str	r3, [r0, #80]	; 0x50
 8003a92:	4b12      	ldr	r3, [pc, #72]	; (8003adc <__sinit+0x58>)
 8003a94:	4a12      	ldr	r2, [pc, #72]	; (8003ae0 <__sinit+0x5c>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6282      	str	r2, [r0, #40]	; 0x28
 8003a9a:	4298      	cmp	r0, r3
 8003a9c:	bf04      	itt	eq
 8003a9e:	2301      	moveq	r3, #1
 8003aa0:	6183      	streq	r3, [r0, #24]
 8003aa2:	f000 f81f 	bl	8003ae4 <__sfp>
 8003aa6:	6060      	str	r0, [r4, #4]
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	f000 f81b 	bl	8003ae4 <__sfp>
 8003aae:	60a0      	str	r0, [r4, #8]
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f000 f817 	bl	8003ae4 <__sfp>
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	60e0      	str	r0, [r4, #12]
 8003aba:	2104      	movs	r1, #4
 8003abc:	6860      	ldr	r0, [r4, #4]
 8003abe:	f7ff ffa7 	bl	8003a10 <std.isra.0>
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	2109      	movs	r1, #9
 8003ac6:	68a0      	ldr	r0, [r4, #8]
 8003ac8:	f7ff ffa2 	bl	8003a10 <std.isra.0>
 8003acc:	2202      	movs	r2, #2
 8003ace:	2112      	movs	r1, #18
 8003ad0:	68e0      	ldr	r0, [r4, #12]
 8003ad2:	f7ff ff9d 	bl	8003a10 <std.isra.0>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	61a3      	str	r3, [r4, #24]
 8003ada:	bd10      	pop	{r4, pc}
 8003adc:	080045b4 	.word	0x080045b4
 8003ae0:	08003a05 	.word	0x08003a05

08003ae4 <__sfp>:
 8003ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae6:	4b1c      	ldr	r3, [pc, #112]	; (8003b58 <__sfp+0x74>)
 8003ae8:	4607      	mov	r7, r0
 8003aea:	681e      	ldr	r6, [r3, #0]
 8003aec:	69b3      	ldr	r3, [r6, #24]
 8003aee:	b913      	cbnz	r3, 8003af6 <__sfp+0x12>
 8003af0:	4630      	mov	r0, r6
 8003af2:	f7ff ffc7 	bl	8003a84 <__sinit>
 8003af6:	3648      	adds	r6, #72	; 0x48
 8003af8:	68b4      	ldr	r4, [r6, #8]
 8003afa:	6873      	ldr	r3, [r6, #4]
 8003afc:	3b01      	subs	r3, #1
 8003afe:	d503      	bpl.n	8003b08 <__sfp+0x24>
 8003b00:	6833      	ldr	r3, [r6, #0]
 8003b02:	b133      	cbz	r3, 8003b12 <__sfp+0x2e>
 8003b04:	6836      	ldr	r6, [r6, #0]
 8003b06:	e7f7      	b.n	8003af8 <__sfp+0x14>
 8003b08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003b0c:	b16d      	cbz	r5, 8003b2a <__sfp+0x46>
 8003b0e:	3468      	adds	r4, #104	; 0x68
 8003b10:	e7f4      	b.n	8003afc <__sfp+0x18>
 8003b12:	2104      	movs	r1, #4
 8003b14:	4638      	mov	r0, r7
 8003b16:	f7ff ff9f 	bl	8003a58 <__sfmoreglue>
 8003b1a:	6030      	str	r0, [r6, #0]
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d1f1      	bne.n	8003b04 <__sfp+0x20>
 8003b20:	230c      	movs	r3, #12
 8003b22:	4604      	mov	r4, r0
 8003b24:	603b      	str	r3, [r7, #0]
 8003b26:	4620      	mov	r0, r4
 8003b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b2e:	81e3      	strh	r3, [r4, #14]
 8003b30:	2301      	movs	r3, #1
 8003b32:	6665      	str	r5, [r4, #100]	; 0x64
 8003b34:	81a3      	strh	r3, [r4, #12]
 8003b36:	6025      	str	r5, [r4, #0]
 8003b38:	60a5      	str	r5, [r4, #8]
 8003b3a:	6065      	str	r5, [r4, #4]
 8003b3c:	6125      	str	r5, [r4, #16]
 8003b3e:	6165      	str	r5, [r4, #20]
 8003b40:	61a5      	str	r5, [r4, #24]
 8003b42:	2208      	movs	r2, #8
 8003b44:	4629      	mov	r1, r5
 8003b46:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003b4a:	f7ff fd65 	bl	8003618 <memset>
 8003b4e:	6365      	str	r5, [r4, #52]	; 0x34
 8003b50:	63a5      	str	r5, [r4, #56]	; 0x38
 8003b52:	64a5      	str	r5, [r4, #72]	; 0x48
 8003b54:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003b56:	e7e6      	b.n	8003b26 <__sfp+0x42>
 8003b58:	080045b4 	.word	0x080045b4

08003b5c <_fwalk_reent>:
 8003b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b60:	4680      	mov	r8, r0
 8003b62:	4689      	mov	r9, r1
 8003b64:	2600      	movs	r6, #0
 8003b66:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003b6a:	b914      	cbnz	r4, 8003b72 <_fwalk_reent+0x16>
 8003b6c:	4630      	mov	r0, r6
 8003b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b72:	68a5      	ldr	r5, [r4, #8]
 8003b74:	6867      	ldr	r7, [r4, #4]
 8003b76:	3f01      	subs	r7, #1
 8003b78:	d501      	bpl.n	8003b7e <_fwalk_reent+0x22>
 8003b7a:	6824      	ldr	r4, [r4, #0]
 8003b7c:	e7f5      	b.n	8003b6a <_fwalk_reent+0xe>
 8003b7e:	89ab      	ldrh	r3, [r5, #12]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d907      	bls.n	8003b94 <_fwalk_reent+0x38>
 8003b84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	d003      	beq.n	8003b94 <_fwalk_reent+0x38>
 8003b8c:	4629      	mov	r1, r5
 8003b8e:	4640      	mov	r0, r8
 8003b90:	47c8      	blx	r9
 8003b92:	4306      	orrs	r6, r0
 8003b94:	3568      	adds	r5, #104	; 0x68
 8003b96:	e7ee      	b.n	8003b76 <_fwalk_reent+0x1a>

08003b98 <__swhatbuf_r>:
 8003b98:	b570      	push	{r4, r5, r6, lr}
 8003b9a:	460e      	mov	r6, r1
 8003b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ba0:	b090      	sub	sp, #64	; 0x40
 8003ba2:	2900      	cmp	r1, #0
 8003ba4:	4614      	mov	r4, r2
 8003ba6:	461d      	mov	r5, r3
 8003ba8:	da07      	bge.n	8003bba <__swhatbuf_r+0x22>
 8003baa:	2300      	movs	r3, #0
 8003bac:	602b      	str	r3, [r5, #0]
 8003bae:	89b3      	ldrh	r3, [r6, #12]
 8003bb0:	061a      	lsls	r2, r3, #24
 8003bb2:	d410      	bmi.n	8003bd6 <__swhatbuf_r+0x3e>
 8003bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bb8:	e00e      	b.n	8003bd8 <__swhatbuf_r+0x40>
 8003bba:	aa01      	add	r2, sp, #4
 8003bbc:	f000 fc46 	bl	800444c <_fstat_r>
 8003bc0:	2800      	cmp	r0, #0
 8003bc2:	dbf2      	blt.n	8003baa <__swhatbuf_r+0x12>
 8003bc4:	9a02      	ldr	r2, [sp, #8]
 8003bc6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003bca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003bce:	425a      	negs	r2, r3
 8003bd0:	415a      	adcs	r2, r3
 8003bd2:	602a      	str	r2, [r5, #0]
 8003bd4:	e7ee      	b.n	8003bb4 <__swhatbuf_r+0x1c>
 8003bd6:	2340      	movs	r3, #64	; 0x40
 8003bd8:	2000      	movs	r0, #0
 8003bda:	6023      	str	r3, [r4, #0]
 8003bdc:	b010      	add	sp, #64	; 0x40
 8003bde:	bd70      	pop	{r4, r5, r6, pc}

08003be0 <__smakebuf_r>:
 8003be0:	898b      	ldrh	r3, [r1, #12]
 8003be2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003be4:	079d      	lsls	r5, r3, #30
 8003be6:	4606      	mov	r6, r0
 8003be8:	460c      	mov	r4, r1
 8003bea:	d507      	bpl.n	8003bfc <__smakebuf_r+0x1c>
 8003bec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003bf0:	6023      	str	r3, [r4, #0]
 8003bf2:	6123      	str	r3, [r4, #16]
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	6163      	str	r3, [r4, #20]
 8003bf8:	b002      	add	sp, #8
 8003bfa:	bd70      	pop	{r4, r5, r6, pc}
 8003bfc:	ab01      	add	r3, sp, #4
 8003bfe:	466a      	mov	r2, sp
 8003c00:	f7ff ffca 	bl	8003b98 <__swhatbuf_r>
 8003c04:	9900      	ldr	r1, [sp, #0]
 8003c06:	4605      	mov	r5, r0
 8003c08:	4630      	mov	r0, r6
 8003c0a:	f000 f875 	bl	8003cf8 <_malloc_r>
 8003c0e:	b948      	cbnz	r0, 8003c24 <__smakebuf_r+0x44>
 8003c10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c14:	059a      	lsls	r2, r3, #22
 8003c16:	d4ef      	bmi.n	8003bf8 <__smakebuf_r+0x18>
 8003c18:	f023 0303 	bic.w	r3, r3, #3
 8003c1c:	f043 0302 	orr.w	r3, r3, #2
 8003c20:	81a3      	strh	r3, [r4, #12]
 8003c22:	e7e3      	b.n	8003bec <__smakebuf_r+0xc>
 8003c24:	4b0d      	ldr	r3, [pc, #52]	; (8003c5c <__smakebuf_r+0x7c>)
 8003c26:	62b3      	str	r3, [r6, #40]	; 0x28
 8003c28:	89a3      	ldrh	r3, [r4, #12]
 8003c2a:	6020      	str	r0, [r4, #0]
 8003c2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c30:	81a3      	strh	r3, [r4, #12]
 8003c32:	9b00      	ldr	r3, [sp, #0]
 8003c34:	6120      	str	r0, [r4, #16]
 8003c36:	6163      	str	r3, [r4, #20]
 8003c38:	9b01      	ldr	r3, [sp, #4]
 8003c3a:	b15b      	cbz	r3, 8003c54 <__smakebuf_r+0x74>
 8003c3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c40:	4630      	mov	r0, r6
 8003c42:	f000 fc15 	bl	8004470 <_isatty_r>
 8003c46:	b128      	cbz	r0, 8003c54 <__smakebuf_r+0x74>
 8003c48:	89a3      	ldrh	r3, [r4, #12]
 8003c4a:	f023 0303 	bic.w	r3, r3, #3
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	81a3      	strh	r3, [r4, #12]
 8003c54:	89a3      	ldrh	r3, [r4, #12]
 8003c56:	431d      	orrs	r5, r3
 8003c58:	81a5      	strh	r5, [r4, #12]
 8003c5a:	e7cd      	b.n	8003bf8 <__smakebuf_r+0x18>
 8003c5c:	08003a05 	.word	0x08003a05

08003c60 <_free_r>:
 8003c60:	b538      	push	{r3, r4, r5, lr}
 8003c62:	4605      	mov	r5, r0
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d043      	beq.n	8003cf0 <_free_r+0x90>
 8003c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c6c:	1f0c      	subs	r4, r1, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	bfb8      	it	lt
 8003c72:	18e4      	addlt	r4, r4, r3
 8003c74:	f000 fc2c 	bl	80044d0 <__malloc_lock>
 8003c78:	4a1e      	ldr	r2, [pc, #120]	; (8003cf4 <_free_r+0x94>)
 8003c7a:	6813      	ldr	r3, [r2, #0]
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	b933      	cbnz	r3, 8003c8e <_free_r+0x2e>
 8003c80:	6063      	str	r3, [r4, #4]
 8003c82:	6014      	str	r4, [r2, #0]
 8003c84:	4628      	mov	r0, r5
 8003c86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c8a:	f000 bc22 	b.w	80044d2 <__malloc_unlock>
 8003c8e:	42a3      	cmp	r3, r4
 8003c90:	d90b      	bls.n	8003caa <_free_r+0x4a>
 8003c92:	6821      	ldr	r1, [r4, #0]
 8003c94:	1862      	adds	r2, r4, r1
 8003c96:	4293      	cmp	r3, r2
 8003c98:	bf01      	itttt	eq
 8003c9a:	681a      	ldreq	r2, [r3, #0]
 8003c9c:	685b      	ldreq	r3, [r3, #4]
 8003c9e:	1852      	addeq	r2, r2, r1
 8003ca0:	6022      	streq	r2, [r4, #0]
 8003ca2:	6063      	str	r3, [r4, #4]
 8003ca4:	6004      	str	r4, [r0, #0]
 8003ca6:	e7ed      	b.n	8003c84 <_free_r+0x24>
 8003ca8:	4613      	mov	r3, r2
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	b10a      	cbz	r2, 8003cb2 <_free_r+0x52>
 8003cae:	42a2      	cmp	r2, r4
 8003cb0:	d9fa      	bls.n	8003ca8 <_free_r+0x48>
 8003cb2:	6819      	ldr	r1, [r3, #0]
 8003cb4:	1858      	adds	r0, r3, r1
 8003cb6:	42a0      	cmp	r0, r4
 8003cb8:	d10b      	bne.n	8003cd2 <_free_r+0x72>
 8003cba:	6820      	ldr	r0, [r4, #0]
 8003cbc:	4401      	add	r1, r0
 8003cbe:	1858      	adds	r0, r3, r1
 8003cc0:	4282      	cmp	r2, r0
 8003cc2:	6019      	str	r1, [r3, #0]
 8003cc4:	d1de      	bne.n	8003c84 <_free_r+0x24>
 8003cc6:	6810      	ldr	r0, [r2, #0]
 8003cc8:	6852      	ldr	r2, [r2, #4]
 8003cca:	4401      	add	r1, r0
 8003ccc:	6019      	str	r1, [r3, #0]
 8003cce:	605a      	str	r2, [r3, #4]
 8003cd0:	e7d8      	b.n	8003c84 <_free_r+0x24>
 8003cd2:	d902      	bls.n	8003cda <_free_r+0x7a>
 8003cd4:	230c      	movs	r3, #12
 8003cd6:	602b      	str	r3, [r5, #0]
 8003cd8:	e7d4      	b.n	8003c84 <_free_r+0x24>
 8003cda:	6820      	ldr	r0, [r4, #0]
 8003cdc:	1821      	adds	r1, r4, r0
 8003cde:	428a      	cmp	r2, r1
 8003ce0:	bf01      	itttt	eq
 8003ce2:	6811      	ldreq	r1, [r2, #0]
 8003ce4:	6852      	ldreq	r2, [r2, #4]
 8003ce6:	1809      	addeq	r1, r1, r0
 8003ce8:	6021      	streq	r1, [r4, #0]
 8003cea:	6062      	str	r2, [r4, #4]
 8003cec:	605c      	str	r4, [r3, #4]
 8003cee:	e7c9      	b.n	8003c84 <_free_r+0x24>
 8003cf0:	bd38      	pop	{r3, r4, r5, pc}
 8003cf2:	bf00      	nop
 8003cf4:	20000120 	.word	0x20000120

08003cf8 <_malloc_r>:
 8003cf8:	b570      	push	{r4, r5, r6, lr}
 8003cfa:	1ccd      	adds	r5, r1, #3
 8003cfc:	f025 0503 	bic.w	r5, r5, #3
 8003d00:	3508      	adds	r5, #8
 8003d02:	2d0c      	cmp	r5, #12
 8003d04:	bf38      	it	cc
 8003d06:	250c      	movcc	r5, #12
 8003d08:	2d00      	cmp	r5, #0
 8003d0a:	4606      	mov	r6, r0
 8003d0c:	db01      	blt.n	8003d12 <_malloc_r+0x1a>
 8003d0e:	42a9      	cmp	r1, r5
 8003d10:	d903      	bls.n	8003d1a <_malloc_r+0x22>
 8003d12:	230c      	movs	r3, #12
 8003d14:	6033      	str	r3, [r6, #0]
 8003d16:	2000      	movs	r0, #0
 8003d18:	bd70      	pop	{r4, r5, r6, pc}
 8003d1a:	f000 fbd9 	bl	80044d0 <__malloc_lock>
 8003d1e:	4a23      	ldr	r2, [pc, #140]	; (8003dac <_malloc_r+0xb4>)
 8003d20:	6814      	ldr	r4, [r2, #0]
 8003d22:	4621      	mov	r1, r4
 8003d24:	b991      	cbnz	r1, 8003d4c <_malloc_r+0x54>
 8003d26:	4c22      	ldr	r4, [pc, #136]	; (8003db0 <_malloc_r+0xb8>)
 8003d28:	6823      	ldr	r3, [r4, #0]
 8003d2a:	b91b      	cbnz	r3, 8003d34 <_malloc_r+0x3c>
 8003d2c:	4630      	mov	r0, r6
 8003d2e:	f000 fb17 	bl	8004360 <_sbrk_r>
 8003d32:	6020      	str	r0, [r4, #0]
 8003d34:	4629      	mov	r1, r5
 8003d36:	4630      	mov	r0, r6
 8003d38:	f000 fb12 	bl	8004360 <_sbrk_r>
 8003d3c:	1c43      	adds	r3, r0, #1
 8003d3e:	d126      	bne.n	8003d8e <_malloc_r+0x96>
 8003d40:	230c      	movs	r3, #12
 8003d42:	4630      	mov	r0, r6
 8003d44:	6033      	str	r3, [r6, #0]
 8003d46:	f000 fbc4 	bl	80044d2 <__malloc_unlock>
 8003d4a:	e7e4      	b.n	8003d16 <_malloc_r+0x1e>
 8003d4c:	680b      	ldr	r3, [r1, #0]
 8003d4e:	1b5b      	subs	r3, r3, r5
 8003d50:	d41a      	bmi.n	8003d88 <_malloc_r+0x90>
 8003d52:	2b0b      	cmp	r3, #11
 8003d54:	d90f      	bls.n	8003d76 <_malloc_r+0x7e>
 8003d56:	600b      	str	r3, [r1, #0]
 8003d58:	18cc      	adds	r4, r1, r3
 8003d5a:	50cd      	str	r5, [r1, r3]
 8003d5c:	4630      	mov	r0, r6
 8003d5e:	f000 fbb8 	bl	80044d2 <__malloc_unlock>
 8003d62:	f104 000b 	add.w	r0, r4, #11
 8003d66:	1d23      	adds	r3, r4, #4
 8003d68:	f020 0007 	bic.w	r0, r0, #7
 8003d6c:	1ac3      	subs	r3, r0, r3
 8003d6e:	d01b      	beq.n	8003da8 <_malloc_r+0xb0>
 8003d70:	425a      	negs	r2, r3
 8003d72:	50e2      	str	r2, [r4, r3]
 8003d74:	bd70      	pop	{r4, r5, r6, pc}
 8003d76:	428c      	cmp	r4, r1
 8003d78:	bf0b      	itete	eq
 8003d7a:	6863      	ldreq	r3, [r4, #4]
 8003d7c:	684b      	ldrne	r3, [r1, #4]
 8003d7e:	6013      	streq	r3, [r2, #0]
 8003d80:	6063      	strne	r3, [r4, #4]
 8003d82:	bf18      	it	ne
 8003d84:	460c      	movne	r4, r1
 8003d86:	e7e9      	b.n	8003d5c <_malloc_r+0x64>
 8003d88:	460c      	mov	r4, r1
 8003d8a:	6849      	ldr	r1, [r1, #4]
 8003d8c:	e7ca      	b.n	8003d24 <_malloc_r+0x2c>
 8003d8e:	1cc4      	adds	r4, r0, #3
 8003d90:	f024 0403 	bic.w	r4, r4, #3
 8003d94:	42a0      	cmp	r0, r4
 8003d96:	d005      	beq.n	8003da4 <_malloc_r+0xac>
 8003d98:	1a21      	subs	r1, r4, r0
 8003d9a:	4630      	mov	r0, r6
 8003d9c:	f000 fae0 	bl	8004360 <_sbrk_r>
 8003da0:	3001      	adds	r0, #1
 8003da2:	d0cd      	beq.n	8003d40 <_malloc_r+0x48>
 8003da4:	6025      	str	r5, [r4, #0]
 8003da6:	e7d9      	b.n	8003d5c <_malloc_r+0x64>
 8003da8:	bd70      	pop	{r4, r5, r6, pc}
 8003daa:	bf00      	nop
 8003dac:	20000120 	.word	0x20000120
 8003db0:	20000124 	.word	0x20000124

08003db4 <__sfputc_r>:
 8003db4:	6893      	ldr	r3, [r2, #8]
 8003db6:	b410      	push	{r4}
 8003db8:	3b01      	subs	r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	6093      	str	r3, [r2, #8]
 8003dbe:	da08      	bge.n	8003dd2 <__sfputc_r+0x1e>
 8003dc0:	6994      	ldr	r4, [r2, #24]
 8003dc2:	42a3      	cmp	r3, r4
 8003dc4:	db02      	blt.n	8003dcc <__sfputc_r+0x18>
 8003dc6:	b2cb      	uxtb	r3, r1
 8003dc8:	2b0a      	cmp	r3, #10
 8003dca:	d102      	bne.n	8003dd2 <__sfputc_r+0x1e>
 8003dcc:	bc10      	pop	{r4}
 8003dce:	f7ff bca7 	b.w	8003720 <__swbuf_r>
 8003dd2:	6813      	ldr	r3, [r2, #0]
 8003dd4:	1c58      	adds	r0, r3, #1
 8003dd6:	6010      	str	r0, [r2, #0]
 8003dd8:	7019      	strb	r1, [r3, #0]
 8003dda:	b2c8      	uxtb	r0, r1
 8003ddc:	bc10      	pop	{r4}
 8003dde:	4770      	bx	lr

08003de0 <__sfputs_r>:
 8003de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003de2:	4606      	mov	r6, r0
 8003de4:	460f      	mov	r7, r1
 8003de6:	4614      	mov	r4, r2
 8003de8:	18d5      	adds	r5, r2, r3
 8003dea:	42ac      	cmp	r4, r5
 8003dec:	d101      	bne.n	8003df2 <__sfputs_r+0x12>
 8003dee:	2000      	movs	r0, #0
 8003df0:	e007      	b.n	8003e02 <__sfputs_r+0x22>
 8003df2:	463a      	mov	r2, r7
 8003df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003df8:	4630      	mov	r0, r6
 8003dfa:	f7ff ffdb 	bl	8003db4 <__sfputc_r>
 8003dfe:	1c43      	adds	r3, r0, #1
 8003e00:	d1f3      	bne.n	8003dea <__sfputs_r+0xa>
 8003e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003e04 <_vfiprintf_r>:
 8003e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e08:	b09d      	sub	sp, #116	; 0x74
 8003e0a:	460c      	mov	r4, r1
 8003e0c:	4617      	mov	r7, r2
 8003e0e:	9303      	str	r3, [sp, #12]
 8003e10:	4606      	mov	r6, r0
 8003e12:	b118      	cbz	r0, 8003e1c <_vfiprintf_r+0x18>
 8003e14:	6983      	ldr	r3, [r0, #24]
 8003e16:	b90b      	cbnz	r3, 8003e1c <_vfiprintf_r+0x18>
 8003e18:	f7ff fe34 	bl	8003a84 <__sinit>
 8003e1c:	4b7c      	ldr	r3, [pc, #496]	; (8004010 <_vfiprintf_r+0x20c>)
 8003e1e:	429c      	cmp	r4, r3
 8003e20:	d157      	bne.n	8003ed2 <_vfiprintf_r+0xce>
 8003e22:	6874      	ldr	r4, [r6, #4]
 8003e24:	89a3      	ldrh	r3, [r4, #12]
 8003e26:	0718      	lsls	r0, r3, #28
 8003e28:	d55d      	bpl.n	8003ee6 <_vfiprintf_r+0xe2>
 8003e2a:	6923      	ldr	r3, [r4, #16]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d05a      	beq.n	8003ee6 <_vfiprintf_r+0xe2>
 8003e30:	2300      	movs	r3, #0
 8003e32:	9309      	str	r3, [sp, #36]	; 0x24
 8003e34:	2320      	movs	r3, #32
 8003e36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e3a:	2330      	movs	r3, #48	; 0x30
 8003e3c:	f04f 0b01 	mov.w	fp, #1
 8003e40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e44:	46b8      	mov	r8, r7
 8003e46:	4645      	mov	r5, r8
 8003e48:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d155      	bne.n	8003efc <_vfiprintf_r+0xf8>
 8003e50:	ebb8 0a07 	subs.w	sl, r8, r7
 8003e54:	d00b      	beq.n	8003e6e <_vfiprintf_r+0x6a>
 8003e56:	4653      	mov	r3, sl
 8003e58:	463a      	mov	r2, r7
 8003e5a:	4621      	mov	r1, r4
 8003e5c:	4630      	mov	r0, r6
 8003e5e:	f7ff ffbf 	bl	8003de0 <__sfputs_r>
 8003e62:	3001      	adds	r0, #1
 8003e64:	f000 80c4 	beq.w	8003ff0 <_vfiprintf_r+0x1ec>
 8003e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e6a:	4453      	add	r3, sl
 8003e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e6e:	f898 3000 	ldrb.w	r3, [r8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 80bc 	beq.w	8003ff0 <_vfiprintf_r+0x1ec>
 8003e78:	2300      	movs	r3, #0
 8003e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e7e:	9304      	str	r3, [sp, #16]
 8003e80:	9307      	str	r3, [sp, #28]
 8003e82:	9205      	str	r2, [sp, #20]
 8003e84:	9306      	str	r3, [sp, #24]
 8003e86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e8a:	931a      	str	r3, [sp, #104]	; 0x68
 8003e8c:	2205      	movs	r2, #5
 8003e8e:	7829      	ldrb	r1, [r5, #0]
 8003e90:	4860      	ldr	r0, [pc, #384]	; (8004014 <_vfiprintf_r+0x210>)
 8003e92:	f000 fb0f 	bl	80044b4 <memchr>
 8003e96:	f105 0801 	add.w	r8, r5, #1
 8003e9a:	9b04      	ldr	r3, [sp, #16]
 8003e9c:	2800      	cmp	r0, #0
 8003e9e:	d131      	bne.n	8003f04 <_vfiprintf_r+0x100>
 8003ea0:	06d9      	lsls	r1, r3, #27
 8003ea2:	bf44      	itt	mi
 8003ea4:	2220      	movmi	r2, #32
 8003ea6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003eaa:	071a      	lsls	r2, r3, #28
 8003eac:	bf44      	itt	mi
 8003eae:	222b      	movmi	r2, #43	; 0x2b
 8003eb0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003eb4:	782a      	ldrb	r2, [r5, #0]
 8003eb6:	2a2a      	cmp	r2, #42	; 0x2a
 8003eb8:	d02c      	beq.n	8003f14 <_vfiprintf_r+0x110>
 8003eba:	2100      	movs	r1, #0
 8003ebc:	200a      	movs	r0, #10
 8003ebe:	9a07      	ldr	r2, [sp, #28]
 8003ec0:	46a8      	mov	r8, r5
 8003ec2:	f898 3000 	ldrb.w	r3, [r8]
 8003ec6:	3501      	adds	r5, #1
 8003ec8:	3b30      	subs	r3, #48	; 0x30
 8003eca:	2b09      	cmp	r3, #9
 8003ecc:	d96d      	bls.n	8003faa <_vfiprintf_r+0x1a6>
 8003ece:	b371      	cbz	r1, 8003f2e <_vfiprintf_r+0x12a>
 8003ed0:	e026      	b.n	8003f20 <_vfiprintf_r+0x11c>
 8003ed2:	4b51      	ldr	r3, [pc, #324]	; (8004018 <_vfiprintf_r+0x214>)
 8003ed4:	429c      	cmp	r4, r3
 8003ed6:	d101      	bne.n	8003edc <_vfiprintf_r+0xd8>
 8003ed8:	68b4      	ldr	r4, [r6, #8]
 8003eda:	e7a3      	b.n	8003e24 <_vfiprintf_r+0x20>
 8003edc:	4b4f      	ldr	r3, [pc, #316]	; (800401c <_vfiprintf_r+0x218>)
 8003ede:	429c      	cmp	r4, r3
 8003ee0:	bf08      	it	eq
 8003ee2:	68f4      	ldreq	r4, [r6, #12]
 8003ee4:	e79e      	b.n	8003e24 <_vfiprintf_r+0x20>
 8003ee6:	4621      	mov	r1, r4
 8003ee8:	4630      	mov	r0, r6
 8003eea:	f7ff fc6b 	bl	80037c4 <__swsetup_r>
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	d09e      	beq.n	8003e30 <_vfiprintf_r+0x2c>
 8003ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef6:	b01d      	add	sp, #116	; 0x74
 8003ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003efc:	2b25      	cmp	r3, #37	; 0x25
 8003efe:	d0a7      	beq.n	8003e50 <_vfiprintf_r+0x4c>
 8003f00:	46a8      	mov	r8, r5
 8003f02:	e7a0      	b.n	8003e46 <_vfiprintf_r+0x42>
 8003f04:	4a43      	ldr	r2, [pc, #268]	; (8004014 <_vfiprintf_r+0x210>)
 8003f06:	4645      	mov	r5, r8
 8003f08:	1a80      	subs	r0, r0, r2
 8003f0a:	fa0b f000 	lsl.w	r0, fp, r0
 8003f0e:	4318      	orrs	r0, r3
 8003f10:	9004      	str	r0, [sp, #16]
 8003f12:	e7bb      	b.n	8003e8c <_vfiprintf_r+0x88>
 8003f14:	9a03      	ldr	r2, [sp, #12]
 8003f16:	1d11      	adds	r1, r2, #4
 8003f18:	6812      	ldr	r2, [r2, #0]
 8003f1a:	9103      	str	r1, [sp, #12]
 8003f1c:	2a00      	cmp	r2, #0
 8003f1e:	db01      	blt.n	8003f24 <_vfiprintf_r+0x120>
 8003f20:	9207      	str	r2, [sp, #28]
 8003f22:	e004      	b.n	8003f2e <_vfiprintf_r+0x12a>
 8003f24:	4252      	negs	r2, r2
 8003f26:	f043 0302 	orr.w	r3, r3, #2
 8003f2a:	9207      	str	r2, [sp, #28]
 8003f2c:	9304      	str	r3, [sp, #16]
 8003f2e:	f898 3000 	ldrb.w	r3, [r8]
 8003f32:	2b2e      	cmp	r3, #46	; 0x2e
 8003f34:	d110      	bne.n	8003f58 <_vfiprintf_r+0x154>
 8003f36:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003f3a:	f108 0101 	add.w	r1, r8, #1
 8003f3e:	2b2a      	cmp	r3, #42	; 0x2a
 8003f40:	d137      	bne.n	8003fb2 <_vfiprintf_r+0x1ae>
 8003f42:	9b03      	ldr	r3, [sp, #12]
 8003f44:	f108 0802 	add.w	r8, r8, #2
 8003f48:	1d1a      	adds	r2, r3, #4
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	9203      	str	r2, [sp, #12]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	bfb8      	it	lt
 8003f52:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f56:	9305      	str	r3, [sp, #20]
 8003f58:	4d31      	ldr	r5, [pc, #196]	; (8004020 <_vfiprintf_r+0x21c>)
 8003f5a:	2203      	movs	r2, #3
 8003f5c:	f898 1000 	ldrb.w	r1, [r8]
 8003f60:	4628      	mov	r0, r5
 8003f62:	f000 faa7 	bl	80044b4 <memchr>
 8003f66:	b140      	cbz	r0, 8003f7a <_vfiprintf_r+0x176>
 8003f68:	2340      	movs	r3, #64	; 0x40
 8003f6a:	1b40      	subs	r0, r0, r5
 8003f6c:	fa03 f000 	lsl.w	r0, r3, r0
 8003f70:	9b04      	ldr	r3, [sp, #16]
 8003f72:	f108 0801 	add.w	r8, r8, #1
 8003f76:	4303      	orrs	r3, r0
 8003f78:	9304      	str	r3, [sp, #16]
 8003f7a:	f898 1000 	ldrb.w	r1, [r8]
 8003f7e:	2206      	movs	r2, #6
 8003f80:	4828      	ldr	r0, [pc, #160]	; (8004024 <_vfiprintf_r+0x220>)
 8003f82:	f108 0701 	add.w	r7, r8, #1
 8003f86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f8a:	f000 fa93 	bl	80044b4 <memchr>
 8003f8e:	2800      	cmp	r0, #0
 8003f90:	d034      	beq.n	8003ffc <_vfiprintf_r+0x1f8>
 8003f92:	4b25      	ldr	r3, [pc, #148]	; (8004028 <_vfiprintf_r+0x224>)
 8003f94:	bb03      	cbnz	r3, 8003fd8 <_vfiprintf_r+0x1d4>
 8003f96:	9b03      	ldr	r3, [sp, #12]
 8003f98:	3307      	adds	r3, #7
 8003f9a:	f023 0307 	bic.w	r3, r3, #7
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	9303      	str	r3, [sp, #12]
 8003fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fa4:	444b      	add	r3, r9
 8003fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8003fa8:	e74c      	b.n	8003e44 <_vfiprintf_r+0x40>
 8003faa:	fb00 3202 	mla	r2, r0, r2, r3
 8003fae:	2101      	movs	r1, #1
 8003fb0:	e786      	b.n	8003ec0 <_vfiprintf_r+0xbc>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	250a      	movs	r5, #10
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	9305      	str	r3, [sp, #20]
 8003fba:	4688      	mov	r8, r1
 8003fbc:	f898 2000 	ldrb.w	r2, [r8]
 8003fc0:	3101      	adds	r1, #1
 8003fc2:	3a30      	subs	r2, #48	; 0x30
 8003fc4:	2a09      	cmp	r2, #9
 8003fc6:	d903      	bls.n	8003fd0 <_vfiprintf_r+0x1cc>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0c5      	beq.n	8003f58 <_vfiprintf_r+0x154>
 8003fcc:	9005      	str	r0, [sp, #20]
 8003fce:	e7c3      	b.n	8003f58 <_vfiprintf_r+0x154>
 8003fd0:	fb05 2000 	mla	r0, r5, r0, r2
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e7f0      	b.n	8003fba <_vfiprintf_r+0x1b6>
 8003fd8:	ab03      	add	r3, sp, #12
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	4622      	mov	r2, r4
 8003fde:	4b13      	ldr	r3, [pc, #76]	; (800402c <_vfiprintf_r+0x228>)
 8003fe0:	a904      	add	r1, sp, #16
 8003fe2:	4630      	mov	r0, r6
 8003fe4:	f3af 8000 	nop.w
 8003fe8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003fec:	4681      	mov	r9, r0
 8003fee:	d1d8      	bne.n	8003fa2 <_vfiprintf_r+0x19e>
 8003ff0:	89a3      	ldrh	r3, [r4, #12]
 8003ff2:	065b      	lsls	r3, r3, #25
 8003ff4:	f53f af7d 	bmi.w	8003ef2 <_vfiprintf_r+0xee>
 8003ff8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ffa:	e77c      	b.n	8003ef6 <_vfiprintf_r+0xf2>
 8003ffc:	ab03      	add	r3, sp, #12
 8003ffe:	9300      	str	r3, [sp, #0]
 8004000:	4622      	mov	r2, r4
 8004002:	4b0a      	ldr	r3, [pc, #40]	; (800402c <_vfiprintf_r+0x228>)
 8004004:	a904      	add	r1, sp, #16
 8004006:	4630      	mov	r0, r6
 8004008:	f000 f88a 	bl	8004120 <_printf_i>
 800400c:	e7ec      	b.n	8003fe8 <_vfiprintf_r+0x1e4>
 800400e:	bf00      	nop
 8004010:	080045d8 	.word	0x080045d8
 8004014:	08004618 	.word	0x08004618
 8004018:	080045f8 	.word	0x080045f8
 800401c:	080045b8 	.word	0x080045b8
 8004020:	0800461e 	.word	0x0800461e
 8004024:	08004622 	.word	0x08004622
 8004028:	00000000 	.word	0x00000000
 800402c:	08003de1 	.word	0x08003de1

08004030 <_printf_common>:
 8004030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004034:	4691      	mov	r9, r2
 8004036:	461f      	mov	r7, r3
 8004038:	688a      	ldr	r2, [r1, #8]
 800403a:	690b      	ldr	r3, [r1, #16]
 800403c:	4606      	mov	r6, r0
 800403e:	4293      	cmp	r3, r2
 8004040:	bfb8      	it	lt
 8004042:	4613      	movlt	r3, r2
 8004044:	f8c9 3000 	str.w	r3, [r9]
 8004048:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800404c:	460c      	mov	r4, r1
 800404e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004052:	b112      	cbz	r2, 800405a <_printf_common+0x2a>
 8004054:	3301      	adds	r3, #1
 8004056:	f8c9 3000 	str.w	r3, [r9]
 800405a:	6823      	ldr	r3, [r4, #0]
 800405c:	0699      	lsls	r1, r3, #26
 800405e:	bf42      	ittt	mi
 8004060:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004064:	3302      	addmi	r3, #2
 8004066:	f8c9 3000 	strmi.w	r3, [r9]
 800406a:	6825      	ldr	r5, [r4, #0]
 800406c:	f015 0506 	ands.w	r5, r5, #6
 8004070:	d107      	bne.n	8004082 <_printf_common+0x52>
 8004072:	f104 0a19 	add.w	sl, r4, #25
 8004076:	68e3      	ldr	r3, [r4, #12]
 8004078:	f8d9 2000 	ldr.w	r2, [r9]
 800407c:	1a9b      	subs	r3, r3, r2
 800407e:	429d      	cmp	r5, r3
 8004080:	db2a      	blt.n	80040d8 <_printf_common+0xa8>
 8004082:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004086:	6822      	ldr	r2, [r4, #0]
 8004088:	3300      	adds	r3, #0
 800408a:	bf18      	it	ne
 800408c:	2301      	movne	r3, #1
 800408e:	0692      	lsls	r2, r2, #26
 8004090:	d42f      	bmi.n	80040f2 <_printf_common+0xc2>
 8004092:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004096:	4639      	mov	r1, r7
 8004098:	4630      	mov	r0, r6
 800409a:	47c0      	blx	r8
 800409c:	3001      	adds	r0, #1
 800409e:	d022      	beq.n	80040e6 <_printf_common+0xb6>
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	68e5      	ldr	r5, [r4, #12]
 80040a4:	f003 0306 	and.w	r3, r3, #6
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	bf18      	it	ne
 80040ac:	2500      	movne	r5, #0
 80040ae:	f8d9 2000 	ldr.w	r2, [r9]
 80040b2:	f04f 0900 	mov.w	r9, #0
 80040b6:	bf08      	it	eq
 80040b8:	1aad      	subeq	r5, r5, r2
 80040ba:	68a3      	ldr	r3, [r4, #8]
 80040bc:	6922      	ldr	r2, [r4, #16]
 80040be:	bf08      	it	eq
 80040c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040c4:	4293      	cmp	r3, r2
 80040c6:	bfc4      	itt	gt
 80040c8:	1a9b      	subgt	r3, r3, r2
 80040ca:	18ed      	addgt	r5, r5, r3
 80040cc:	341a      	adds	r4, #26
 80040ce:	454d      	cmp	r5, r9
 80040d0:	d11b      	bne.n	800410a <_printf_common+0xda>
 80040d2:	2000      	movs	r0, #0
 80040d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040d8:	2301      	movs	r3, #1
 80040da:	4652      	mov	r2, sl
 80040dc:	4639      	mov	r1, r7
 80040de:	4630      	mov	r0, r6
 80040e0:	47c0      	blx	r8
 80040e2:	3001      	adds	r0, #1
 80040e4:	d103      	bne.n	80040ee <_printf_common+0xbe>
 80040e6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ee:	3501      	adds	r5, #1
 80040f0:	e7c1      	b.n	8004076 <_printf_common+0x46>
 80040f2:	2030      	movs	r0, #48	; 0x30
 80040f4:	18e1      	adds	r1, r4, r3
 80040f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040fa:	1c5a      	adds	r2, r3, #1
 80040fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004100:	4422      	add	r2, r4
 8004102:	3302      	adds	r3, #2
 8004104:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004108:	e7c3      	b.n	8004092 <_printf_common+0x62>
 800410a:	2301      	movs	r3, #1
 800410c:	4622      	mov	r2, r4
 800410e:	4639      	mov	r1, r7
 8004110:	4630      	mov	r0, r6
 8004112:	47c0      	blx	r8
 8004114:	3001      	adds	r0, #1
 8004116:	d0e6      	beq.n	80040e6 <_printf_common+0xb6>
 8004118:	f109 0901 	add.w	r9, r9, #1
 800411c:	e7d7      	b.n	80040ce <_printf_common+0x9e>
	...

08004120 <_printf_i>:
 8004120:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004124:	4617      	mov	r7, r2
 8004126:	7e0a      	ldrb	r2, [r1, #24]
 8004128:	b085      	sub	sp, #20
 800412a:	2a6e      	cmp	r2, #110	; 0x6e
 800412c:	4698      	mov	r8, r3
 800412e:	4606      	mov	r6, r0
 8004130:	460c      	mov	r4, r1
 8004132:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004134:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004138:	f000 80bc 	beq.w	80042b4 <_printf_i+0x194>
 800413c:	d81a      	bhi.n	8004174 <_printf_i+0x54>
 800413e:	2a63      	cmp	r2, #99	; 0x63
 8004140:	d02e      	beq.n	80041a0 <_printf_i+0x80>
 8004142:	d80a      	bhi.n	800415a <_printf_i+0x3a>
 8004144:	2a00      	cmp	r2, #0
 8004146:	f000 80c8 	beq.w	80042da <_printf_i+0x1ba>
 800414a:	2a58      	cmp	r2, #88	; 0x58
 800414c:	f000 808a 	beq.w	8004264 <_printf_i+0x144>
 8004150:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004154:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004158:	e02a      	b.n	80041b0 <_printf_i+0x90>
 800415a:	2a64      	cmp	r2, #100	; 0x64
 800415c:	d001      	beq.n	8004162 <_printf_i+0x42>
 800415e:	2a69      	cmp	r2, #105	; 0x69
 8004160:	d1f6      	bne.n	8004150 <_printf_i+0x30>
 8004162:	6821      	ldr	r1, [r4, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	f011 0f80 	tst.w	r1, #128	; 0x80
 800416a:	d023      	beq.n	80041b4 <_printf_i+0x94>
 800416c:	1d11      	adds	r1, r2, #4
 800416e:	6019      	str	r1, [r3, #0]
 8004170:	6813      	ldr	r3, [r2, #0]
 8004172:	e027      	b.n	80041c4 <_printf_i+0xa4>
 8004174:	2a73      	cmp	r2, #115	; 0x73
 8004176:	f000 80b4 	beq.w	80042e2 <_printf_i+0x1c2>
 800417a:	d808      	bhi.n	800418e <_printf_i+0x6e>
 800417c:	2a6f      	cmp	r2, #111	; 0x6f
 800417e:	d02a      	beq.n	80041d6 <_printf_i+0xb6>
 8004180:	2a70      	cmp	r2, #112	; 0x70
 8004182:	d1e5      	bne.n	8004150 <_printf_i+0x30>
 8004184:	680a      	ldr	r2, [r1, #0]
 8004186:	f042 0220 	orr.w	r2, r2, #32
 800418a:	600a      	str	r2, [r1, #0]
 800418c:	e003      	b.n	8004196 <_printf_i+0x76>
 800418e:	2a75      	cmp	r2, #117	; 0x75
 8004190:	d021      	beq.n	80041d6 <_printf_i+0xb6>
 8004192:	2a78      	cmp	r2, #120	; 0x78
 8004194:	d1dc      	bne.n	8004150 <_printf_i+0x30>
 8004196:	2278      	movs	r2, #120	; 0x78
 8004198:	496f      	ldr	r1, [pc, #444]	; (8004358 <_printf_i+0x238>)
 800419a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800419e:	e064      	b.n	800426a <_printf_i+0x14a>
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80041a6:	1d11      	adds	r1, r2, #4
 80041a8:	6019      	str	r1, [r3, #0]
 80041aa:	6813      	ldr	r3, [r2, #0]
 80041ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041b0:	2301      	movs	r3, #1
 80041b2:	e0a3      	b.n	80042fc <_printf_i+0x1dc>
 80041b4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80041b8:	f102 0104 	add.w	r1, r2, #4
 80041bc:	6019      	str	r1, [r3, #0]
 80041be:	d0d7      	beq.n	8004170 <_printf_i+0x50>
 80041c0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	da03      	bge.n	80041d0 <_printf_i+0xb0>
 80041c8:	222d      	movs	r2, #45	; 0x2d
 80041ca:	425b      	negs	r3, r3
 80041cc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80041d0:	4962      	ldr	r1, [pc, #392]	; (800435c <_printf_i+0x23c>)
 80041d2:	220a      	movs	r2, #10
 80041d4:	e017      	b.n	8004206 <_printf_i+0xe6>
 80041d6:	6820      	ldr	r0, [r4, #0]
 80041d8:	6819      	ldr	r1, [r3, #0]
 80041da:	f010 0f80 	tst.w	r0, #128	; 0x80
 80041de:	d003      	beq.n	80041e8 <_printf_i+0xc8>
 80041e0:	1d08      	adds	r0, r1, #4
 80041e2:	6018      	str	r0, [r3, #0]
 80041e4:	680b      	ldr	r3, [r1, #0]
 80041e6:	e006      	b.n	80041f6 <_printf_i+0xd6>
 80041e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041ec:	f101 0004 	add.w	r0, r1, #4
 80041f0:	6018      	str	r0, [r3, #0]
 80041f2:	d0f7      	beq.n	80041e4 <_printf_i+0xc4>
 80041f4:	880b      	ldrh	r3, [r1, #0]
 80041f6:	2a6f      	cmp	r2, #111	; 0x6f
 80041f8:	bf14      	ite	ne
 80041fa:	220a      	movne	r2, #10
 80041fc:	2208      	moveq	r2, #8
 80041fe:	4957      	ldr	r1, [pc, #348]	; (800435c <_printf_i+0x23c>)
 8004200:	2000      	movs	r0, #0
 8004202:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004206:	6865      	ldr	r5, [r4, #4]
 8004208:	2d00      	cmp	r5, #0
 800420a:	60a5      	str	r5, [r4, #8]
 800420c:	f2c0 809c 	blt.w	8004348 <_printf_i+0x228>
 8004210:	6820      	ldr	r0, [r4, #0]
 8004212:	f020 0004 	bic.w	r0, r0, #4
 8004216:	6020      	str	r0, [r4, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d13f      	bne.n	800429c <_printf_i+0x17c>
 800421c:	2d00      	cmp	r5, #0
 800421e:	f040 8095 	bne.w	800434c <_printf_i+0x22c>
 8004222:	4675      	mov	r5, lr
 8004224:	2a08      	cmp	r2, #8
 8004226:	d10b      	bne.n	8004240 <_printf_i+0x120>
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	07da      	lsls	r2, r3, #31
 800422c:	d508      	bpl.n	8004240 <_printf_i+0x120>
 800422e:	6923      	ldr	r3, [r4, #16]
 8004230:	6862      	ldr	r2, [r4, #4]
 8004232:	429a      	cmp	r2, r3
 8004234:	bfde      	ittt	le
 8004236:	2330      	movle	r3, #48	; 0x30
 8004238:	f805 3c01 	strble.w	r3, [r5, #-1]
 800423c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004240:	ebae 0305 	sub.w	r3, lr, r5
 8004244:	6123      	str	r3, [r4, #16]
 8004246:	f8cd 8000 	str.w	r8, [sp]
 800424a:	463b      	mov	r3, r7
 800424c:	aa03      	add	r2, sp, #12
 800424e:	4621      	mov	r1, r4
 8004250:	4630      	mov	r0, r6
 8004252:	f7ff feed 	bl	8004030 <_printf_common>
 8004256:	3001      	adds	r0, #1
 8004258:	d155      	bne.n	8004306 <_printf_i+0x1e6>
 800425a:	f04f 30ff 	mov.w	r0, #4294967295
 800425e:	b005      	add	sp, #20
 8004260:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004264:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004268:	493c      	ldr	r1, [pc, #240]	; (800435c <_printf_i+0x23c>)
 800426a:	6822      	ldr	r2, [r4, #0]
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004272:	f100 0504 	add.w	r5, r0, #4
 8004276:	601d      	str	r5, [r3, #0]
 8004278:	d001      	beq.n	800427e <_printf_i+0x15e>
 800427a:	6803      	ldr	r3, [r0, #0]
 800427c:	e002      	b.n	8004284 <_printf_i+0x164>
 800427e:	0655      	lsls	r5, r2, #25
 8004280:	d5fb      	bpl.n	800427a <_printf_i+0x15a>
 8004282:	8803      	ldrh	r3, [r0, #0]
 8004284:	07d0      	lsls	r0, r2, #31
 8004286:	bf44      	itt	mi
 8004288:	f042 0220 	orrmi.w	r2, r2, #32
 800428c:	6022      	strmi	r2, [r4, #0]
 800428e:	b91b      	cbnz	r3, 8004298 <_printf_i+0x178>
 8004290:	6822      	ldr	r2, [r4, #0]
 8004292:	f022 0220 	bic.w	r2, r2, #32
 8004296:	6022      	str	r2, [r4, #0]
 8004298:	2210      	movs	r2, #16
 800429a:	e7b1      	b.n	8004200 <_printf_i+0xe0>
 800429c:	4675      	mov	r5, lr
 800429e:	fbb3 f0f2 	udiv	r0, r3, r2
 80042a2:	fb02 3310 	mls	r3, r2, r0, r3
 80042a6:	5ccb      	ldrb	r3, [r1, r3]
 80042a8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80042ac:	4603      	mov	r3, r0
 80042ae:	2800      	cmp	r0, #0
 80042b0:	d1f5      	bne.n	800429e <_printf_i+0x17e>
 80042b2:	e7b7      	b.n	8004224 <_printf_i+0x104>
 80042b4:	6808      	ldr	r0, [r1, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	f010 0f80 	tst.w	r0, #128	; 0x80
 80042bc:	6949      	ldr	r1, [r1, #20]
 80042be:	d004      	beq.n	80042ca <_printf_i+0x1aa>
 80042c0:	1d10      	adds	r0, r2, #4
 80042c2:	6018      	str	r0, [r3, #0]
 80042c4:	6813      	ldr	r3, [r2, #0]
 80042c6:	6019      	str	r1, [r3, #0]
 80042c8:	e007      	b.n	80042da <_printf_i+0x1ba>
 80042ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042ce:	f102 0004 	add.w	r0, r2, #4
 80042d2:	6018      	str	r0, [r3, #0]
 80042d4:	6813      	ldr	r3, [r2, #0]
 80042d6:	d0f6      	beq.n	80042c6 <_printf_i+0x1a6>
 80042d8:	8019      	strh	r1, [r3, #0]
 80042da:	2300      	movs	r3, #0
 80042dc:	4675      	mov	r5, lr
 80042de:	6123      	str	r3, [r4, #16]
 80042e0:	e7b1      	b.n	8004246 <_printf_i+0x126>
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	1d11      	adds	r1, r2, #4
 80042e6:	6019      	str	r1, [r3, #0]
 80042e8:	6815      	ldr	r5, [r2, #0]
 80042ea:	2100      	movs	r1, #0
 80042ec:	6862      	ldr	r2, [r4, #4]
 80042ee:	4628      	mov	r0, r5
 80042f0:	f000 f8e0 	bl	80044b4 <memchr>
 80042f4:	b108      	cbz	r0, 80042fa <_printf_i+0x1da>
 80042f6:	1b40      	subs	r0, r0, r5
 80042f8:	6060      	str	r0, [r4, #4]
 80042fa:	6863      	ldr	r3, [r4, #4]
 80042fc:	6123      	str	r3, [r4, #16]
 80042fe:	2300      	movs	r3, #0
 8004300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004304:	e79f      	b.n	8004246 <_printf_i+0x126>
 8004306:	6923      	ldr	r3, [r4, #16]
 8004308:	462a      	mov	r2, r5
 800430a:	4639      	mov	r1, r7
 800430c:	4630      	mov	r0, r6
 800430e:	47c0      	blx	r8
 8004310:	3001      	adds	r0, #1
 8004312:	d0a2      	beq.n	800425a <_printf_i+0x13a>
 8004314:	6823      	ldr	r3, [r4, #0]
 8004316:	079b      	lsls	r3, r3, #30
 8004318:	d507      	bpl.n	800432a <_printf_i+0x20a>
 800431a:	2500      	movs	r5, #0
 800431c:	f104 0919 	add.w	r9, r4, #25
 8004320:	68e3      	ldr	r3, [r4, #12]
 8004322:	9a03      	ldr	r2, [sp, #12]
 8004324:	1a9b      	subs	r3, r3, r2
 8004326:	429d      	cmp	r5, r3
 8004328:	db05      	blt.n	8004336 <_printf_i+0x216>
 800432a:	68e0      	ldr	r0, [r4, #12]
 800432c:	9b03      	ldr	r3, [sp, #12]
 800432e:	4298      	cmp	r0, r3
 8004330:	bfb8      	it	lt
 8004332:	4618      	movlt	r0, r3
 8004334:	e793      	b.n	800425e <_printf_i+0x13e>
 8004336:	2301      	movs	r3, #1
 8004338:	464a      	mov	r2, r9
 800433a:	4639      	mov	r1, r7
 800433c:	4630      	mov	r0, r6
 800433e:	47c0      	blx	r8
 8004340:	3001      	adds	r0, #1
 8004342:	d08a      	beq.n	800425a <_printf_i+0x13a>
 8004344:	3501      	adds	r5, #1
 8004346:	e7eb      	b.n	8004320 <_printf_i+0x200>
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1a7      	bne.n	800429c <_printf_i+0x17c>
 800434c:	780b      	ldrb	r3, [r1, #0]
 800434e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004352:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004356:	e765      	b.n	8004224 <_printf_i+0x104>
 8004358:	0800463a 	.word	0x0800463a
 800435c:	08004629 	.word	0x08004629

08004360 <_sbrk_r>:
 8004360:	b538      	push	{r3, r4, r5, lr}
 8004362:	2300      	movs	r3, #0
 8004364:	4c05      	ldr	r4, [pc, #20]	; (800437c <_sbrk_r+0x1c>)
 8004366:	4605      	mov	r5, r0
 8004368:	4608      	mov	r0, r1
 800436a:	6023      	str	r3, [r4, #0]
 800436c:	f7ff f8b8 	bl	80034e0 <_sbrk>
 8004370:	1c43      	adds	r3, r0, #1
 8004372:	d102      	bne.n	800437a <_sbrk_r+0x1a>
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	b103      	cbz	r3, 800437a <_sbrk_r+0x1a>
 8004378:	602b      	str	r3, [r5, #0]
 800437a:	bd38      	pop	{r3, r4, r5, pc}
 800437c:	20000304 	.word	0x20000304

08004380 <__sread>:
 8004380:	b510      	push	{r4, lr}
 8004382:	460c      	mov	r4, r1
 8004384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004388:	f000 f8a4 	bl	80044d4 <_read_r>
 800438c:	2800      	cmp	r0, #0
 800438e:	bfab      	itete	ge
 8004390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004392:	89a3      	ldrhlt	r3, [r4, #12]
 8004394:	181b      	addge	r3, r3, r0
 8004396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800439a:	bfac      	ite	ge
 800439c:	6563      	strge	r3, [r4, #84]	; 0x54
 800439e:	81a3      	strhlt	r3, [r4, #12]
 80043a0:	bd10      	pop	{r4, pc}

080043a2 <__swrite>:
 80043a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043a6:	461f      	mov	r7, r3
 80043a8:	898b      	ldrh	r3, [r1, #12]
 80043aa:	4605      	mov	r5, r0
 80043ac:	05db      	lsls	r3, r3, #23
 80043ae:	460c      	mov	r4, r1
 80043b0:	4616      	mov	r6, r2
 80043b2:	d505      	bpl.n	80043c0 <__swrite+0x1e>
 80043b4:	2302      	movs	r3, #2
 80043b6:	2200      	movs	r2, #0
 80043b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043bc:	f000 f868 	bl	8004490 <_lseek_r>
 80043c0:	89a3      	ldrh	r3, [r4, #12]
 80043c2:	4632      	mov	r2, r6
 80043c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043c8:	81a3      	strh	r3, [r4, #12]
 80043ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043ce:	463b      	mov	r3, r7
 80043d0:	4628      	mov	r0, r5
 80043d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043d6:	f000 b817 	b.w	8004408 <_write_r>

080043da <__sseek>:
 80043da:	b510      	push	{r4, lr}
 80043dc:	460c      	mov	r4, r1
 80043de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043e2:	f000 f855 	bl	8004490 <_lseek_r>
 80043e6:	1c43      	adds	r3, r0, #1
 80043e8:	89a3      	ldrh	r3, [r4, #12]
 80043ea:	bf15      	itete	ne
 80043ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80043ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80043f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80043f6:	81a3      	strheq	r3, [r4, #12]
 80043f8:	bf18      	it	ne
 80043fa:	81a3      	strhne	r3, [r4, #12]
 80043fc:	bd10      	pop	{r4, pc}

080043fe <__sclose>:
 80043fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004402:	f000 b813 	b.w	800442c <_close_r>
	...

08004408 <_write_r>:
 8004408:	b538      	push	{r3, r4, r5, lr}
 800440a:	4605      	mov	r5, r0
 800440c:	4608      	mov	r0, r1
 800440e:	4611      	mov	r1, r2
 8004410:	2200      	movs	r2, #0
 8004412:	4c05      	ldr	r4, [pc, #20]	; (8004428 <_write_r+0x20>)
 8004414:	6022      	str	r2, [r4, #0]
 8004416:	461a      	mov	r2, r3
 8004418:	f7fd fdf8 	bl	800200c <_write>
 800441c:	1c43      	adds	r3, r0, #1
 800441e:	d102      	bne.n	8004426 <_write_r+0x1e>
 8004420:	6823      	ldr	r3, [r4, #0]
 8004422:	b103      	cbz	r3, 8004426 <_write_r+0x1e>
 8004424:	602b      	str	r3, [r5, #0]
 8004426:	bd38      	pop	{r3, r4, r5, pc}
 8004428:	20000304 	.word	0x20000304

0800442c <_close_r>:
 800442c:	b538      	push	{r3, r4, r5, lr}
 800442e:	2300      	movs	r3, #0
 8004430:	4c05      	ldr	r4, [pc, #20]	; (8004448 <_close_r+0x1c>)
 8004432:	4605      	mov	r5, r0
 8004434:	4608      	mov	r0, r1
 8004436:	6023      	str	r3, [r4, #0]
 8004438:	f7ff f86c 	bl	8003514 <_close>
 800443c:	1c43      	adds	r3, r0, #1
 800443e:	d102      	bne.n	8004446 <_close_r+0x1a>
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	b103      	cbz	r3, 8004446 <_close_r+0x1a>
 8004444:	602b      	str	r3, [r5, #0]
 8004446:	bd38      	pop	{r3, r4, r5, pc}
 8004448:	20000304 	.word	0x20000304

0800444c <_fstat_r>:
 800444c:	b538      	push	{r3, r4, r5, lr}
 800444e:	2300      	movs	r3, #0
 8004450:	4c06      	ldr	r4, [pc, #24]	; (800446c <_fstat_r+0x20>)
 8004452:	4605      	mov	r5, r0
 8004454:	4608      	mov	r0, r1
 8004456:	4611      	mov	r1, r2
 8004458:	6023      	str	r3, [r4, #0]
 800445a:	f7ff f85e 	bl	800351a <_fstat>
 800445e:	1c43      	adds	r3, r0, #1
 8004460:	d102      	bne.n	8004468 <_fstat_r+0x1c>
 8004462:	6823      	ldr	r3, [r4, #0]
 8004464:	b103      	cbz	r3, 8004468 <_fstat_r+0x1c>
 8004466:	602b      	str	r3, [r5, #0]
 8004468:	bd38      	pop	{r3, r4, r5, pc}
 800446a:	bf00      	nop
 800446c:	20000304 	.word	0x20000304

08004470 <_isatty_r>:
 8004470:	b538      	push	{r3, r4, r5, lr}
 8004472:	2300      	movs	r3, #0
 8004474:	4c05      	ldr	r4, [pc, #20]	; (800448c <_isatty_r+0x1c>)
 8004476:	4605      	mov	r5, r0
 8004478:	4608      	mov	r0, r1
 800447a:	6023      	str	r3, [r4, #0]
 800447c:	f7ff f852 	bl	8003524 <_isatty>
 8004480:	1c43      	adds	r3, r0, #1
 8004482:	d102      	bne.n	800448a <_isatty_r+0x1a>
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	b103      	cbz	r3, 800448a <_isatty_r+0x1a>
 8004488:	602b      	str	r3, [r5, #0]
 800448a:	bd38      	pop	{r3, r4, r5, pc}
 800448c:	20000304 	.word	0x20000304

08004490 <_lseek_r>:
 8004490:	b538      	push	{r3, r4, r5, lr}
 8004492:	4605      	mov	r5, r0
 8004494:	4608      	mov	r0, r1
 8004496:	4611      	mov	r1, r2
 8004498:	2200      	movs	r2, #0
 800449a:	4c05      	ldr	r4, [pc, #20]	; (80044b0 <_lseek_r+0x20>)
 800449c:	6022      	str	r2, [r4, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	f7ff f842 	bl	8003528 <_lseek>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_lseek_r+0x1e>
 80044a8:	6823      	ldr	r3, [r4, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_lseek_r+0x1e>
 80044ac:	602b      	str	r3, [r5, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	20000304 	.word	0x20000304

080044b4 <memchr>:
 80044b4:	b510      	push	{r4, lr}
 80044b6:	b2c9      	uxtb	r1, r1
 80044b8:	4402      	add	r2, r0
 80044ba:	4290      	cmp	r0, r2
 80044bc:	4603      	mov	r3, r0
 80044be:	d101      	bne.n	80044c4 <memchr+0x10>
 80044c0:	2000      	movs	r0, #0
 80044c2:	bd10      	pop	{r4, pc}
 80044c4:	781c      	ldrb	r4, [r3, #0]
 80044c6:	3001      	adds	r0, #1
 80044c8:	428c      	cmp	r4, r1
 80044ca:	d1f6      	bne.n	80044ba <memchr+0x6>
 80044cc:	4618      	mov	r0, r3
 80044ce:	bd10      	pop	{r4, pc}

080044d0 <__malloc_lock>:
 80044d0:	4770      	bx	lr

080044d2 <__malloc_unlock>:
 80044d2:	4770      	bx	lr

080044d4 <_read_r>:
 80044d4:	b538      	push	{r3, r4, r5, lr}
 80044d6:	4605      	mov	r5, r0
 80044d8:	4608      	mov	r0, r1
 80044da:	4611      	mov	r1, r2
 80044dc:	2200      	movs	r2, #0
 80044de:	4c05      	ldr	r4, [pc, #20]	; (80044f4 <_read_r+0x20>)
 80044e0:	6022      	str	r2, [r4, #0]
 80044e2:	461a      	mov	r2, r3
 80044e4:	f7fe ffee 	bl	80034c4 <_read>
 80044e8:	1c43      	adds	r3, r0, #1
 80044ea:	d102      	bne.n	80044f2 <_read_r+0x1e>
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	b103      	cbz	r3, 80044f2 <_read_r+0x1e>
 80044f0:	602b      	str	r3, [r5, #0]
 80044f2:	bd38      	pop	{r3, r4, r5, pc}
 80044f4:	20000304 	.word	0x20000304

080044f8 <_init>:
 80044f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044fa:	bf00      	nop
 80044fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044fe:	bc08      	pop	{r3}
 8004500:	469e      	mov	lr, r3
 8004502:	4770      	bx	lr

08004504 <_fini>:
 8004504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004506:	bf00      	nop
 8004508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800450a:	bc08      	pop	{r3}
 800450c:	469e      	mov	lr, r3
 800450e:	4770      	bx	lr
