// Seed: 2402603627
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    input wand id_9,
    output supply0 id_10,
    input wand id_11,
    output tri id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wire id_16,
    output wire id_17,
    input tri0 id_18,
    input tri id_19,
    output tri id_20,
    input uwire id_21,
    output uwire id_22,
    input wire id_23,
    output supply1 id_24,
    input supply1 id_25,
    input supply0 id_26,
    output supply0 id_27
    , id_42,
    input wor id_28,
    output wire id_29,
    input supply1 id_30,
    input wor id_31,
    input tri0 id_32,
    input uwire id_33,
    input wand id_34,
    input tri1 id_35,
    output supply0 id_36,
    input supply1 id_37,
    input tri0 id_38,
    input wire id_39,
    output supply1 id_40
);
  assign id_40 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd30,
    parameter id_4 = 32'd78
) (
    input  tri1  id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  wor   _id_3,
    input  uwire _id_4,
    output uwire id_5
);
  logic id_7 = id_7;
  wire id_8;
  supply1 id_9;
  ;
  logic [id_3 : id_4] id_10;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_0,
      id_0,
      id_0,
      id_5,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_5,
      id_0,
      id_5,
      id_1,
      id_2,
      id_1,
      id_0,
      id_5,
      id_0,
      id_5,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_34 = 0;
  wire id_11;
  ;
endmodule
