\subsection{wr\+\_\+rx\+\_\+fifo\+\_\+v3 Entity Reference}
\label{classwr__rx__fifo__v3}\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}


Inheritance diagram for wr\+\_\+rx\+\_\+fifo\+\_\+v3\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{dd/d99/classwr__rx__fifo__v3__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for wr\+\_\+rx\+\_\+fifo\+\_\+v3\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{de/d17/classwr__rx__fifo__v3__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf sample\+\_\+wdth} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fr\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf sample\+\_\+wdth}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf sample\+\_\+wdth}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf sample\+\_\+wdth}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wfull}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.



\subsubsection{Member Data Documentation}
\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 24} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!clk@{clk}}
\index{clk@{clk}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 20} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!diq@{diq}}
\index{diq@{diq}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{diq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf sample\+\_\+wdth}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a32f91af3e8298457411dba5c7a3cda3c}


Definition at line {\bf 28} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!diq\+\_\+h@{diq\+\_\+h}}
\index{diq\+\_\+h@{diq\+\_\+h}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+h} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf sample\+\_\+wdth}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_ad97f1850128c03f383711f9fa9cdf2da}


Definition at line {\bf 26} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!diq\+\_\+l@{diq\+\_\+l}}
\index{diq\+\_\+l@{diq\+\_\+l}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+l} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf sample\+\_\+wdth}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a23d45f82b025e5786c75f5115894b024}


Definition at line {\bf 27} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!en@{en}}
\index{en@{en}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 25} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!fifo\+\_\+wfull@{fifo\+\_\+wfull}}
\index{fifo\+\_\+wfull@{fifo\+\_\+wfull}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{fifo\+\_\+wfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wfull} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a63de1b8160d1ffec718f19920aa9a2a1}


Definition at line {\bf 32} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!fifo\+\_\+wr@{fifo\+\_\+wr}}
\index{fifo\+\_\+wr@{fifo\+\_\+wr}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_abad7153eeefd341545091d5d2b698cf5}


Definition at line {\bf 29} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!fr\+\_\+start@{fr\+\_\+start}}
\index{fr\+\_\+start@{fr\+\_\+start}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{fr\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fr\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a2e71bd12426c63495ee40ba7316f5c24}


Definition at line {\bf 22} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!ieee@{ieee}}
\index{ieee@{ieee}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classwr__rx__fifo__v3_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 23} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classwr__rx__fifo__v3_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classwr__rx__fifo__v3_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 21} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!sample\+\_\+wdth@{sample\+\_\+wdth}}
\index{sample\+\_\+wdth@{sample\+\_\+wdth}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{sample\+\_\+wdth}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+wdth} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classwr__rx__fifo__v3_acefb9139c73c3415d9f58adac9027cf3}


Definition at line {\bf 17} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.

\index{wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!wr\+\_\+rx\+\_\+fifo\+\_\+v3@{wr\+\_\+rx\+\_\+fifo\+\_\+v3}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classwr__rx__fifo__v3_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+modules/{\bf wr\+\_\+rx\+\_\+fifo\+\_\+v3.\+vhd}\end{DoxyCompactItemize}
