#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1275380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1243320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x124ac80 .functor NOT 1, L_0x12a0de0, C4<0>, C4<0>, C4<0>;
L_0x12a0bc0 .functor XOR 2, L_0x12a0a60, L_0x12a0b20, C4<00>, C4<00>;
L_0x12a0cd0 .functor XOR 2, L_0x12a0bc0, L_0x12a0c30, C4<00>, C4<00>;
v0x129d540_0 .net *"_ivl_10", 1 0, L_0x12a0c30;  1 drivers
v0x129d640_0 .net *"_ivl_12", 1 0, L_0x12a0cd0;  1 drivers
v0x129d720_0 .net *"_ivl_2", 1 0, L_0x12a09c0;  1 drivers
v0x129d7e0_0 .net *"_ivl_4", 1 0, L_0x12a0a60;  1 drivers
v0x129d8c0_0 .net *"_ivl_6", 1 0, L_0x12a0b20;  1 drivers
v0x129d9f0_0 .net *"_ivl_8", 1 0, L_0x12a0bc0;  1 drivers
v0x129dad0_0 .net "a", 0 0, v0x129b4a0_0;  1 drivers
v0x129db70_0 .net "b", 0 0, v0x129b540_0;  1 drivers
v0x129dc10_0 .net "c", 0 0, v0x129b5e0_0;  1 drivers
v0x129dcb0_0 .var "clk", 0 0;
v0x129dd50_0 .net "d", 0 0, v0x129b720_0;  1 drivers
v0x129ddf0_0 .net "out_pos_dut", 0 0, L_0x12a0830;  1 drivers
v0x129de90_0 .net "out_pos_ref", 0 0, L_0x129f4d0;  1 drivers
v0x129df30_0 .net "out_sop_dut", 0 0, L_0x129fe90;  1 drivers
v0x129dfd0_0 .net "out_sop_ref", 0 0, L_0x1276890;  1 drivers
v0x129e070_0 .var/2u "stats1", 223 0;
v0x129e110_0 .var/2u "strobe", 0 0;
v0x129e2c0_0 .net "tb_match", 0 0, L_0x12a0de0;  1 drivers
v0x129e390_0 .net "tb_mismatch", 0 0, L_0x124ac80;  1 drivers
v0x129e430_0 .net "wavedrom_enable", 0 0, v0x129b9f0_0;  1 drivers
v0x129e500_0 .net "wavedrom_title", 511 0, v0x129ba90_0;  1 drivers
L_0x12a09c0 .concat [ 1 1 0 0], L_0x129f4d0, L_0x1276890;
L_0x12a0a60 .concat [ 1 1 0 0], L_0x129f4d0, L_0x1276890;
L_0x12a0b20 .concat [ 1 1 0 0], L_0x12a0830, L_0x129fe90;
L_0x12a0c30 .concat [ 1 1 0 0], L_0x129f4d0, L_0x1276890;
L_0x12a0de0 .cmp/eeq 2, L_0x12a09c0, L_0x12a0cd0;
S_0x12479b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1243320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x124b060 .functor AND 1, v0x129b5e0_0, v0x129b720_0, C4<1>, C4<1>;
L_0x124b440 .functor NOT 1, v0x129b4a0_0, C4<0>, C4<0>, C4<0>;
L_0x124b820 .functor NOT 1, v0x129b540_0, C4<0>, C4<0>, C4<0>;
L_0x124baa0 .functor AND 1, L_0x124b440, L_0x124b820, C4<1>, C4<1>;
L_0x1262cf0 .functor AND 1, L_0x124baa0, v0x129b5e0_0, C4<1>, C4<1>;
L_0x1276890 .functor OR 1, L_0x124b060, L_0x1262cf0, C4<0>, C4<0>;
L_0x129e950 .functor NOT 1, v0x129b540_0, C4<0>, C4<0>, C4<0>;
L_0x129e9c0 .functor OR 1, L_0x129e950, v0x129b720_0, C4<0>, C4<0>;
L_0x129ead0 .functor AND 1, v0x129b5e0_0, L_0x129e9c0, C4<1>, C4<1>;
L_0x129eb90 .functor NOT 1, v0x129b4a0_0, C4<0>, C4<0>, C4<0>;
L_0x129ec60 .functor OR 1, L_0x129eb90, v0x129b540_0, C4<0>, C4<0>;
L_0x129ecd0 .functor AND 1, L_0x129ead0, L_0x129ec60, C4<1>, C4<1>;
L_0x129ee50 .functor NOT 1, v0x129b540_0, C4<0>, C4<0>, C4<0>;
L_0x129eec0 .functor OR 1, L_0x129ee50, v0x129b720_0, C4<0>, C4<0>;
L_0x129ede0 .functor AND 1, v0x129b5e0_0, L_0x129eec0, C4<1>, C4<1>;
L_0x129f050 .functor NOT 1, v0x129b4a0_0, C4<0>, C4<0>, C4<0>;
L_0x129f150 .functor OR 1, L_0x129f050, v0x129b720_0, C4<0>, C4<0>;
L_0x129f210 .functor AND 1, L_0x129ede0, L_0x129f150, C4<1>, C4<1>;
L_0x129f3c0 .functor XNOR 1, L_0x129ecd0, L_0x129f210, C4<0>, C4<0>;
v0x124a5b0_0 .net *"_ivl_0", 0 0, L_0x124b060;  1 drivers
v0x124a9b0_0 .net *"_ivl_12", 0 0, L_0x129e950;  1 drivers
v0x124ad90_0 .net *"_ivl_14", 0 0, L_0x129e9c0;  1 drivers
v0x124b170_0 .net *"_ivl_16", 0 0, L_0x129ead0;  1 drivers
v0x124b550_0 .net *"_ivl_18", 0 0, L_0x129eb90;  1 drivers
v0x124b930_0 .net *"_ivl_2", 0 0, L_0x124b440;  1 drivers
v0x124bbb0_0 .net *"_ivl_20", 0 0, L_0x129ec60;  1 drivers
v0x1299a10_0 .net *"_ivl_24", 0 0, L_0x129ee50;  1 drivers
v0x1299af0_0 .net *"_ivl_26", 0 0, L_0x129eec0;  1 drivers
v0x1299bd0_0 .net *"_ivl_28", 0 0, L_0x129ede0;  1 drivers
v0x1299cb0_0 .net *"_ivl_30", 0 0, L_0x129f050;  1 drivers
v0x1299d90_0 .net *"_ivl_32", 0 0, L_0x129f150;  1 drivers
v0x1299e70_0 .net *"_ivl_36", 0 0, L_0x129f3c0;  1 drivers
L_0x7fafb84df018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1299f30_0 .net *"_ivl_38", 0 0, L_0x7fafb84df018;  1 drivers
v0x129a010_0 .net *"_ivl_4", 0 0, L_0x124b820;  1 drivers
v0x129a0f0_0 .net *"_ivl_6", 0 0, L_0x124baa0;  1 drivers
v0x129a1d0_0 .net *"_ivl_8", 0 0, L_0x1262cf0;  1 drivers
v0x129a2b0_0 .net "a", 0 0, v0x129b4a0_0;  alias, 1 drivers
v0x129a370_0 .net "b", 0 0, v0x129b540_0;  alias, 1 drivers
v0x129a430_0 .net "c", 0 0, v0x129b5e0_0;  alias, 1 drivers
v0x129a4f0_0 .net "d", 0 0, v0x129b720_0;  alias, 1 drivers
v0x129a5b0_0 .net "out_pos", 0 0, L_0x129f4d0;  alias, 1 drivers
v0x129a670_0 .net "out_sop", 0 0, L_0x1276890;  alias, 1 drivers
v0x129a730_0 .net "pos0", 0 0, L_0x129ecd0;  1 drivers
v0x129a7f0_0 .net "pos1", 0 0, L_0x129f210;  1 drivers
L_0x129f4d0 .functor MUXZ 1, L_0x7fafb84df018, L_0x129ecd0, L_0x129f3c0, C4<>;
S_0x129a970 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1243320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x129b4a0_0 .var "a", 0 0;
v0x129b540_0 .var "b", 0 0;
v0x129b5e0_0 .var "c", 0 0;
v0x129b680_0 .net "clk", 0 0, v0x129dcb0_0;  1 drivers
v0x129b720_0 .var "d", 0 0;
v0x129b810_0 .var/2u "fail", 0 0;
v0x129b8b0_0 .var/2u "fail1", 0 0;
v0x129b950_0 .net "tb_match", 0 0, L_0x12a0de0;  alias, 1 drivers
v0x129b9f0_0 .var "wavedrom_enable", 0 0;
v0x129ba90_0 .var "wavedrom_title", 511 0;
E_0x1256620/0 .event negedge, v0x129b680_0;
E_0x1256620/1 .event posedge, v0x129b680_0;
E_0x1256620 .event/or E_0x1256620/0, E_0x1256620/1;
S_0x129aca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x129a970;
 .timescale -12 -12;
v0x129aee0_0 .var/2s "i", 31 0;
E_0x12564c0 .event posedge, v0x129b680_0;
S_0x129afe0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x129a970;
 .timescale -12 -12;
v0x129b1e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x129b2c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x129a970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x129bc70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1243320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x129f680 .functor AND 1, v0x129b5e0_0, v0x129b720_0, C4<1>, C4<1>;
L_0x129f930 .functor NOT 1, v0x129b4a0_0, C4<0>, C4<0>, C4<0>;
L_0x129f9c0 .functor NOT 1, v0x129b540_0, C4<0>, C4<0>, C4<0>;
L_0x129fb40 .functor AND 1, L_0x129f930, L_0x129f9c0, C4<1>, C4<1>;
L_0x129fc80 .functor AND 1, L_0x129fb40, v0x129b5e0_0, C4<1>, C4<1>;
L_0x129fd40 .functor OR 1, L_0x129f680, L_0x129fc80, C4<0>, C4<0>;
L_0x129fe90 .functor BUFZ 1, L_0x129fd40, C4<0>, C4<0>, C4<0>;
L_0x129ffa0 .functor NOT 1, v0x129b540_0, C4<0>, C4<0>, C4<0>;
L_0x12a0060 .functor OR 1, L_0x129ffa0, v0x129b720_0, C4<0>, C4<0>;
L_0x12a0120 .functor AND 1, v0x129b5e0_0, L_0x12a0060, C4<1>, C4<1>;
L_0x12a0240 .functor NOT 1, v0x129b4a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a03c0 .functor AND 1, L_0x12a0240, v0x129b720_0, C4<1>, C4<1>;
L_0x12a04a0 .functor NOT 1, v0x129b4a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a0510 .functor AND 1, L_0x12a04a0, v0x129b540_0, C4<1>, C4<1>;
L_0x12a0430 .functor OR 1, L_0x12a03c0, L_0x12a0510, C4<0>, C4<0>;
v0x129be30_0 .net *"_ivl_14", 0 0, L_0x129ffa0;  1 drivers
v0x129bf10_0 .net *"_ivl_16", 0 0, L_0x12a0060;  1 drivers
v0x129bff0_0 .net *"_ivl_2", 0 0, L_0x129f930;  1 drivers
v0x129c0e0_0 .net *"_ivl_20", 0 0, L_0x12a0240;  1 drivers
v0x129c1c0_0 .net *"_ivl_22", 0 0, L_0x12a03c0;  1 drivers
v0x129c2f0_0 .net *"_ivl_24", 0 0, L_0x12a04a0;  1 drivers
v0x129c3d0_0 .net *"_ivl_26", 0 0, L_0x12a0510;  1 drivers
v0x129c4b0_0 .net *"_ivl_30", 0 0, L_0x12a06f0;  1 drivers
L_0x7fafb84df060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x129c570_0 .net/2u *"_ivl_32", 0 0, L_0x7fafb84df060;  1 drivers
v0x129c6e0_0 .net *"_ivl_4", 0 0, L_0x129f9c0;  1 drivers
v0x129c7c0_0 .net *"_ivl_6", 0 0, L_0x129fb40;  1 drivers
v0x129c8a0_0 .net "a", 0 0, v0x129b4a0_0;  alias, 1 drivers
v0x129c940_0 .net "b", 0 0, v0x129b540_0;  alias, 1 drivers
v0x129ca30_0 .net "c", 0 0, v0x129b5e0_0;  alias, 1 drivers
v0x129cb20_0 .net "d", 0 0, v0x129b720_0;  alias, 1 drivers
v0x129cc10_0 .net "out_pos", 0 0, L_0x12a0830;  alias, 1 drivers
v0x129ccd0_0 .net "out_sop", 0 0, L_0x129fe90;  alias, 1 drivers
v0x129cea0_0 .net "pos0", 0 0, L_0x12a0120;  1 drivers
v0x129cf60_0 .net "pos1", 0 0, L_0x12a0430;  1 drivers
v0x129d020_0 .net "sop0", 0 0, L_0x129f680;  1 drivers
v0x129d0e0_0 .net "sop1", 0 0, L_0x129fc80;  1 drivers
v0x129d1a0_0 .net "sop2", 0 0, L_0x129fd40;  1 drivers
L_0x12a06f0 .cmp/eeq 1, L_0x12a0120, L_0x12a0430;
L_0x12a0830 .functor MUXZ 1, L_0x7fafb84df060, L_0x12a0120, L_0x12a06f0, C4<>;
S_0x129d320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1243320;
 .timescale -12 -12;
E_0x123f9f0 .event anyedge, v0x129e110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x129e110_0;
    %nor/r;
    %assign/vec4 v0x129e110_0, 0;
    %wait E_0x123f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x129a970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129b8b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x129a970;
T_4 ;
    %wait E_0x1256620;
    %load/vec4 v0x129b950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129b810_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x129a970;
T_5 ;
    %wait E_0x12564c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %wait E_0x12564c0;
    %load/vec4 v0x129b810_0;
    %store/vec4 v0x129b8b0_0, 0, 1;
    %fork t_1, S_0x129aca0;
    %jmp t_0;
    .scope S_0x129aca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129aee0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x129aee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12564c0;
    %load/vec4 v0x129aee0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129aee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x129aee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x129a970;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1256620;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x129b720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129b540_0, 0;
    %assign/vec4 v0x129b4a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x129b810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x129b8b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1243320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129e110_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1243320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x129dcb0_0;
    %inv;
    %store/vec4 v0x129dcb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1243320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x129b680_0, v0x129e390_0, v0x129dad0_0, v0x129db70_0, v0x129dc10_0, v0x129dd50_0, v0x129dfd0_0, v0x129df30_0, v0x129de90_0, v0x129ddf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1243320;
T_9 ;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x129e070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1243320;
T_10 ;
    %wait E_0x1256620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129e070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129e070_0, 4, 32;
    %load/vec4 v0x129e2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129e070_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129e070_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129e070_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x129dfd0_0;
    %load/vec4 v0x129dfd0_0;
    %load/vec4 v0x129df30_0;
    %xor;
    %load/vec4 v0x129dfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129e070_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129e070_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x129de90_0;
    %load/vec4 v0x129de90_0;
    %load/vec4 v0x129ddf0_0;
    %xor;
    %load/vec4 v0x129de90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129e070_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x129e070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129e070_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/ece241_2013_q2/iter4/response0/top_module.sv";
