
<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>CoActionOS Docs</title> 
<meta name="author" content="Stratify Labs, Inc">

<!-- Enable responsive viewport -->
<meta name="viewport" content="width=device-width, initial-scale=1.0">

<!-- Le HTML5 shim, for IE6-8 support of HTML elements -->
<!--[if lt IE 9]>
      <script src="http://html5shim.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->

<!-- Le styles -->
<link href="/assets/themes/twitter}/bootstrap3/css/bootstrap.min.css" rel="stylesheet">
<script src="/assets/themes/twitter}/bootstrap3/js/jquery-2.0.3.min.js"></script>
<script src="/assets/themes/twitter}/bootstrap3/js/bootstrap.min.js"></script>
<link href="/assets/themes/twitter}/bootstrap3/css/font-awesome.min.css" rel="stylesheet">
<link href="/assets/themes/twitter}/css/style.css" rel="stylesheet">
<link href="/assets/themes/twitter}/css/syntax.css" rel="stylesheet">
<script src="/assets/themes/twitter}/js/application.js"></script>

<!-- Le fav and touch icons -->
<!-- Update these with your own images
    <link rel="shortcut icon" href="images/favicon.ico">
    <link rel="apple-touch-icon" href="images/apple-touch-icon.png">
    <link rel="apple-touch-icon" sizes="72x72" href="images/apple-touch-icon-72x72.png">
    <link rel="apple-touch-icon" sizes="114x114" href="images/apple-touch-icon-114x114.png">
  -->

<!-- atom & rss feed -->
<link href="/atom.xml" type="application/atom+xml" rel="alternate" title="Sitewide ATOM Feed">
<link href="/rss.xml" type="application/rss+xml" rel="alternate" title="Sitewide RSS Feed">

</head>
<body style="min-height: 200px; padding-top: 50px;">
	<header class="navbar navbar-default navbar-fixed-top bs-docs-nav" role="banner">
		<div class="container">
			<div class="row">
				<div class="col-md-12">
					<div class="navbar-header">
						<button class="navbar-toggle" type="button" data-toggle="collapse" data-target=".menu-navbar-collapse">
							<span class="sr-only">Toggle navigation</span> <span class="icon-bar"></span> <span class="icon-bar"></span> <span class="icon-bar"></span>
						</button>
						<a class="navbar-brand" href="/index.html">
							<img style="height: 22px;" src="/images/Stratify-Labs-Logo.svg" />
						</a>
					</div>

					<!-- Collect the nav links, forms, and other content for toggling -->
					<div class="collapse navbar-collapse menu-navbar-collapse" role="navigation">
						<ul class="nav navbar-nav">
							<li><a href="https://github.com/StratifyLabs"><i class="fa fa-code-fork"></i> Code</a></li>
							<li><a href="/tips.html"><i class="fa fa-exclamation-circle"></i> Design Tips</a></li>
						</ul>
					</div>
				</div>
			</div>
		</div>
	</header>

	<a class="anchor" id="top"></a>


	<div class="content" id="content">
		


<div class="container">
	<div class="row" style="margin-top: 20px;">
		<div class="col-md-offset-1 col-md-10">
			<div>
				
<script type="text/javascript" src="doxy-boot.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="style.css" rel="stylesheet" type="text/css" />
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx Devices<div class="ingroups"><a class="el" href="group___a_r_c_h_i_t_e_c_t_u_r_e_s.html">Architectures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPC17xx Devices:</div>
<div class="dyncontent">
<center><table><tr><td><div class="center"><iframe scrolling="no" frameborder="0" src="group___l_p_c17_x_x_d_e_v.svg" width="286" height="38"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</td></tr></table></center>
</div>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This contains the device specific definitions for the LPC17xx microcontroller series.</p>
<p>The following devices are supported:</p>
<ul>
<li>lpc1754</li>
<li>lpc1756</li>
<li>lpc1758</li>
<li>lpc1759</li>
<li>lpc1764</li>
<li>lpc1765</li>
<li>lpc1766</li>
<li>lpc1768</li>
<li>lpc1769</li>
</ul>
<p>Pin assignement values specify how to map peripherals to IO pins. The following code snippet shows how to specify pins 0.19 and 0.20 for use with I2C port 1. After the <a class="el" href="group___u_n_i___f_i_l_e___a_c_c_e_s_s.html#ga1e7463f2ee53d9da5a2ee24121aed25d">ioctl()</a> call, the port is ready to be read/written.</p>
<div class="fragment"><div class="line"><span class="preprocessor">#include &lt;unistd.h&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;fcntl.h&gt;</span></div>
<div class="line"><span class="preprocessor">#include &quot;<a class="code" href="hwpl_8h.html">hwpl.h</a>&quot;</span></div>
<div class="line"><span class="keywordtype">int</span> fd;</div>
<div class="line"><a class="code" href="structi2c__attr__t.html">i2c_attr_t</a> attr;</div>
<div class="line">fd = <a class="code" href="group___u_n_i___f_i_l_e___a_c_c_e_s_s.html#gac843f2e35e60c3bbf1da47d84306f29b">open</a>(<span class="stringliteral">&quot;/dev/i2c1&quot;</span>, O_RDWR);</div>
<div class="line">attr.<a class="code" href="structi2c__attr__t.html#adf893113064e15c2469cc206697bcc46">pin_assign</a> = 1; <span class="comment">//Use pins 0.19 and 0.20 for the I2C Bus</span></div>
<div class="line">attr.<a class="code" href="structi2c__attr__t.html#a7f58e2df0c6afe57de0c300ce21efd8e">bitrate</a> = 100000;</div>
<div class="line"><a class="code" href="group___u_n_i___f_i_l_e___a_c_c_e_s_s.html#ga1e7463f2ee53d9da5a2ee24121aed25d">ioctl</a>(fd, I_SETATTR, &amp;attr);</div>
</div><!-- fragment --><p>The following pin assignments are available on the lpc17xx architecture:</p>
<ul>
<li>ADC0<ul>
<li>0: 0.23, 0.24, 0.25, 0.26, 1.30, 1.31</li>
</ul>
</li>
<li>CAN0 (Not Yet Supported)</li>
<li>DAC0<ul>
<li>0: 0.26</li>
</ul>
</li>
<li>EINT0<ul>
<li>0: 2.10</li>
</ul>
</li>
<li>EINT1<ul>
<li>0: 2.11</li>
</ul>
</li>
<li>EINT2<ul>
<li>0: 2.12</li>
</ul>
</li>
<li>EINT3<ul>
<li>0: 2.13</li>
</ul>
</li>
<li>I2C0<ul>
<li>0: 0.27, 0.28</li>
</ul>
</li>
<li>I2C1<ul>
<li>0: 0.0, 0.1</li>
<li>1: 0.19, 0.20</li>
</ul>
</li>
<li>I2C2<ul>
<li>0: 0.10, 0.11</li>
</ul>
</li>
<li>I2S (Not Yet Supported)</li>
<li>PWM1<ul>
<li>0: 1.18, 1.20, 1.21, 1.23, 1.24, 1.26</li>
<li>1: 2.0, 2.1, 2.2, 2.3, 2.4, 2.5</li>
</ul>
</li>
<li>QEI0<ul>
<li>0: 1.20, 1.23, 1.24</li>
</ul>
</li>
<li>SPI0 (SSP0 in the datasheet)<ul>
<li>0: 0.15, 0.17, 0.18</li>
<li>1: 1.20, 1.23, 1.24</li>
</ul>
</li>
<li>SPI1 (SSP1 in the datasheet)<ul>
<li>0: 0.7, 0.8, 0.9</li>
</ul>
</li>
<li>SPI2 (SPI0 in the datasheet)<ul>
<li>0: 0.15, 0.17, 0.18</li>
</ul>
</li>
<li>TMR0<ul>
<li>0: 1.28, 1.29</li>
<li>1: 3.25, 3.26</li>
</ul>
</li>
<li>TMR1<ul>
<li>0: 1.22, 1.25</li>
</ul>
</li>
<li>TMR2<ul>
<li>0: 0.4, 0.5, 0.6, 0.7, 0.8, 0.9</li>
<li>1: 4.28, 4.29</li>
</ul>
</li>
<li>TMR3<ul>
<li>0: 0.10, 0.11</li>
</ul>
</li>
<li>UART0<ul>
<li>0: 0.2, 0.3</li>
</ul>
</li>
<li>UART1<ul>
<li>0: 0.15, 0.16</li>
<li>1: 2.0, 2.1</li>
</ul>
</li>
<li>UART2<ul>
<li>0: 0.10, 0.11</li>
<li>1: 2.8, 2.9</li>
</ul>
</li>
<li>UART3<ul>
<li>0: 0.0, 0.1</li>
<li>1: 0.25, 0.26</li>
<li>2: 4.28, 4.29</li>
</ul>
</li>
<li>USB0<ul>
<li>0: 0.29, 0.30, 1.30</li>
</ul>
</li>
</ul>
<p>The following is an example that shows how to use the pin assign values when opening the I2C. The same approach applies to other peripherals as well. </p>
<div class="fragment"><div class="line"><span class="preprocessor">#include &lt;unistd.h&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;fcntl.h&gt;</span></div>
<div class="line"><span class="preprocessor">#include &lt;<a class="code" href="i2c_8h.html">dev/i2c.h</a>&gt;</span></div>
<div class="line"></div>
<div class="line"><span class="keywordtype">int</span> open_i2c(<span class="keywordtype">void</span>){</div>
<div class="line">     <span class="keywordtype">int</span> fd;</div>
<div class="line">     <a class="code" href="structi2c__attr__t.html">i2c_attr_t</a> attr;  <span class="comment">//for other devices this is spi_attr_t, uart_attr_t, etc</span></div>
<div class="line">     fd = <a class="code" href="group___u_n_i___f_i_l_e___a_c_c_e_s_s.html#gac843f2e35e60c3bbf1da47d84306f29b">open</a>(<span class="stringliteral">&quot;/dev/i2c1&quot;</span>, O_RDWR);</div>
<div class="line">  <span class="keywordflow">if</span> ( fd &lt; 0 ){</div>
<div class="line">     <span class="keywordflow">return</span> -1;</div>
<div class="line">  }</div>
<div class="line">     attr.<a class="code" href="structi2c__attr__t.html#adf893113064e15c2469cc206697bcc46">pin_assign</a> = 1; <span class="comment">//use pins 0.19 and 0.20 -- to use pins 0.0 and 0.1 set this to 0 (See I2C1 above)</span></div>
<div class="line">     attr.<a class="code" href="structi2c__attr__t.html#a7f58e2df0c6afe57de0c300ce21efd8e">bitrate</a> = 100000; <span class="comment">//100KHz</span></div>
<div class="line">     <a class="code" href="group___u_n_i___f_i_l_e___a_c_c_e_s_s.html#ga1e7463f2ee53d9da5a2ee24121aed25d">ioctl</a>(fd, <a class="code" href="group___i2_c.html#ga963ce3908c1a1435a40671cb8631735c">I_I2C_SETATTR</a>, &amp;attr); <span class="comment">//or I_SPI_SETATTR, I_UART_SETATTR, etc</span></div>
<div class="line">  <span class="keywordflow">return</span> fd;</div>
<div class="line">}</div>
</div><!-- fragment --> <table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga037328e7070910684e99dc2bba177e8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga037328e7070910684e99dc2bba177e8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga037328e7070910684e99dc2bba177e8b">PWM_CHANNEL1</a></td></tr>
<tr class="memdesc:ga037328e7070910684e99dc2bba177e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 1 (PWM1[1]) <br/></td></tr>
<tr class="separator:ga037328e7070910684e99dc2bba177e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150a5aac575c578b394f1f096d880329"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga150a5aac575c578b394f1f096d880329"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga150a5aac575c578b394f1f096d880329">PWM_CHANNEL2</a></td></tr>
<tr class="memdesc:ga150a5aac575c578b394f1f096d880329"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 2 (PWM1[2]) <br/></td></tr>
<tr class="separator:ga150a5aac575c578b394f1f096d880329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477bfeba6c01170fe99a74e875ebe782"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga477bfeba6c01170fe99a74e875ebe782"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga477bfeba6c01170fe99a74e875ebe782">PWM_CHANNEL3</a></td></tr>
<tr class="memdesc:ga477bfeba6c01170fe99a74e875ebe782"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 3 (PWM1[3]) <br/></td></tr>
<tr class="separator:ga477bfeba6c01170fe99a74e875ebe782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc12d7fb1fcf43608f1520ddda73f27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabc12d7fb1fcf43608f1520ddda73f27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gaabc12d7fb1fcf43608f1520ddda73f27">PWM_CHANNEL4</a></td></tr>
<tr class="memdesc:gaabc12d7fb1fcf43608f1520ddda73f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 4 (PWM1[4]) <br/></td></tr>
<tr class="separator:gaabc12d7fb1fcf43608f1520ddda73f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d60778d6f4d9e5208e636ed1aa7226"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47d60778d6f4d9e5208e636ed1aa7226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga47d60778d6f4d9e5208e636ed1aa7226">PWM_CHANNEL5</a></td></tr>
<tr class="memdesc:ga47d60778d6f4d9e5208e636ed1aa7226"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 5 (PWM1[5]) <br/></td></tr>
<tr class="separator:ga47d60778d6f4d9e5208e636ed1aa7226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9856ef4682b4d23363ab9ef3473f4165"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9856ef4682b4d23363ab9ef3473f4165"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga9856ef4682b4d23363ab9ef3473f4165">PWM_CHANNEL6</a></td></tr>
<tr class="memdesc:ga9856ef4682b4d23363ab9ef3473f4165"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Channel 6 (PWM1[6]) <br/></td></tr>
<tr class="separator:ga9856ef4682b4d23363ab9ef3473f4165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555a695bf58df062dc03f0e892d95cd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga555a695bf58df062dc03f0e892d95cd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga555a695bf58df062dc03f0e892d95cd7">ADC_MAX</a></td></tr>
<tr class="memdesc:ga555a695bf58df062dc03f0e892d95cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum ADC value on the LPC17xx. <br/></td></tr>
<tr class="separator:ga555a695bf58df062dc03f0e892d95cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0098a1eafb8a60a1c65773e1064d595"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0098a1eafb8a60a1c65773e1064d595"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gaf0098a1eafb8a60a1c65773e1064d595">ADC_MIN</a></td></tr>
<tr class="memdesc:gaf0098a1eafb8a60a1c65773e1064d595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum ADC set value. <br/></td></tr>
<tr class="separator:gaf0098a1eafb8a60a1c65773e1064d595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9ff036d0e34f634b48e953d19d3bc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee9ff036d0e34f634b48e953d19d3bc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gaee9ff036d0e34f634b48e953d19d3bc2">ADC_MAX_FREQ</a></td></tr>
<tr class="memdesc:gaee9ff036d0e34f634b48e953d19d3bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum ADC sampling frequency. <br/></td></tr>
<tr class="separator:gaee9ff036d0e34f634b48e953d19d3bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94c1520935c267726177a745f6e5393"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab94c1520935c267726177a745f6e5393"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gab94c1520935c267726177a745f6e5393">DAC_MAX_FREQ</a></td></tr>
<tr class="memdesc:gab94c1520935c267726177a745f6e5393"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum DAC output frequency. <br/></td></tr>
<tr class="separator:gab94c1520935c267726177a745f6e5393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc7be7259603befa91cf82a53635026"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbc7be7259603befa91cf82a53635026"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gabbc7be7259603befa91cf82a53635026">FLASH_MIN_WRITE_SIZE</a></td></tr>
<tr class="memdesc:gabbc7be7259603befa91cf82a53635026"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the minimum flash write size. <br/></td></tr>
<tr class="separator:gabbc7be7259603befa91cf82a53635026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34a1428457cec34e25242f1051a1c08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae34a1428457cec34e25242f1051a1c08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gae34a1428457cec34e25242f1051a1c08">FLASH_MAX_WRITE_SIZE</a></td></tr>
<tr class="memdesc:gae34a1428457cec34e25242f1051a1c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the maximum flash write size. <br/></td></tr>
<tr class="separator:gae34a1428457cec34e25242f1051a1c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc4771824dac98e7aee93a4de063353"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebc4771824dac98e7aee93a4de063353"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gaebc4771824dac98e7aee93a4de063353">MEM_MIN_FLASH_WRITE_SIZE</a></td></tr>
<tr class="memdesc:gaebc4771824dac98e7aee93a4de063353"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the minimum flash write size. <br/></td></tr>
<tr class="separator:gaebc4771824dac98e7aee93a4de063353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdad7ca9519210528788a3a020124f7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdad7ca9519210528788a3a020124f7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gabdad7ca9519210528788a3a020124f7a">MEM_MAX_FLASH_WRITE_SIZE</a></td></tr>
<tr class="memdesc:gabdad7ca9519210528788a3a020124f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the maximum flash write size. <br/></td></tr>
<tr class="separator:gabdad7ca9519210528788a3a020124f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a49833a9171fa9accb8911628b67e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68a49833a9171fa9accb8911628b67e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga68a49833a9171fa9accb8911628b67e3">__ADC0_PINASSIGN_PORT0_23_24_25_26_30_31</a></td></tr>
<tr class="memdesc:ga68a49833a9171fa9accb8911628b67e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC0 pin assignment 0 is port 0 pins 23, 24, 25, 26, 30, and 31. <br/></td></tr>
<tr class="separator:ga68a49833a9171fa9accb8911628b67e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196bd8fd5c9380206a286c26a7d6e43d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga196bd8fd5c9380206a286c26a7d6e43d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga196bd8fd5c9380206a286c26a7d6e43d">__DAC0_PINASSIGN_PORT0_26</a></td></tr>
<tr class="memdesc:ga196bd8fd5c9380206a286c26a7d6e43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC0 pin assignment 0 is port 0 pin 26. <br/></td></tr>
<tr class="separator:ga196bd8fd5c9380206a286c26a7d6e43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60f12ef8e59526479790d435ea28221"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad60f12ef8e59526479790d435ea28221"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gad60f12ef8e59526479790d435ea28221">__EINT0_PINASSIGN_PORT2_10</a></td></tr>
<tr class="memdesc:gad60f12ef8e59526479790d435ea28221"><td class="mdescLeft">&#160;</td><td class="mdescRight">EINT0 pin assignment 0 is port 2 pin 10. <br/></td></tr>
<tr class="separator:gad60f12ef8e59526479790d435ea28221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67022d15e74b840b0eeb29785a180f72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67022d15e74b840b0eeb29785a180f72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga67022d15e74b840b0eeb29785a180f72">__EINT1_PINASSIGN_PORT2_11</a></td></tr>
<tr class="memdesc:ga67022d15e74b840b0eeb29785a180f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">EINT1 pin assignment 0 is port 2 pin 11. <br/></td></tr>
<tr class="separator:ga67022d15e74b840b0eeb29785a180f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4473082c25fe1918d65412cb480b96c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4473082c25fe1918d65412cb480b96c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga4473082c25fe1918d65412cb480b96c4">__EINT2_PINASSIGN_PORT2_12</a></td></tr>
<tr class="memdesc:ga4473082c25fe1918d65412cb480b96c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EINT2 pin assignment 0 is port 2 pin 12. <br/></td></tr>
<tr class="separator:ga4473082c25fe1918d65412cb480b96c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aba30b8c4482968c04327ee02d7be2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1aba30b8c4482968c04327ee02d7be2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga1aba30b8c4482968c04327ee02d7be2c">__EINT3_PINASSIGN_PORT2_13</a></td></tr>
<tr class="memdesc:ga1aba30b8c4482968c04327ee02d7be2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">EINT3 pin assignment 0 is port 2 pin 13. <br/></td></tr>
<tr class="separator:ga1aba30b8c4482968c04327ee02d7be2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa510b0e23bd5358dc63e7822cdbff3fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa510b0e23bd5358dc63e7822cdbff3fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gaa510b0e23bd5358dc63e7822cdbff3fb">__I2C0_PINASSIGN_PORT0_27_28</a></td></tr>
<tr class="memdesc:gaa510b0e23bd5358dc63e7822cdbff3fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C0 pin assignment 0 is port 0 pins 27 and 28. <br/></td></tr>
<tr class="separator:gaa510b0e23bd5358dc63e7822cdbff3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75726c425c8b55c84f42d998ac7edcce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75726c425c8b55c84f42d998ac7edcce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga75726c425c8b55c84f42d998ac7edcce">__I2C1_PINASSIGN_PORT0_0_1</a></td></tr>
<tr class="memdesc:ga75726c425c8b55c84f42d998ac7edcce"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 pin assignment 0 is port 0 pins 0 and 1. <br/></td></tr>
<tr class="separator:ga75726c425c8b55c84f42d998ac7edcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56a45fd3cb867908b59a62c831f92db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab56a45fd3cb867908b59a62c831f92db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gab56a45fd3cb867908b59a62c831f92db">__I2C1_PINASSIGN_PORT1_19_20</a></td></tr>
<tr class="memdesc:gab56a45fd3cb867908b59a62c831f92db"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 pin assignment 1 is port 1 pins 19 and 20. <br/></td></tr>
<tr class="separator:gab56a45fd3cb867908b59a62c831f92db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3d93ade4c2f4361d4b34797ed4d504"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a3d93ade4c2f4361d4b34797ed4d504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga0a3d93ade4c2f4361d4b34797ed4d504">__I2C2_PINASSIGN_PORT0_10_11</a></td></tr>
<tr class="memdesc:ga0a3d93ade4c2f4361d4b34797ed4d504"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 pin assignment 0 is port 0 pins 10 and 11. <br/></td></tr>
<tr class="separator:ga0a3d93ade4c2f4361d4b34797ed4d504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876dd876753f0b9e42f2f87906bbb20d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga876dd876753f0b9e42f2f87906bbb20d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga876dd876753f0b9e42f2f87906bbb20d">__PWM1_PINASSIGN_PORT0_18_20_21_23_24_26</a></td></tr>
<tr class="memdesc:ga876dd876753f0b9e42f2f87906bbb20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 pin assignment 0 is port 0 pins 18, 20, 21, 23, 24, and 26. <br/></td></tr>
<tr class="separator:ga876dd876753f0b9e42f2f87906bbb20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33139a75021ccd48ed59e1a66abc7027"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33139a75021ccd48ed59e1a66abc7027"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga33139a75021ccd48ed59e1a66abc7027">__PWM1_PINASSIGN_PORT2_0_1_2_3_4_5</a></td></tr>
<tr class="memdesc:ga33139a75021ccd48ed59e1a66abc7027"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 pin assignment 1 is port 2 pins 0, 1, 2, 3, 4, and 5. <br/></td></tr>
<tr class="separator:ga33139a75021ccd48ed59e1a66abc7027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a58ee006ba9bcdccb534b34bdf7db82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a58ee006ba9bcdccb534b34bdf7db82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga9a58ee006ba9bcdccb534b34bdf7db82">__QEI0_PINASSIGN_PORT0_20_23_24</a></td></tr>
<tr class="memdesc:ga9a58ee006ba9bcdccb534b34bdf7db82"><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI0 pin assignment 0 is port 0 pins 20, 23, and 24. <br/></td></tr>
<tr class="separator:ga9a58ee006ba9bcdccb534b34bdf7db82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7182e76068f3716fd6edd90c8211941b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7182e76068f3716fd6edd90c8211941b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga7182e76068f3716fd6edd90c8211941b">__SPI0_PINASSIGN_PORT0_15_17_18</a></td></tr>
<tr class="memdesc:ga7182e76068f3716fd6edd90c8211941b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 pin assignment 0 is port 0 pins 15, 17, and 18. <br/></td></tr>
<tr class="separator:ga7182e76068f3716fd6edd90c8211941b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab68f2969d4a687f36acbc460a8b518"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ab68f2969d4a687f36acbc460a8b518"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga5ab68f2969d4a687f36acbc460a8b518">__SPI0_PINASSIGN_PORT1_20_23_24</a></td></tr>
<tr class="memdesc:ga5ab68f2969d4a687f36acbc460a8b518"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 pin assignment 1 is port 1 pins 20, 23, and 24. <br/></td></tr>
<tr class="separator:ga5ab68f2969d4a687f36acbc460a8b518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6845a9075c1adb1abd4ba296b3146fcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6845a9075c1adb1abd4ba296b3146fcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga6845a9075c1adb1abd4ba296b3146fcc">__SPI1_PINASSIGN_PORT0_7_8_9</a></td></tr>
<tr class="memdesc:ga6845a9075c1adb1abd4ba296b3146fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 pin assignment 0 is port 0 pins 7, 8, and 9. <br/></td></tr>
<tr class="separator:ga6845a9075c1adb1abd4ba296b3146fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9fc5c2a1d5895bcec4185c550be4ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb9fc5c2a1d5895bcec4185c550be4ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gafb9fc5c2a1d5895bcec4185c550be4ab">__SPI2_PINASSIGN_PORT0_15_16_18</a></td></tr>
<tr class="memdesc:gafb9fc5c2a1d5895bcec4185c550be4ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 pin assignment 0 is port 0 pins 15, 16, and 18. <br/></td></tr>
<tr class="separator:gafb9fc5c2a1d5895bcec4185c550be4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9368900f36b1553efae1131c7d8208e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9368900f36b1553efae1131c7d8208e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gab9368900f36b1553efae1131c7d8208e">__TMR0_PINASSIGN_PORT1_26_27_28_29</a></td></tr>
<tr class="memdesc:gab9368900f36b1553efae1131c7d8208e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR0 pin assignment 0 is port 1 pins 26 (input0), 27 (input1), 28 (output0) and 29 (output1) <br/></td></tr>
<tr class="separator:gab9368900f36b1553efae1131c7d8208e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735d4d661ac91f5b640a7b1c1a870fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9735d4d661ac91f5b640a7b1c1a870fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga9735d4d661ac91f5b640a7b1c1a870fe">__TMR0_PINASSIGN_PORT3_25_26</a></td></tr>
<tr class="memdesc:ga9735d4d661ac91f5b640a7b1c1a870fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR0 pin assignment 1 is port 3 pins 25 and 26. <br/></td></tr>
<tr class="separator:ga9735d4d661ac91f5b640a7b1c1a870fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8b77e6cfeeec47b534eedff71f386e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf8b77e6cfeeec47b534eedff71f386e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gacf8b77e6cfeeec47b534eedff71f386e">__TMR1_PINASSIGN_PORT3_22_25</a></td></tr>
<tr class="memdesc:gacf8b77e6cfeeec47b534eedff71f386e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR1 pin assignment 0 is port 1 pins 22 and 25. <br/></td></tr>
<tr class="separator:gacf8b77e6cfeeec47b534eedff71f386e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1a5272d52e36b4bc8d14f9141e7888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f1a5272d52e36b4bc8d14f9141e7888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga4f1a5272d52e36b4bc8d14f9141e7888">__TMR2_PINASSIGN_PORT0_4_5_6_7_8_9</a></td></tr>
<tr class="memdesc:ga4f1a5272d52e36b4bc8d14f9141e7888"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR2 pin assignment 0 is port 0 pins 4, 5, 6, 7, 8, and/or 9. <br/></td></tr>
<tr class="separator:ga4f1a5272d52e36b4bc8d14f9141e7888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdddc182f5cdb6e399ea38f094b40a67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdddc182f5cdb6e399ea38f094b40a67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gafdddc182f5cdb6e399ea38f094b40a67">__TMR2_PINASSIGN_PORT4_28_29</a></td></tr>
<tr class="memdesc:gafdddc182f5cdb6e399ea38f094b40a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR2 pin assignment 1 is port 4 pins 28 and 29. <br/></td></tr>
<tr class="separator:gafdddc182f5cdb6e399ea38f094b40a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd80c3ee7d05a333a924f397bd5bc730"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd80c3ee7d05a333a924f397bd5bc730"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gafd80c3ee7d05a333a924f397bd5bc730">__TMR3_PINASSIGN_PORT0_10_11</a></td></tr>
<tr class="memdesc:gafd80c3ee7d05a333a924f397bd5bc730"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR3 pin assignment 0 is port 0 pins 10 and 11. <br/></td></tr>
<tr class="separator:gafd80c3ee7d05a333a924f397bd5bc730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e2abf3a0e5cde1c9f13f539728d82c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1e2abf3a0e5cde1c9f13f539728d82c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gaa1e2abf3a0e5cde1c9f13f539728d82c">__UART0_PINASSIGN_PORT0_2_3</a></td></tr>
<tr class="memdesc:gaa1e2abf3a0e5cde1c9f13f539728d82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 pin assignment 0 is port 0 pins 2 and 3. <br/></td></tr>
<tr class="separator:gaa1e2abf3a0e5cde1c9f13f539728d82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142574bb3c539f19622b5609a5b2daf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga142574bb3c539f19622b5609a5b2daf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga142574bb3c539f19622b5609a5b2daf0">__UART1_PINASSIGN_PORT0_15_16</a></td></tr>
<tr class="memdesc:ga142574bb3c539f19622b5609a5b2daf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 pin assignment 1 is port 0 pins 15 and 16. <br/></td></tr>
<tr class="separator:ga142574bb3c539f19622b5609a5b2daf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32079f7354c64417e0e414564a855bdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32079f7354c64417e0e414564a855bdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga32079f7354c64417e0e414564a855bdd">__UART1_PINASSIGN_PORT2_0_1</a></td></tr>
<tr class="memdesc:ga32079f7354c64417e0e414564a855bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 pin assignment 1 is port 2 pins 0 and 1. <br/></td></tr>
<tr class="separator:ga32079f7354c64417e0e414564a855bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1994057bce6c6e5d09ef3b7e6973e0de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1994057bce6c6e5d09ef3b7e6973e0de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga1994057bce6c6e5d09ef3b7e6973e0de">__UART2_PINASSIGN_PORT0_0_11</a></td></tr>
<tr class="memdesc:ga1994057bce6c6e5d09ef3b7e6973e0de"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 pin assignment 0 is port 0 pins 10 and 11. <br/></td></tr>
<tr class="separator:ga1994057bce6c6e5d09ef3b7e6973e0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e0f3e3b301bffb7259e19df7ae9f14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95e0f3e3b301bffb7259e19df7ae9f14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga95e0f3e3b301bffb7259e19df7ae9f14">__UART2_PINASSIGN_PORT2_8_9</a></td></tr>
<tr class="memdesc:ga95e0f3e3b301bffb7259e19df7ae9f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 pin assignment 1 is port 2 pins 8 and 9. <br/></td></tr>
<tr class="separator:ga95e0f3e3b301bffb7259e19df7ae9f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9811900c299784307d22580ec8e8c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a9811900c299784307d22580ec8e8c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga3a9811900c299784307d22580ec8e8c5">__UART3_PINASSIGN_PORT0_0_1</a></td></tr>
<tr class="memdesc:ga3a9811900c299784307d22580ec8e8c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 pin assignment 0 is port 0 pins 0 and 1. <br/></td></tr>
<tr class="separator:ga3a9811900c299784307d22580ec8e8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5127f9f5834d9a60371247ade6d03dfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5127f9f5834d9a60371247ade6d03dfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga5127f9f5834d9a60371247ade6d03dfd">__UART3_PINASSIGN_PORT0_25_26</a></td></tr>
<tr class="memdesc:ga5127f9f5834d9a60371247ade6d03dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 pin assignment 1 is port 0 pins 25 and 26. <br/></td></tr>
<tr class="separator:ga5127f9f5834d9a60371247ade6d03dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc45f6fba9edfb54359ae1d9edb5e4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fc45f6fba9edfb54359ae1d9edb5e4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga1fc45f6fba9edfb54359ae1d9edb5e4d">__UART3_PINASSIGN_PORT4_28_29</a></td></tr>
<tr class="memdesc:ga1fc45f6fba9edfb54359ae1d9edb5e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 pin assignment 2 is port 4 pins 28 and 29. <br/></td></tr>
<tr class="separator:ga1fc45f6fba9edfb54359ae1d9edb5e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga456baa4d454761c59103f0dbd590ec7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga456baa4d454761c59103f0dbd590ec7b"></a>
typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga456baa4d454761c59103f0dbd590ec7b">hwpl_target_ptr_t</a></td></tr>
<tr class="memdesc:ga456baa4d454761c59103f0dbd590ec7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This defines a pointer on the lpc17xx. <br/></td></tr>
<tr class="separator:ga456baa4d454761c59103f0dbd590ec7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33301a686dfa6470fcd5ddae981e889f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33301a686dfa6470fcd5ddae981e889f"></a>
typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga33301a686dfa6470fcd5ddae981e889f">adc_sample_t</a></td></tr>
<tr class="memdesc:ga33301a686dfa6470fcd5ddae981e889f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This defines the type of an ADC sample (see adc_read() and adc_write()). <br/></td></tr>
<tr class="separator:ga33301a686dfa6470fcd5ddae981e889f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bba12d58022b010776d35cc964a4f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5bba12d58022b010776d35cc964a4f8"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gad5bba12d58022b010776d35cc964a4f8">gpio_sample_t</a></td></tr>
<tr class="memdesc:gad5bba12d58022b010776d35cc964a4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This defines the type of a GPIO sample for reading/writing the GPIO (see gpio_read() and gpio_write()). <br/></td></tr>
<tr class="separator:gad5bba12d58022b010776d35cc964a4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca6496338c7821c25bd946055328197"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafca6496338c7821c25bd946055328197"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gafca6496338c7821c25bd946055328197">pio_sample_t</a></td></tr>
<tr class="memdesc:gafca6496338c7821c25bd946055328197"><td class="mdescLeft">&#160;</td><td class="mdescRight">This defines the type of a PIO sample for reading/writing the PIO. <br/></td></tr>
<tr class="separator:gafca6496338c7821c25bd946055328197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86e40d0d6ad1ae2b4c27cdddf5e2bd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa86e40d0d6ad1ae2b4c27cdddf5e2bd6"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#gaa86e40d0d6ad1ae2b4c27cdddf5e2bd6">pwm_duty_t</a></td></tr>
<tr class="memdesc:gaa86e40d0d6ad1ae2b4c27cdddf5e2bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This defines the type for the PWM duty cycle for reading/writing the PWM. <br/></td></tr>
<tr class="separator:gaa86e40d0d6ad1ae2b4c27cdddf5e2bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga4446c5622012374fdca172a8600b6b53"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga4446c5622012374fdca172a8600b6b53">lpc17xx_tmr_action_channel_t</a> { <br/>
&#160;&#160;<a class="el" href="group___l_p_c17_x_x_d_e_v.html#gga4446c5622012374fdca172a8600b6b53a1f7c7ebe370b76c9f676c32400dbffc9">TMR_ACTION_CHANNEL_OC0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___l_p_c17_x_x_d_e_v.html#gga4446c5622012374fdca172a8600b6b53abdea007dfb0805e6b7d76851d216d992">TMR_ACTION_CHANNEL_OC1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___l_p_c17_x_x_d_e_v.html#gga4446c5622012374fdca172a8600b6b53a9565d3f06a37dcf1f7c3dfb6ab2c8d8d">TMR_ACTION_CHANNEL_OC2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___l_p_c17_x_x_d_e_v.html#gga4446c5622012374fdca172a8600b6b53a311bafd78ae8f8eb1be12dd1a219a174">TMR_ACTION_CHANNEL_OC3</a>, 
<br/>
&#160;&#160;<a class="el" href="group___l_p_c17_x_x_d_e_v.html#gga4446c5622012374fdca172a8600b6b53a63cd887b8da8f0609f7f8dd036581204">TMR_ACTION_CHANNEL_IC0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___l_p_c17_x_x_d_e_v.html#gga4446c5622012374fdca172a8600b6b53aac477e2d0d4dcb18ee1ce251a657bf0b">TMR_ACTION_CHANNEL_IC1</a>
<br/>
 }</td></tr>
<tr class="separator:ga4446c5622012374fdca172a8600b6b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga4446c5622012374fdca172a8600b6b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___l_p_c17_x_x_d_e_v.html#ga4446c5622012374fdca172a8600b6b53">lpc17xx_tmr_action_channel_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This defines the timer channels. It is assigned to the channel member of <a class="el" href="group___t_m_r.html#gabaad52d591e2a6a10e4752b39822ca49">tmr_action_t</a> and <a class="el" href="structtmr__reqattr__t.html">tmr_reqattr_t</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga4446c5622012374fdca172a8600b6b53a1f7c7ebe370b76c9f676c32400dbffc9"></a>TMR_ACTION_CHANNEL_OC0</em>&#160;</td><td class="fielddoc">
<p>Output compare channel 0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4446c5622012374fdca172a8600b6b53abdea007dfb0805e6b7d76851d216d992"></a>TMR_ACTION_CHANNEL_OC1</em>&#160;</td><td class="fielddoc">
<p>Output compare channel 1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4446c5622012374fdca172a8600b6b53a9565d3f06a37dcf1f7c3dfb6ab2c8d8d"></a>TMR_ACTION_CHANNEL_OC2</em>&#160;</td><td class="fielddoc">
<p>Output compare channel 2 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4446c5622012374fdca172a8600b6b53a311bafd78ae8f8eb1be12dd1a219a174"></a>TMR_ACTION_CHANNEL_OC3</em>&#160;</td><td class="fielddoc">
<p>Output compare channel 3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4446c5622012374fdca172a8600b6b53a63cd887b8da8f0609f7f8dd036581204"></a>TMR_ACTION_CHANNEL_IC0</em>&#160;</td><td class="fielddoc">
<p>Input capture channel 0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4446c5622012374fdca172a8600b6b53aac477e2d0d4dcb18ee1ce251a657bf0b"></a>TMR_ACTION_CHANNEL_IC1</em>&#160;</td><td class="fielddoc">
<p>Input capture channel 1 </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->

			</div>
		</div>
	</div>
</div>



	</div>

	<footer style="background: #344555; color: #fff;">
		<div class="container">
			<div class="row" style="margin-top: 20px; margin-bottom: 20px; ">
				<div class="col-md-12">
					<p>&copy; 2016 Stratify Labs, Inc</p>
				</div>
			</div>
		</div>
	</footer>
  <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-75152879-1', 'stratifylabs.co');
  ga('send', 'pageview');

</script>
 </body>
</html>

