// Seed: 380495663
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    output wor id_4
    , id_10,
    input wor id_5,
    input supply1 id_6,
    output wire id_7,
    output supply1 id_8
);
  uwire id_11 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wire id_2,
    output logic id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wire id_6,
    output uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    output tri id_14,
    output tri id_15
);
  always @(posedge id_1) begin
    id_3#(.id_10("")) <= 1'b0;
  end
  module_0(
      id_15, id_10, id_10, id_5, id_7, id_1, id_11, id_15, id_14
  );
endmodule
