# ARM MMU V7A

The MMU works with the L1 and L2 memory system to translate virtual addresses to physical addresses. It also controls accesses to and from external memory.<br />The ARM v7 Virtual Memory System Architecture \(VMSA\) features include the following:

-   Page table entries that support:

    -   16 Mbyte supersections. The processor supports supersections that consist of 16 Mbyte blocks of memory.

    -   1 Mbyte sections

    -   64 Kbyte large pages

    -   4 Kbyte small pages

    -   16 access domains

-   Global and application-specific identifiers to remove the requirement for context switch TLB flushes.

-   Extended permissions checking capability.


TLB maintenance and configuration operations are controlled through a dedicated coprocessor, CP15, integrated with the core. This coprocessor provides a standard mechanism for configuring the L1 memory system.

**Using The Library**

This Plib Initializes MMU with a flat address map \(e.g. physical and virtual addresses are the same\) and enable MMU and caches<br />by invoking MMU\_Initialize\(\) in the system initialization.

**Library Interface**

ARM MMU V7A peripheral library provides the following interfaces:

**Functions**

|Name|Description|
|----|-----------|
|MMU\_Initialize|Initialize and enable MMU|
|icache\_InvalidateAll|Invalidate instruction cache|
|icache\_Enable|Enable instruction cache|
|icache\_Disable|Disable instruction cache|
|dcache\_InvalidateAll|Invalidate Data Cache|
|dcache\_CleanAll|Clean Data Cache|
|dcache\_CleanInvalidateAll|Clean and Invalidate Data Cache|
|dcache\_InvalidateByAddr|Invalidate Data Cache by address|
|dcache\_CleanByAddr|Clean Data Cache by address|
|dcache\_CleanInvalidateByAddr|Clean Data Cache by address|
|dcache\_Enable|Enable data cache|
|dcache\_Disable|Disable data cache|

-   **[MMU\_Initialize Function](GUID-542E1E3F-8288-420F-A790-497A5401767F.md)**  

-   **[dcache\_CleanAll Function](GUID-CCC7E0B7-CA3F-449A-80E4-E7C5FC44141C.md)**  

-   **[dcache\_CleanByAddr Function](GUID-C7E69B74-CDF6-4871-AD22-0A42AEDE6111.md)**  

-   **[dcache\_CleanInvalidateAll Function](GUID-5FB3FFBC-B040-4631-A1E0-BAB3D7DA6345.md)**  

-   **[dcache\_CleanInvalidateByAddr Function](GUID-90029281-C071-4C67-95C9-071CA93C530B.md)**  

-   **[dcache\_Disable Function](GUID-A414702E-AC92-4E9F-848C-74C3193AA5FE.md)**  

-   **[dcache\_Enable Function](GUID-4A52B5FD-B20B-442E-8D07-72861694CD57.md)**  

-   **[dcache\_InvalidateAll Function](GUID-72522593-C0AC-4D52-8B8D-71E9B6D6047A.md)**  

-   **[dcache\_InvalidateByAddr Function](GUID-AFAE94FA-C9CB-45E4-A0D8-01EB789DCEA2.md)**  

-   **[icache\_Disable Function](GUID-D267BCEC-4224-426D-90AB-1E30FBE5C9C1.md)**  

-   **[icache\_Enable Function](GUID-4FFF27AE-47CC-492D-8C6D-D9B57C934421.md)**  

-   **[icache\_InvalidateAll Function](GUID-5FB0E007-AACD-46A4-99C6-C9C416769AF7.md)**  


**Parent topic:**[SAM A5D2 Peripheral Libraries](GUID-F6605EDC-FC71-4081-8560-0C1681C1FA8D.md)

**Parent topic:**[SAM A7G5 Peripheral Libraries](GUID-7EEB1AC5-4BFF-4259-97AD-8CF7367D7973.md)

