Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Engine_tf_isim_beh.exe -prj D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Engine_tf_beh.prj work.Rx_Engine_tf work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_SR_Flop.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Shift_Reg.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Remap.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_FSM.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_bit_time_counter.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_bit_counter.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Engine_Control.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_DataPath.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Engine.v" into library work
Analyzing Verilog file "D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Engine_tf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Rx_FSM
Compiling module Rx_bit_time_counter
Compiling module Rx_bit_counter
Compiling module Rx_Engine_Control
Compiling module Rx_Shift_Reg
Compiling module Rx_Remap
Compiling module Rx_SR_Flop
Compiling module Rx_DataPath
Compiling module Rx_Engine
Compiling module Rx_Engine_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 11 Verilog Units
Built simulation executable D:/CSULB_Classes/CECS_460/Projects/Project_3_Full_UART/UART/Rx_Engine_tf_isim_beh.exe
Fuse Memory Usage: 28372 KB
Fuse CPU Usage: 1374 ms
