Time resolution is 1 ps
a = 0, b = 0, c = 0, s = 0, carry = 0
a = 0, b = 0, c = 1, s = 1, carry = 0
a = 0, b = 1, c = 0, s = 1, carry = 0
a = 0, b = 1, c = 1, s = 0, carry = 1
a = 1, b = 0, c = 0, s = 1, carry = 0
a = 1, b = 0, c = 1, s = 0, carry = 1
a = 1, b = 1, c = 0, s = 0, carry = 1
a = 1, b = 1, c = 1, s = 1, carry = 1
$finish called at time : 80 ns : File "D:/Verilog/FA/FA.srcs/sim_1/new/full_adder_tb.v" Line 92
