//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.5
.target sm_61, texmode_independent
.address_size 64

	// .globl	renderTAA
.const .align 4 .b8 halton[128] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 63, 159, 170, 170, 62, 0, 0, 0, 0, 170, 170, 42, 63, 0, 0, 64, 63, 57, 142, 227, 61, 0, 0, 0, 0, 57, 142, 227, 62, 0, 0, 0, 63, 112, 28, 71, 63, 0, 0, 128, 62, 57, 142, 99, 62, 0, 0, 64, 63, 227, 56, 14, 63, 0, 0, 0, 0, 57, 142, 99, 63, 0, 0, 0, 63, 36, 180, 23, 61, 0, 0, 128, 62, 47, 161, 189, 62, 0, 0, 64, 63, 237, 37, 52, 63, 0, 0, 0, 62, 38, 180, 23, 62, 0, 0, 32, 63, 190, 132, 246, 62, 0, 0, 192, 62, 180, 151, 80, 63, 0, 0, 96, 63, 161, 189, 132, 62};
.global .samplerref samp$19 = { addr_mode_0 = wrap, addr_mode_1 = wrap, addr_mode_2 = wrap, filter_mode = nearest, force_unnormalized_coords = 1 };

.entry renderTAA(
	.param .u64 .ptr .global .align 16 renderTAA_param_0,
	.param .u64 .ptr .const .align 16 renderTAA_param_1,
	.param .texref renderTAA_param_2,
	.param .u64 .ptr .global .align 16 renderTAA_param_3,
	.param .u64 .ptr .global .align 4 renderTAA_param_4,
	.param .u64 .ptr .global .align 1 renderTAA_param_5,
	.param .u64 .ptr .global .align 2 renderTAA_param_6
)
{
	.reg .pred 	%p<368>;
	.reg .b16 	%rs<51>;
	.reg .f32 	%f<2869>;
	.reg .b32 	%r<1715>;
	.reg .b64 	%rd<138>;


	ld.param.u64 	%rd5, [renderTAA_param_4];
	ld.param.u64 	%rd6, [renderTAA_param_5];
	ld.param.u64 	%rd7, [renderTAA_param_6];
	mov.b32	%r534, %envreg3;
	mov.u32 	%r535, %ctaid.x;
	mov.u32 	%r536, %ntid.x;
	mad.lo.s32 	%r537, %r535, %r536, %r534;
	mov.u32 	%r538, %tid.x;
	add.s32 	%r1, %r537, %r538;
	mov.u32 	%r539, %ctaid.y;
	mov.u32 	%r540, %ntid.y;
	mov.b32	%r541, %envreg4;
	mad.lo.s32 	%r542, %r539, %r540, %r541;
	mov.u32 	%r543, %tid.y;
	add.s32 	%r2, %r542, %r543;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.ftz.u32.f32	%r544, %f1;
	and.b32  	%r545, %r544, 3;
	ld.param.u64 	%rd8, [renderTAA_param_1];
	add.s64 	%rd1, %rd8, 84;
	ld.const.u32 	%r546, [%rd8+84];
	add.s32 	%r547, %r546, %r545;
	cvt.rzi.ftz.u32.f32	%r548, %f2;
	shl.b32 	%r549, %r548, 2;
	add.s32 	%r550, %r547, %r549;
	and.b32  	%r551, %r550, 15;
	shl.b32 	%r552, %r551, 1;
	mul.wide.u32 	%rd9, %r552, 4;
	mov.u64 	%rd10, halton;
	add.s64 	%rd11, %rd10, %rd9;
	ld.const.f32 	%f1737, [%rd11];
	add.ftz.f32 	%f1738, %f1, %f1737;
	ld.const.v2.f32 	{%f1739, %f1740}, [%rd8];
	ld.const.f32 	%f1742, [%rd11+4];
	add.ftz.f32 	%f1743, %f2, %f1742;
	ld.const.v4.f32 	{%f1745, %f1746, %f1747, %f1748}, [%rd8+48];
	ld.const.v4.f32 	{%f1749, %f1750, %f1751, %f1752}, [%rd8+32];
	sub.ftz.f32 	%f1755, %f1747, %f1751;
	sub.ftz.f32 	%f1758, %f1746, %f1750;
	sub.ftz.f32 	%f1761, %f1745, %f1749;
	mul.ftz.f32 	%f1762, %f1738, %f1739;
	fma.rn.ftz.f32 	%f1763, %f1761, %f1762, %f1749;
	fma.rn.ftz.f32 	%f1764, %f1758, %f1762, %f1750;
	fma.rn.ftz.f32 	%f1765, %f1755, %f1762, %f1751;
	ld.const.v4.f32 	{%f1766, %f1767, %f1768, %f1769}, [%rd8+64];
	sub.ftz.f32 	%f1771, %f1766, %f1749;
	sub.ftz.f32 	%f1773, %f1767, %f1750;
	sub.ftz.f32 	%f1775, %f1768, %f1751;
	mul.ftz.f32 	%f1776, %f1743, %f1740;
	ld.const.v4.f32 	{%f68, %f69, %f70, %f1780}, [%rd8+16];
	fma.rn.ftz.f32 	%f1781, %f1775, %f1776, %f1765;
	sub.ftz.f32 	%f2347, %f1781, %f70;
	fma.rn.ftz.f32 	%f1782, %f1773, %f1776, %f1764;
	sub.ftz.f32 	%f2346, %f1782, %f69;
	fma.rn.ftz.f32 	%f1783, %f1771, %f1776, %f1763;
	sub.ftz.f32 	%f2345, %f1783, %f68;
	abs.f32 	%f1784, %f2345;
	setp.neu.ftz.f32	%p2, %f1784, 0f00000000;
	@%p2 bra 	BB0_3;

	abs.f32 	%f1785, %f2346;
	setp.neu.ftz.f32	%p3, %f1785, 0f00000000;
	@%p3 bra 	BB0_3;

	abs.f32 	%f1786, %f2347;
	setp.equ.ftz.f32	%p4, %f1786, 0f00000000;
	@%p4 bra 	BB0_4;

BB0_3:
	mul.ftz.f32 	%f1787, %f2346, %f2346;
	fma.rn.ftz.f32 	%f1788, %f2345, %f2345, %f1787;
	fma.rn.ftz.f32 	%f1789, %f2347, %f2347, %f1788;
	rsqrt.approx.ftz.f32 	%f1790, %f1789;
	mul.ftz.f32 	%f2347, %f2347, %f1790;
	mul.ftz.f32 	%f2346, %f2346, %f1790;
	mul.ftz.f32 	%f2345, %f2345, %f1790;

BB0_4:
	abs.f32 	%f1791, %f2345;
	setp.geu.ftz.f32	%p5, %f1791, 0f322BCC77;
	mov.f32 	%f48, %f2345;
	@%p5 bra 	BB0_6;

	setp.ltu.ftz.f32	%p6, %f2345, 0f00000000;
	selp.f32	%f48, 0fB22BCC77, 0f322BCC77, %p6;

BB0_6:
	abs.f32 	%f1792, %f2346;
	setp.geu.ftz.f32	%p7, %f1792, 0f322BCC77;
	@%p7 bra 	BB0_7;

	setp.ltu.ftz.f32	%p8, %f2346, 0f00000000;
	selp.f32	%f49, 0fB22BCC77, 0f322BCC77, %p8;
	bra.uni 	BB0_9;

BB0_7:
	mov.f32 	%f49, %f2346;

BB0_9:
	abs.f32 	%f1793, %f2347;
	setp.geu.ftz.f32	%p9, %f1793, 0f322BCC77;
	@%p9 bra 	BB0_10;

	setp.ltu.ftz.f32	%p10, %f2347, 0f00000000;
	selp.f32	%f50, 0fB22BCC77, 0f322BCC77, %p10;
	bra.uni 	BB0_12;

BB0_10:
	mov.f32 	%f50, %f2347;

BB0_12:
	mov.u32 	%r1451, 0;
	rcp.approx.ftz.f32 	%f55, %f48;
	rcp.approx.ftz.f32 	%f56, %f49;
	rcp.approx.ftz.f32 	%f57, %f50;
	setp.gtu.ftz.f32	%p11, %f48, 0f00000000;
	selp.b32	%r554, 34, 4, %p11;
	setp.gtu.ftz.f32	%p12, %f49, 0f00000000;
	selp.b32	%r555, 10752, 3072, %p12;
	add.s32 	%r556, %r554, %r555;
	setp.gtu.ftz.f32	%p13, %f50, 0f00000000;
	selp.b32	%r557, 3276800, 1310720, %p13;
	add.s32 	%r3, %r556, %r557;
	and.b32  	%r4, %r3, 2;
	shl.b32 	%r558, %r4, 20;
	add.s32 	%r5, %r558, -1048576;
	shr.u32 	%r559, %r3, 8;
	and.b32  	%r6, %r559, 2;
	shl.b32 	%r560, %r6, 10;
	add.s32 	%r7, %r560, -1024;
	bfe.u32 	%r561, %r3, 16, 2;
	add.s32 	%r8, %r561, -1;
	setp.ltu.ftz.f32	%p14, %f68, 0f00000000;
	setp.ltu.ftz.f32	%p15, %f69, 0f00000000;
	or.pred  	%p16, %p14, %p15;
	setp.ltu.ftz.f32	%p17, %f70, 0f00000000;
	or.pred  	%p18, %p16, %p17;
	setp.gtu.ftz.f32	%p19, %f68, 0f44800000;
	or.pred  	%p20, %p18, %p19;
	setp.gtu.ftz.f32	%p21, %f69, 0f44800000;
	or.pred  	%p22, %p20, %p21;
	setp.gtu.ftz.f32	%p23, %f70, 0f44800000;
	or.pred  	%p24, %p22, %p23;
	mov.f32 	%f2361, 0f00000000;
	mov.f32 	%f67, %f2361;
	@!%p24 bra 	BB0_15;
	bra.uni 	BB0_13;

BB0_13:
	mul.ftz.f32 	%f1796, %f68, %f55;
	neg.ftz.f32 	%f1797, %f1796;
	mov.f32 	%f1798, 0f44800000;
	sub.ftz.f32 	%f1799, %f1798, %f68;
	mul.ftz.f32 	%f1800, %f1799, %f55;
	min.f32 	%f1801, %f1797, %f1800;
	max.f32 	%f1802, %f1797, %f1800;
	mul.ftz.f32 	%f1803, %f69, %f56;
	neg.ftz.f32 	%f1804, %f1803;
	sub.ftz.f32 	%f1805, %f1798, %f69;
	mul.ftz.f32 	%f1806, %f1805, %f56;
	min.f32 	%f1807, %f1804, %f1806;
	max.f32 	%f1808, %f1801, %f1807;
	max.f32 	%f1809, %f1804, %f1806;
	min.f32 	%f1810, %f1802, %f1809;
	mul.ftz.f32 	%f1811, %f70, %f57;
	neg.ftz.f32 	%f1812, %f1811;
	sub.ftz.f32 	%f1813, %f1798, %f70;
	mul.ftz.f32 	%f1814, %f1813, %f57;
	min.f32 	%f1815, %f1812, %f1814;
	max.f32 	%f67, %f1808, %f1815;
	max.f32 	%f1816, %f1812, %f1814;
	min.f32 	%f1817, %f1810, %f1816;
	setp.geu.ftz.f32	%p25, %f1817, %f67;
	setp.gtu.ftz.f32	%p26, %f1817, 0f00000000;
	and.pred  	%p27, %p25, %p26;
	mov.u32 	%r1576, 0;
	mov.u32 	%r1577, %r1576;
	@!%p27 bra 	BB0_314;
	bra.uni 	BB0_14;

BB0_14:
	fma.rn.ftz.f32 	%f68, %f48, %f67, %f68;
	fma.rn.ftz.f32 	%f70, %f50, %f67, %f70;
	fma.rn.ftz.f32 	%f69, %f49, %f67, %f69;
	setp.ltu.ftz.f32	%p28, %f69, 0f3C23D70A;
	sub.ftz.f32 	%f1819, %f1798, 0f3F8147AE;
	setp.gtu.ftz.f32	%p29, %f69, %f1819;
	or.pred  	%p30, %p28, %p29;
	selp.u32	%r564, 1, 0, %p30;
	setp.ltu.ftz.f32	%p31, %f70, 0f3C23D70A;
	setp.gtu.ftz.f32	%p32, %f70, %f1819;
	or.pred  	%p33, %p31, %p32;
	selp.b32	%r1451, 2, %r564, %p33;

BB0_15:
	cvt.rzi.ftz.u32.f32	%r566, %f68;
	shr.u32 	%r567, %r566, 5;
	mov.u32 	%r568, 31;
	min.u32 	%r569, %r567, %r568;
	shl.b32 	%r570, %r569, 20;
	cvt.rzi.ftz.u32.f32	%r571, %f69;
	shr.u32 	%r572, %r571, 5;
	min.u32 	%r573, %r572, %r568;
	shl.b32 	%r574, %r573, 10;
	add.s32 	%r575, %r574, %r570;
	cvt.rzi.ftz.u32.f32	%r576, %f70;
	shr.u32 	%r577, %r576, 5;
	min.u32 	%r578, %r577, %r568;
	add.s32 	%r15, %r575, %r578;
	shr.u32 	%r579, %r15, 20;
	bfe.u32 	%r580, %r3, 5, 1;
	add.s32 	%r581, %r579, %r580;
	bfe.u32 	%r582, %r15, 10, 5;
	bfe.u32 	%r583, %r3, 13, 1;
	add.s32 	%r584, %r582, %r583;
	and.b32  	%r585, %r15, 31;
	shr.u32 	%r586, %r3, 21;
	add.s32 	%r587, %r585, %r586;
	cvt.rn.f32.u32	%f1821, %r587;
	cvt.rn.f32.u32	%f1822, %r584;
	cvt.rn.f32.u32	%f1823, %r581;
	neg.ftz.f32 	%f1825, %f70;
	neg.ftz.f32 	%f1826, %f69;
	neg.ftz.f32 	%f1827, %f68;
	fma.rn.ftz.f32 	%f1828, %f1827, 0f3D000000, %f1823;
	fma.rn.ftz.f32 	%f1829, %f1826, 0f3D000000, %f1822;
	fma.rn.ftz.f32 	%f1830, %f1825, 0f3D000000, %f1821;
	mul.ftz.f32 	%f82, %f57, %f1830;
	mul.ftz.f32 	%f81, %f56, %f1829;
	mul.ftz.f32 	%f80, %f55, %f1828;
	add.s32 	%r588, %r4, -1;
	add.s32 	%r589, %r6, -1;
	cvt.rn.f32.s32	%f1832, %r8;
	cvt.rn.f32.s32	%f1833, %r589;
	cvt.rn.f32.s32	%f1834, %r588;
	shl.b32 	%r590, %r585, 5;
	and.b32  	%r591, %r15, 31744;
	add.s32 	%r592, %r579, %r591;
	add.s32 	%r1445, %r592, %r590;
	mul.ftz.f32 	%f76, %f55, %f1834;
	mul.ftz.f32 	%f77, %f56, %f1833;
	mul.ftz.f32 	%f78, %f57, %f1832;
	mov.u32 	%r1444, 999995;

BB0_16:
	cvt.u64.u32	%rd12, %r1445;
	add.s64 	%rd13, %rd6, %rd12;
	ld.global.u8 	%rs49, [%rd13];
	setp.eq.s16	%p34, %rs49, 0;
	@%p34 bra 	BB0_17;
	bra.uni 	BB0_18;

BB0_17:
	mov.u32 	%r1570, %r1444;
	bra.uni 	BB0_305;

BB0_18:
	mov.f32 	%f1843, 0f40800000;
	mul.rn.f32 	%f2365, %f2361, %f1843;
	mov.u32 	%r1570, 0;
	mul.ftz.f32 	%f1844, %f50, %f2365;
	mul.ftz.f32 	%f1845, %f49, %f2365;
	mul.ftz.f32 	%f1846, %f48, %f2365;
	fma.rn.ftz.f32 	%f1835, %f68, 0f3E000000, %f1846;
	// inline asm
	cvt.rzi.u32.f32 	%r593, %f1835;
	// inline asm
	fma.rn.ftz.f32 	%f1836, %f69, 0f3E000000, %f1845;
	// inline asm
	cvt.rzi.u32.f32 	%r594, %f1836;
	// inline asm
	fma.rn.ftz.f32 	%f1837, %f70, 0f3E000000, %f1844;
	// inline asm
	cvt.rzi.u32.f32 	%r595, %f1837;
	// inline asm
	shr.u32 	%r602, %r15, 18;
	add.s32 	%r603, %r602, 3;
	max.u32 	%r604, %r593, %r602;
	min.u32 	%r605, %r604, %r603;
	shl.b32 	%r606, %r605, 20;
	bfe.u32 	%r607, %r15, 8, 10;
	add.s32 	%r608, %r607, 3;
	max.u32 	%r609, %r594, %r607;
	min.u32 	%r610, %r609, %r608;
	shl.b32 	%r611, %r610, 10;
	add.s32 	%r612, %r611, %r606;
	shl.b32 	%r613, %r15, 2;
	and.b32  	%r614, %r613, 1020;
	add.s32 	%r615, %r614, 3;
	max.u32 	%r616, %r595, %r614;
	min.u32 	%r617, %r616, %r615;
	add.s32 	%r17, %r612, %r617;
	shr.u32 	%r618, %r17, 20;
	bfe.u32 	%r624, %r3, 5, 1;
	add.s32 	%r597, %r618, %r624;
	bfe.u32 	%r625, %r17, 10, 7;
	bfe.u32 	%r626, %r3, 13, 1;
	add.s32 	%r598, %r625, %r626;
	and.b32  	%r627, %r17, 127;
	add.s32 	%r599, %r627, %r586;
	// inline asm
	cvt.rn.f32.u32 	%f1839, %r597;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1840, %r598;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1841, %r599;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1842, %r1570;
	// inline asm
	tex.3d.v4.s32.s32	{%r1449, %r19, %r20, %r21}, [renderTAA_param_2, samp$19, {%r618, %r627, %r625, %r625}];
	add.s32 	%r24, %r1444, -1;
	setp.eq.s32	%p38, %r24, 0;
	@%p38 bra 	BB0_305;

	fma.rn.ftz.f32 	%f1852, %f1825, 0f3E000000, %f1841;
	fma.rn.ftz.f32 	%f1853, %f1826, 0f3E000000, %f1840;
	fma.rn.ftz.f32 	%f1854, %f1827, 0f3E000000, %f1839;
	mul.ftz.f32 	%f94, %f55, %f1854;
	mul.ftz.f32 	%f95, %f56, %f1853;
	mul.ftz.f32 	%f96, %f57, %f1852;
	mov.u32 	%r26, %r17;

BB0_20:
	setp.eq.s32	%p39, %r1449, 0;
	@%p39 bra 	BB0_293;

	and.b32  	%r629, %r1449, 1;
	setp.eq.b32	%p40, %r629, 1;
	@!%p40 bra 	BB0_292;
	bra.uni 	BB0_22;

BB0_22:
	mov.f32 	%f1863, 0f41000000;
	mul.rn.f32 	%f98, %f2365, %f1863;
	mov.u32 	%r637, 0;
	fma.rn.ftz.f32 	%f1855, %f48, %f98, %f68;
	// inline asm
	cvt.rzi.u32.f32 	%r630, %f1855;
	// inline asm
	fma.rn.ftz.f32 	%f1856, %f49, %f98, %f69;
	// inline asm
	cvt.rzi.u32.f32 	%r631, %f1856;
	// inline asm
	fma.rn.ftz.f32 	%f1857, %f50, %f98, %f70;
	// inline asm
	cvt.rzi.u32.f32 	%r632, %f1857;
	// inline asm
	shr.u32 	%r638, %r26, 17;
	add.s32 	%r639, %r638, 7;
	max.u32 	%r640, %r630, %r638;
	min.u32 	%r641, %r640, %r639;
	shl.b32 	%r642, %r641, 20;
	bfe.u32 	%r643, %r26, 7, 10;
	add.s32 	%r644, %r643, 7;
	max.u32 	%r645, %r631, %r643;
	min.u32 	%r646, %r645, %r644;
	shl.b32 	%r647, %r646, 10;
	add.s32 	%r648, %r647, %r642;
	shl.b32 	%r649, %r26, 3;
	and.b32  	%r650, %r649, 1016;
	add.s32 	%r651, %r650, 7;
	max.u32 	%r652, %r632, %r650;
	min.u32 	%r653, %r652, %r651;
	add.s32 	%r654, %r648, %r653;
	shr.u32 	%r655, %r654, 20;
	bfe.u32 	%r661, %r3, 5, 1;
	add.s32 	%r634, %r655, %r661;
	bfe.u32 	%r662, %r654, 10, 10;
	bfe.u32 	%r663, %r3, 13, 1;
	add.s32 	%r635, %r662, %r663;
	and.b32  	%r664, %r654, 1023;
	add.s32 	%r636, %r664, %r586;
	// inline asm
	cvt.rn.f32.u32 	%f1861, %r636;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1860, %r635;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1859, %r634;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1862, %r637;
	// inline asm
	sub.ftz.f32 	%f1864, %f1859, %f68;
	sub.ftz.f32 	%f1865, %f1860, %f69;
	sub.ftz.f32 	%f1866, %f1861, %f70;
	mul.ftz.f32 	%f2380, %f57, %f1866;
	mul.ftz.f32 	%f2376, %f56, %f1865;
	mul.ftz.f32 	%f2372, %f55, %f1864;
	and.b32  	%r1452, %r654, 7347207;
	shl.b32 	%r666, %r1449, 8;
	add.s32 	%r29, %r666, -256;
	shr.u32 	%r667, %r1452, 20;
	add.s32 	%r668, %r667, %r29;
	shr.u32 	%r669, %r654, 7;
	and.b32  	%r670, %r669, 56;
	add.s32 	%r671, %r668, %r670;
	and.b32  	%r672, %r654, 7;
	shl.b32 	%r673, %r672, 6;
	add.s32 	%r674, %r671, %r673;
	mul.wide.u32 	%rd15, %r674, 2;
	add.s64 	%rd16, %rd7, %rd15;
	ld.global.u16 	%rs1, [%rd16];
	setp.eq.s16	%p44, %rs1, 0;
	@%p44 bra 	BB0_24;
	bra.uni 	BB0_23;

BB0_24:
	min.f32 	%f1868, %f2376, %f2380;
	min.f32 	%f105, %f2372, %f1868;
	setp.neu.ftz.f32	%p45, %f105, %f2372;
	@%p45 bra 	BB0_26;

	add.ftz.f32 	%f2372, %f76, %f2372;
	add.s32 	%r1452, %r1452, %r5;

BB0_26:
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p46, %f105, %f2376;
	@%p46 bra 	BB0_28;

	add.ftz.f32 	%f2376, %f77, %f2376;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;

BB0_28:
	setp.neu.ftz.f32	%p47, %f105, %f2380;
	@%p47 bra 	BB0_30;

	add.ftz.f32 	%f2380, %f78, %f2380;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;

BB0_30:
	and.b32  	%r678, %r1452, 1066394616;
	setp.ne.s32	%p48, %r678, 0;
	@%p48 bra 	BB0_293;

	shr.u32 	%r679, %r1452, 20;
	add.s32 	%r680, %r679, %r29;
	shr.u32 	%r681, %r1452, 7;
	and.b32  	%r682, %r681, 56;
	add.s32 	%r683, %r680, %r682;
	and.b32  	%r684, %r1452, 7;
	shl.b32 	%r685, %r684, 6;
	add.s32 	%r686, %r683, %r685;
	mul.wide.u32 	%rd17, %r686, 2;
	add.s64 	%rd18, %rd7, %rd17;
	ld.global.u16 	%rs2, [%rd18];
	setp.eq.s16	%p49, %rs2, 0;
	@%p49 bra 	BB0_33;
	bra.uni 	BB0_32;

BB0_33:
	min.f32 	%f1869, %f2376, %f2380;
	min.f32 	%f134, %f2372, %f1869;
	setp.neu.ftz.f32	%p50, %f134, %f2372;
	@%p50 bra 	BB0_34;

	add.ftz.f32 	%f2381, %f76, %f2372;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_36;

BB0_34:
	mov.f32 	%f2381, %f2372;

BB0_36:
	min.f32 	%f2214, %f2376, %f2380;
	min.f32 	%f2213, %f2372, %f2214;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p51, %f2213, %f2376;
	@%p51 bra 	BB0_37;

	add.ftz.f32 	%f2385, %f77, %f2376;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_39;

BB0_37:
	mov.f32 	%f2385, %f2376;

BB0_39:
	min.f32 	%f2216, %f2376, %f2380;
	min.f32 	%f2215, %f2372, %f2216;
	setp.neu.ftz.f32	%p52, %f2215, %f2380;
	@%p52 bra 	BB0_40;

	add.ftz.f32 	%f2389, %f78, %f2380;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_42;

BB0_40:
	mov.f32 	%f2389, %f2380;

BB0_42:
	and.b32  	%r690, %r1452, 1066394616;
	setp.ne.s32	%p53, %r690, 0;
	@%p53 bra 	BB0_293;

	shr.u32 	%r691, %r1452, 20;
	add.s32 	%r692, %r691, %r29;
	shr.u32 	%r693, %r1452, 7;
	and.b32  	%r694, %r693, 56;
	add.s32 	%r695, %r692, %r694;
	and.b32  	%r696, %r1452, 7;
	shl.b32 	%r697, %r696, 6;
	add.s32 	%r698, %r695, %r697;
	mul.wide.u32 	%rd19, %r698, 2;
	add.s64 	%rd20, %rd7, %rd19;
	ld.global.u16 	%rs3, [%rd20];
	setp.eq.s16	%p54, %rs3, 0;
	@%p54 bra 	BB0_45;
	bra.uni 	BB0_44;

BB0_45:
	min.f32 	%f1870, %f2385, %f2389;
	min.f32 	%f163, %f2381, %f1870;
	setp.neu.ftz.f32	%p55, %f163, %f2381;
	@%p55 bra 	BB0_46;

	add.ftz.f32 	%f2390, %f76, %f2381;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_48;

BB0_46:
	mov.f32 	%f2390, %f2381;

BB0_48:
	min.f32 	%f2220, %f2385, %f2389;
	min.f32 	%f2219, %f2381, %f2220;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p56, %f2219, %f2385;
	@%p56 bra 	BB0_49;

	add.ftz.f32 	%f2394, %f77, %f2385;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_51;

BB0_49:
	mov.f32 	%f2394, %f2385;

BB0_51:
	min.f32 	%f2222, %f2385, %f2389;
	min.f32 	%f2221, %f2381, %f2222;
	setp.neu.ftz.f32	%p57, %f2221, %f2389;
	@%p57 bra 	BB0_52;

	add.ftz.f32 	%f2398, %f78, %f2389;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_54;

BB0_52:
	mov.f32 	%f2398, %f2389;

BB0_54:
	and.b32  	%r702, %r1452, 1066394616;
	setp.ne.s32	%p58, %r702, 0;
	@%p58 bra 	BB0_293;

	shr.u32 	%r703, %r1452, 20;
	add.s32 	%r704, %r703, %r29;
	shr.u32 	%r705, %r1452, 7;
	and.b32  	%r706, %r705, 56;
	add.s32 	%r707, %r704, %r706;
	and.b32  	%r708, %r1452, 7;
	shl.b32 	%r709, %r708, 6;
	add.s32 	%r710, %r707, %r709;
	mul.wide.u32 	%rd21, %r710, 2;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.u16 	%rs4, [%rd22];
	setp.eq.s16	%p59, %rs4, 0;
	@%p59 bra 	BB0_57;
	bra.uni 	BB0_56;

BB0_57:
	min.f32 	%f1871, %f2394, %f2398;
	min.f32 	%f192, %f2390, %f1871;
	setp.neu.ftz.f32	%p60, %f192, %f2390;
	@%p60 bra 	BB0_58;

	add.ftz.f32 	%f2399, %f76, %f2390;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_60;

BB0_58:
	mov.f32 	%f2399, %f2390;

BB0_60:
	min.f32 	%f2226, %f2394, %f2398;
	min.f32 	%f2225, %f2390, %f2226;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p61, %f2225, %f2394;
	@%p61 bra 	BB0_61;

	add.ftz.f32 	%f2403, %f77, %f2394;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_63;

BB0_61:
	mov.f32 	%f2403, %f2394;

BB0_63:
	min.f32 	%f2228, %f2394, %f2398;
	min.f32 	%f2227, %f2390, %f2228;
	setp.neu.ftz.f32	%p62, %f2227, %f2398;
	@%p62 bra 	BB0_64;

	add.ftz.f32 	%f2407, %f78, %f2398;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_66;

BB0_64:
	mov.f32 	%f2407, %f2398;

BB0_66:
	and.b32  	%r714, %r1452, 1066394616;
	setp.ne.s32	%p63, %r714, 0;
	@%p63 bra 	BB0_293;

	shr.u32 	%r715, %r1452, 20;
	add.s32 	%r716, %r715, %r29;
	shr.u32 	%r717, %r1452, 7;
	and.b32  	%r718, %r717, 56;
	add.s32 	%r719, %r716, %r718;
	and.b32  	%r720, %r1452, 7;
	shl.b32 	%r721, %r720, 6;
	add.s32 	%r722, %r719, %r721;
	mul.wide.u32 	%rd23, %r722, 2;
	add.s64 	%rd24, %rd7, %rd23;
	ld.global.u16 	%rs5, [%rd24];
	setp.eq.s16	%p64, %rs5, 0;
	@%p64 bra 	BB0_69;
	bra.uni 	BB0_68;

BB0_69:
	min.f32 	%f1872, %f2403, %f2407;
	min.f32 	%f221, %f2399, %f1872;
	setp.neu.ftz.f32	%p65, %f221, %f2399;
	@%p65 bra 	BB0_70;

	add.ftz.f32 	%f2408, %f76, %f2399;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_72;

BB0_70:
	mov.f32 	%f2408, %f2399;

BB0_72:
	min.f32 	%f2232, %f2403, %f2407;
	min.f32 	%f2231, %f2399, %f2232;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p66, %f2231, %f2403;
	@%p66 bra 	BB0_73;

	add.ftz.f32 	%f2412, %f77, %f2403;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_75;

BB0_73:
	mov.f32 	%f2412, %f2403;

BB0_75:
	min.f32 	%f2234, %f2403, %f2407;
	min.f32 	%f2233, %f2399, %f2234;
	setp.neu.ftz.f32	%p67, %f2233, %f2407;
	@%p67 bra 	BB0_76;

	add.ftz.f32 	%f2416, %f78, %f2407;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_78;

BB0_76:
	mov.f32 	%f2416, %f2407;

BB0_78:
	and.b32  	%r726, %r1452, 1066394616;
	setp.ne.s32	%p68, %r726, 0;
	@%p68 bra 	BB0_293;

	shr.u32 	%r727, %r1452, 20;
	add.s32 	%r728, %r727, %r29;
	shr.u32 	%r729, %r1452, 7;
	and.b32  	%r730, %r729, 56;
	add.s32 	%r731, %r728, %r730;
	and.b32  	%r732, %r1452, 7;
	shl.b32 	%r733, %r732, 6;
	add.s32 	%r734, %r731, %r733;
	mul.wide.u32 	%rd25, %r734, 2;
	add.s64 	%rd26, %rd7, %rd25;
	ld.global.u16 	%rs6, [%rd26];
	setp.eq.s16	%p69, %rs6, 0;
	@%p69 bra 	BB0_81;
	bra.uni 	BB0_80;

BB0_81:
	min.f32 	%f1873, %f2412, %f2416;
	min.f32 	%f250, %f2408, %f1873;
	setp.neu.ftz.f32	%p70, %f250, %f2408;
	@%p70 bra 	BB0_82;

	add.ftz.f32 	%f2417, %f76, %f2408;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_84;

BB0_82:
	mov.f32 	%f2417, %f2408;

BB0_84:
	min.f32 	%f2238, %f2412, %f2416;
	min.f32 	%f2237, %f2408, %f2238;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p71, %f2237, %f2412;
	@%p71 bra 	BB0_85;

	add.ftz.f32 	%f2421, %f77, %f2412;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_87;

BB0_85:
	mov.f32 	%f2421, %f2412;

BB0_87:
	min.f32 	%f2240, %f2412, %f2416;
	min.f32 	%f2239, %f2408, %f2240;
	setp.neu.ftz.f32	%p72, %f2239, %f2416;
	@%p72 bra 	BB0_88;

	add.ftz.f32 	%f2425, %f78, %f2416;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_90;

BB0_88:
	mov.f32 	%f2425, %f2416;

BB0_90:
	and.b32  	%r738, %r1452, 1066394616;
	setp.ne.s32	%p73, %r738, 0;
	@%p73 bra 	BB0_293;

	shr.u32 	%r739, %r1452, 20;
	add.s32 	%r740, %r739, %r29;
	shr.u32 	%r741, %r1452, 7;
	and.b32  	%r742, %r741, 56;
	add.s32 	%r743, %r740, %r742;
	and.b32  	%r744, %r1452, 7;
	shl.b32 	%r745, %r744, 6;
	add.s32 	%r746, %r743, %r745;
	mul.wide.u32 	%rd27, %r746, 2;
	add.s64 	%rd28, %rd7, %rd27;
	ld.global.u16 	%rs7, [%rd28];
	setp.eq.s16	%p74, %rs7, 0;
	@%p74 bra 	BB0_93;
	bra.uni 	BB0_92;

BB0_93:
	min.f32 	%f1874, %f2421, %f2425;
	min.f32 	%f279, %f2417, %f1874;
	setp.neu.ftz.f32	%p75, %f279, %f2417;
	@%p75 bra 	BB0_94;

	add.ftz.f32 	%f2426, %f76, %f2417;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_96;

BB0_94:
	mov.f32 	%f2426, %f2417;

BB0_96:
	min.f32 	%f2244, %f2421, %f2425;
	min.f32 	%f2243, %f2417, %f2244;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p76, %f2243, %f2421;
	@%p76 bra 	BB0_97;

	add.ftz.f32 	%f2430, %f77, %f2421;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_99;

BB0_97:
	mov.f32 	%f2430, %f2421;

BB0_99:
	min.f32 	%f2246, %f2421, %f2425;
	min.f32 	%f2245, %f2417, %f2246;
	setp.neu.ftz.f32	%p77, %f2245, %f2425;
	@%p77 bra 	BB0_100;

	add.ftz.f32 	%f2434, %f78, %f2425;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_102;

BB0_100:
	mov.f32 	%f2434, %f2425;

BB0_102:
	and.b32  	%r750, %r1452, 1066394616;
	setp.ne.s32	%p78, %r750, 0;
	@%p78 bra 	BB0_293;

	shr.u32 	%r751, %r1452, 20;
	add.s32 	%r752, %r751, %r29;
	shr.u32 	%r753, %r1452, 7;
	and.b32  	%r754, %r753, 56;
	add.s32 	%r755, %r752, %r754;
	and.b32  	%r756, %r1452, 7;
	shl.b32 	%r757, %r756, 6;
	add.s32 	%r758, %r755, %r757;
	mul.wide.u32 	%rd29, %r758, 2;
	add.s64 	%rd30, %rd7, %rd29;
	ld.global.u16 	%rs8, [%rd30];
	setp.eq.s16	%p79, %rs8, 0;
	@%p79 bra 	BB0_105;
	bra.uni 	BB0_104;

BB0_105:
	min.f32 	%f1875, %f2430, %f2434;
	min.f32 	%f308, %f2426, %f1875;
	setp.neu.ftz.f32	%p80, %f308, %f2426;
	@%p80 bra 	BB0_106;

	add.ftz.f32 	%f2435, %f76, %f2426;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_108;

BB0_106:
	mov.f32 	%f2435, %f2426;

BB0_108:
	min.f32 	%f2250, %f2430, %f2434;
	min.f32 	%f2249, %f2426, %f2250;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p81, %f2249, %f2430;
	@%p81 bra 	BB0_109;

	add.ftz.f32 	%f2439, %f77, %f2430;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_111;

BB0_109:
	mov.f32 	%f2439, %f2430;

BB0_111:
	min.f32 	%f2252, %f2430, %f2434;
	min.f32 	%f2251, %f2426, %f2252;
	setp.neu.ftz.f32	%p82, %f2251, %f2434;
	@%p82 bra 	BB0_112;

	add.ftz.f32 	%f2443, %f78, %f2434;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_114;

BB0_112:
	mov.f32 	%f2443, %f2434;

BB0_114:
	and.b32  	%r762, %r1452, 1066394616;
	setp.ne.s32	%p83, %r762, 0;
	@%p83 bra 	BB0_293;

	shr.u32 	%r763, %r1452, 20;
	add.s32 	%r764, %r763, %r29;
	shr.u32 	%r765, %r1452, 7;
	and.b32  	%r766, %r765, 56;
	add.s32 	%r767, %r764, %r766;
	and.b32  	%r768, %r1452, 7;
	shl.b32 	%r769, %r768, 6;
	add.s32 	%r770, %r767, %r769;
	mul.wide.u32 	%rd31, %r770, 2;
	add.s64 	%rd32, %rd7, %rd31;
	ld.global.u16 	%rs9, [%rd32];
	setp.eq.s16	%p84, %rs9, 0;
	@%p84 bra 	BB0_117;
	bra.uni 	BB0_116;

BB0_117:
	min.f32 	%f1876, %f2439, %f2443;
	min.f32 	%f337, %f2435, %f1876;
	setp.neu.ftz.f32	%p85, %f337, %f2435;
	@%p85 bra 	BB0_118;

	add.ftz.f32 	%f2444, %f76, %f2435;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_120;

BB0_118:
	mov.f32 	%f2444, %f2435;

BB0_120:
	min.f32 	%f2256, %f2439, %f2443;
	min.f32 	%f2255, %f2435, %f2256;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p86, %f2255, %f2439;
	@%p86 bra 	BB0_121;

	add.ftz.f32 	%f2448, %f77, %f2439;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_123;

BB0_121:
	mov.f32 	%f2448, %f2439;

BB0_123:
	min.f32 	%f2258, %f2439, %f2443;
	min.f32 	%f2257, %f2435, %f2258;
	setp.neu.ftz.f32	%p87, %f2257, %f2443;
	@%p87 bra 	BB0_124;

	add.ftz.f32 	%f2452, %f78, %f2443;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_126;

BB0_124:
	mov.f32 	%f2452, %f2443;

BB0_126:
	and.b32  	%r774, %r1452, 1066394616;
	setp.ne.s32	%p88, %r774, 0;
	@%p88 bra 	BB0_293;

	shr.u32 	%r775, %r1452, 20;
	add.s32 	%r776, %r775, %r29;
	shr.u32 	%r777, %r1452, 7;
	and.b32  	%r778, %r777, 56;
	add.s32 	%r779, %r776, %r778;
	and.b32  	%r780, %r1452, 7;
	shl.b32 	%r781, %r780, 6;
	add.s32 	%r782, %r779, %r781;
	mul.wide.u32 	%rd33, %r782, 2;
	add.s64 	%rd34, %rd7, %rd33;
	ld.global.u16 	%rs10, [%rd34];
	setp.eq.s16	%p89, %rs10, 0;
	@%p89 bra 	BB0_129;
	bra.uni 	BB0_128;

BB0_129:
	min.f32 	%f1877, %f2448, %f2452;
	min.f32 	%f366, %f2444, %f1877;
	setp.neu.ftz.f32	%p90, %f366, %f2444;
	@%p90 bra 	BB0_130;

	add.ftz.f32 	%f2453, %f76, %f2444;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_132;

BB0_130:
	mov.f32 	%f2453, %f2444;

BB0_132:
	min.f32 	%f2262, %f2448, %f2452;
	min.f32 	%f2261, %f2444, %f2262;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p91, %f2261, %f2448;
	@%p91 bra 	BB0_133;

	add.ftz.f32 	%f2457, %f77, %f2448;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_135;

BB0_133:
	mov.f32 	%f2457, %f2448;

BB0_135:
	min.f32 	%f2264, %f2448, %f2452;
	min.f32 	%f2263, %f2444, %f2264;
	setp.neu.ftz.f32	%p92, %f2263, %f2452;
	@%p92 bra 	BB0_136;

	add.ftz.f32 	%f2461, %f78, %f2452;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_138;

BB0_136:
	mov.f32 	%f2461, %f2452;

BB0_138:
	and.b32  	%r786, %r1452, 1066394616;
	setp.ne.s32	%p93, %r786, 0;
	@%p93 bra 	BB0_293;

	shr.u32 	%r787, %r1452, 20;
	add.s32 	%r788, %r787, %r29;
	shr.u32 	%r789, %r1452, 7;
	and.b32  	%r790, %r789, 56;
	add.s32 	%r791, %r788, %r790;
	and.b32  	%r792, %r1452, 7;
	shl.b32 	%r793, %r792, 6;
	add.s32 	%r794, %r791, %r793;
	mul.wide.u32 	%rd35, %r794, 2;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.u16 	%rs11, [%rd36];
	setp.eq.s16	%p94, %rs11, 0;
	@%p94 bra 	BB0_141;
	bra.uni 	BB0_140;

BB0_141:
	min.f32 	%f1878, %f2457, %f2461;
	min.f32 	%f395, %f2453, %f1878;
	setp.neu.ftz.f32	%p95, %f395, %f2453;
	@%p95 bra 	BB0_142;

	add.ftz.f32 	%f2462, %f76, %f2453;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_144;

BB0_142:
	mov.f32 	%f2462, %f2453;

BB0_144:
	min.f32 	%f2268, %f2457, %f2461;
	min.f32 	%f2267, %f2453, %f2268;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p96, %f2267, %f2457;
	@%p96 bra 	BB0_145;

	add.ftz.f32 	%f2466, %f77, %f2457;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_147;

BB0_145:
	mov.f32 	%f2466, %f2457;

BB0_147:
	min.f32 	%f2270, %f2457, %f2461;
	min.f32 	%f2269, %f2453, %f2270;
	setp.neu.ftz.f32	%p97, %f2269, %f2461;
	@%p97 bra 	BB0_148;

	add.ftz.f32 	%f2470, %f78, %f2461;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_150;

BB0_148:
	mov.f32 	%f2470, %f2461;

BB0_150:
	and.b32  	%r798, %r1452, 1066394616;
	setp.ne.s32	%p98, %r798, 0;
	@%p98 bra 	BB0_293;

	shr.u32 	%r799, %r1452, 20;
	add.s32 	%r800, %r799, %r29;
	shr.u32 	%r801, %r1452, 7;
	and.b32  	%r802, %r801, 56;
	add.s32 	%r803, %r800, %r802;
	and.b32  	%r804, %r1452, 7;
	shl.b32 	%r805, %r804, 6;
	add.s32 	%r806, %r803, %r805;
	mul.wide.u32 	%rd37, %r806, 2;
	add.s64 	%rd38, %rd7, %rd37;
	ld.global.u16 	%rs12, [%rd38];
	setp.eq.s16	%p99, %rs12, 0;
	@%p99 bra 	BB0_153;
	bra.uni 	BB0_152;

BB0_153:
	min.f32 	%f1879, %f2466, %f2470;
	min.f32 	%f424, %f2462, %f1879;
	setp.neu.ftz.f32	%p100, %f424, %f2462;
	@%p100 bra 	BB0_154;

	add.ftz.f32 	%f2471, %f76, %f2462;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_156;

BB0_154:
	mov.f32 	%f2471, %f2462;

BB0_156:
	min.f32 	%f2274, %f2466, %f2470;
	min.f32 	%f2273, %f2462, %f2274;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p101, %f2273, %f2466;
	@%p101 bra 	BB0_157;

	add.ftz.f32 	%f2475, %f77, %f2466;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_159;

BB0_157:
	mov.f32 	%f2475, %f2466;

BB0_159:
	min.f32 	%f2276, %f2466, %f2470;
	min.f32 	%f2275, %f2462, %f2276;
	setp.neu.ftz.f32	%p102, %f2275, %f2470;
	@%p102 bra 	BB0_160;

	add.ftz.f32 	%f2479, %f78, %f2470;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_162;

BB0_160:
	mov.f32 	%f2479, %f2470;

BB0_162:
	and.b32  	%r810, %r1452, 1066394616;
	setp.ne.s32	%p103, %r810, 0;
	@%p103 bra 	BB0_293;

	shr.u32 	%r811, %r1452, 20;
	add.s32 	%r812, %r811, %r29;
	shr.u32 	%r813, %r1452, 7;
	and.b32  	%r814, %r813, 56;
	add.s32 	%r815, %r812, %r814;
	and.b32  	%r816, %r1452, 7;
	shl.b32 	%r817, %r816, 6;
	add.s32 	%r818, %r815, %r817;
	mul.wide.u32 	%rd39, %r818, 2;
	add.s64 	%rd40, %rd7, %rd39;
	ld.global.u16 	%rs13, [%rd40];
	setp.eq.s16	%p104, %rs13, 0;
	@%p104 bra 	BB0_165;
	bra.uni 	BB0_164;

BB0_165:
	min.f32 	%f1880, %f2475, %f2479;
	min.f32 	%f453, %f2471, %f1880;
	setp.neu.ftz.f32	%p105, %f453, %f2471;
	@%p105 bra 	BB0_166;

	add.ftz.f32 	%f2480, %f76, %f2471;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_168;

BB0_166:
	mov.f32 	%f2480, %f2471;

BB0_168:
	min.f32 	%f2280, %f2475, %f2479;
	min.f32 	%f2279, %f2471, %f2280;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p106, %f2279, %f2475;
	@%p106 bra 	BB0_169;

	add.ftz.f32 	%f2484, %f77, %f2475;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_171;

BB0_169:
	mov.f32 	%f2484, %f2475;

BB0_171:
	min.f32 	%f2282, %f2475, %f2479;
	min.f32 	%f2281, %f2471, %f2282;
	setp.neu.ftz.f32	%p107, %f2281, %f2479;
	@%p107 bra 	BB0_172;

	add.ftz.f32 	%f2488, %f78, %f2479;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_174;

BB0_172:
	mov.f32 	%f2488, %f2479;

BB0_174:
	and.b32  	%r822, %r1452, 1066394616;
	setp.ne.s32	%p108, %r822, 0;
	@%p108 bra 	BB0_293;

	shr.u32 	%r823, %r1452, 20;
	add.s32 	%r824, %r823, %r29;
	shr.u32 	%r825, %r1452, 7;
	and.b32  	%r826, %r825, 56;
	add.s32 	%r827, %r824, %r826;
	and.b32  	%r828, %r1452, 7;
	shl.b32 	%r829, %r828, 6;
	add.s32 	%r830, %r827, %r829;
	mul.wide.u32 	%rd41, %r830, 2;
	add.s64 	%rd42, %rd7, %rd41;
	ld.global.u16 	%rs14, [%rd42];
	setp.eq.s16	%p109, %rs14, 0;
	@%p109 bra 	BB0_177;
	bra.uni 	BB0_176;

BB0_177:
	min.f32 	%f1881, %f2484, %f2488;
	min.f32 	%f482, %f2480, %f1881;
	setp.neu.ftz.f32	%p110, %f482, %f2480;
	@%p110 bra 	BB0_178;

	add.ftz.f32 	%f2489, %f76, %f2480;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_180;

BB0_178:
	mov.f32 	%f2489, %f2480;

BB0_180:
	min.f32 	%f2286, %f2484, %f2488;
	min.f32 	%f2285, %f2480, %f2286;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p111, %f2285, %f2484;
	@%p111 bra 	BB0_181;

	add.ftz.f32 	%f2493, %f77, %f2484;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_183;

BB0_181:
	mov.f32 	%f2493, %f2484;

BB0_183:
	min.f32 	%f2288, %f2484, %f2488;
	min.f32 	%f2287, %f2480, %f2288;
	setp.neu.ftz.f32	%p112, %f2287, %f2488;
	@%p112 bra 	BB0_184;

	add.ftz.f32 	%f2497, %f78, %f2488;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_186;

BB0_184:
	mov.f32 	%f2497, %f2488;

BB0_186:
	and.b32  	%r834, %r1452, 1066394616;
	setp.ne.s32	%p113, %r834, 0;
	@%p113 bra 	BB0_293;

	shr.u32 	%r835, %r1452, 20;
	add.s32 	%r836, %r835, %r29;
	shr.u32 	%r837, %r1452, 7;
	and.b32  	%r838, %r837, 56;
	add.s32 	%r839, %r836, %r838;
	and.b32  	%r840, %r1452, 7;
	shl.b32 	%r841, %r840, 6;
	add.s32 	%r842, %r839, %r841;
	mul.wide.u32 	%rd43, %r842, 2;
	add.s64 	%rd44, %rd7, %rd43;
	ld.global.u16 	%rs15, [%rd44];
	setp.eq.s16	%p114, %rs15, 0;
	@%p114 bra 	BB0_189;
	bra.uni 	BB0_188;

BB0_189:
	min.f32 	%f1882, %f2493, %f2497;
	min.f32 	%f511, %f2489, %f1882;
	setp.neu.ftz.f32	%p115, %f511, %f2489;
	@%p115 bra 	BB0_190;

	add.ftz.f32 	%f2498, %f76, %f2489;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_192;

BB0_190:
	mov.f32 	%f2498, %f2489;

BB0_192:
	min.f32 	%f2292, %f2493, %f2497;
	min.f32 	%f2291, %f2489, %f2292;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p116, %f2291, %f2493;
	@%p116 bra 	BB0_193;

	add.ftz.f32 	%f2502, %f77, %f2493;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_195;

BB0_193:
	mov.f32 	%f2502, %f2493;

BB0_195:
	min.f32 	%f2294, %f2493, %f2497;
	min.f32 	%f2293, %f2489, %f2294;
	setp.neu.ftz.f32	%p117, %f2293, %f2497;
	@%p117 bra 	BB0_196;

	add.ftz.f32 	%f2506, %f78, %f2497;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_198;

BB0_196:
	mov.f32 	%f2506, %f2497;

BB0_198:
	and.b32  	%r846, %r1452, 1066394616;
	setp.ne.s32	%p118, %r846, 0;
	@%p118 bra 	BB0_293;

	shr.u32 	%r847, %r1452, 20;
	add.s32 	%r848, %r847, %r29;
	shr.u32 	%r849, %r1452, 7;
	and.b32  	%r850, %r849, 56;
	add.s32 	%r851, %r848, %r850;
	and.b32  	%r852, %r1452, 7;
	shl.b32 	%r853, %r852, 6;
	add.s32 	%r854, %r851, %r853;
	mul.wide.u32 	%rd45, %r854, 2;
	add.s64 	%rd46, %rd7, %rd45;
	ld.global.u16 	%rs16, [%rd46];
	setp.eq.s16	%p119, %rs16, 0;
	@%p119 bra 	BB0_201;
	bra.uni 	BB0_200;

BB0_201:
	min.f32 	%f1883, %f2502, %f2506;
	min.f32 	%f540, %f2498, %f1883;
	setp.neu.ftz.f32	%p120, %f540, %f2498;
	@%p120 bra 	BB0_202;

	add.ftz.f32 	%f2507, %f76, %f2498;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_204;

BB0_202:
	mov.f32 	%f2507, %f2498;

BB0_204:
	min.f32 	%f2298, %f2502, %f2506;
	min.f32 	%f2297, %f2498, %f2298;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p121, %f2297, %f2502;
	@%p121 bra 	BB0_205;

	add.ftz.f32 	%f2511, %f77, %f2502;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_207;

BB0_205:
	mov.f32 	%f2511, %f2502;

BB0_207:
	min.f32 	%f2300, %f2502, %f2506;
	min.f32 	%f2299, %f2498, %f2300;
	setp.neu.ftz.f32	%p122, %f2299, %f2506;
	@%p122 bra 	BB0_208;

	add.ftz.f32 	%f2515, %f78, %f2506;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_210;

BB0_208:
	mov.f32 	%f2515, %f2506;

BB0_210:
	and.b32  	%r858, %r1452, 1066394616;
	setp.ne.s32	%p123, %r858, 0;
	@%p123 bra 	BB0_293;

	shr.u32 	%r859, %r1452, 20;
	add.s32 	%r860, %r859, %r29;
	shr.u32 	%r861, %r1452, 7;
	and.b32  	%r862, %r861, 56;
	add.s32 	%r863, %r860, %r862;
	and.b32  	%r864, %r1452, 7;
	shl.b32 	%r865, %r864, 6;
	add.s32 	%r866, %r863, %r865;
	mul.wide.u32 	%rd47, %r866, 2;
	add.s64 	%rd48, %rd7, %rd47;
	ld.global.u16 	%rs17, [%rd48];
	setp.eq.s16	%p124, %rs17, 0;
	@%p124 bra 	BB0_213;
	bra.uni 	BB0_212;

BB0_213:
	min.f32 	%f1884, %f2511, %f2515;
	min.f32 	%f569, %f2507, %f1884;
	setp.neu.ftz.f32	%p125, %f569, %f2507;
	@%p125 bra 	BB0_214;

	add.ftz.f32 	%f2516, %f76, %f2507;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_216;

BB0_214:
	mov.f32 	%f2516, %f2507;

BB0_216:
	min.f32 	%f2304, %f2511, %f2515;
	min.f32 	%f2303, %f2507, %f2304;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p126, %f2303, %f2511;
	@%p126 bra 	BB0_217;

	add.ftz.f32 	%f2520, %f77, %f2511;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_219;

BB0_217:
	mov.f32 	%f2520, %f2511;

BB0_219:
	min.f32 	%f2306, %f2511, %f2515;
	min.f32 	%f2305, %f2507, %f2306;
	setp.neu.ftz.f32	%p127, %f2305, %f2515;
	@%p127 bra 	BB0_220;

	add.ftz.f32 	%f2524, %f78, %f2515;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_222;

BB0_220:
	mov.f32 	%f2524, %f2515;

BB0_222:
	and.b32  	%r870, %r1452, 1066394616;
	setp.ne.s32	%p128, %r870, 0;
	@%p128 bra 	BB0_293;

	shr.u32 	%r871, %r1452, 20;
	add.s32 	%r872, %r871, %r29;
	shr.u32 	%r873, %r1452, 7;
	and.b32  	%r874, %r873, 56;
	add.s32 	%r875, %r872, %r874;
	and.b32  	%r876, %r1452, 7;
	shl.b32 	%r877, %r876, 6;
	add.s32 	%r878, %r875, %r877;
	mul.wide.u32 	%rd49, %r878, 2;
	add.s64 	%rd50, %rd7, %rd49;
	ld.global.u16 	%rs18, [%rd50];
	setp.eq.s16	%p129, %rs18, 0;
	@%p129 bra 	BB0_225;
	bra.uni 	BB0_224;

BB0_225:
	min.f32 	%f1885, %f2520, %f2524;
	min.f32 	%f598, %f2516, %f1885;
	setp.neu.ftz.f32	%p130, %f598, %f2516;
	@%p130 bra 	BB0_226;

	add.ftz.f32 	%f2525, %f76, %f2516;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_228;

BB0_226:
	mov.f32 	%f2525, %f2516;

BB0_228:
	min.f32 	%f2310, %f2520, %f2524;
	min.f32 	%f2309, %f2516, %f2310;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p131, %f2309, %f2520;
	@%p131 bra 	BB0_229;

	add.ftz.f32 	%f2529, %f77, %f2520;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_231;

BB0_229:
	mov.f32 	%f2529, %f2520;

BB0_231:
	min.f32 	%f2312, %f2520, %f2524;
	min.f32 	%f2311, %f2516, %f2312;
	setp.neu.ftz.f32	%p132, %f2311, %f2524;
	@%p132 bra 	BB0_232;

	add.ftz.f32 	%f2533, %f78, %f2524;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_234;

BB0_232:
	mov.f32 	%f2533, %f2524;

BB0_234:
	and.b32  	%r882, %r1452, 1066394616;
	setp.ne.s32	%p133, %r882, 0;
	@%p133 bra 	BB0_293;

	shr.u32 	%r883, %r1452, 20;
	add.s32 	%r884, %r883, %r29;
	shr.u32 	%r885, %r1452, 7;
	and.b32  	%r886, %r885, 56;
	add.s32 	%r887, %r884, %r886;
	and.b32  	%r888, %r1452, 7;
	shl.b32 	%r889, %r888, 6;
	add.s32 	%r890, %r887, %r889;
	mul.wide.u32 	%rd51, %r890, 2;
	add.s64 	%rd52, %rd7, %rd51;
	ld.global.u16 	%rs19, [%rd52];
	setp.eq.s16	%p134, %rs19, 0;
	@%p134 bra 	BB0_237;
	bra.uni 	BB0_236;

BB0_237:
	min.f32 	%f1886, %f2529, %f2533;
	min.f32 	%f627, %f2525, %f1886;
	setp.neu.ftz.f32	%p135, %f627, %f2525;
	@%p135 bra 	BB0_238;

	add.ftz.f32 	%f2534, %f76, %f2525;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_240;

BB0_238:
	mov.f32 	%f2534, %f2525;

BB0_240:
	min.f32 	%f2316, %f2529, %f2533;
	min.f32 	%f2315, %f2525, %f2316;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p136, %f2315, %f2529;
	@%p136 bra 	BB0_241;

	add.ftz.f32 	%f2538, %f77, %f2529;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_243;

BB0_241:
	mov.f32 	%f2538, %f2529;

BB0_243:
	min.f32 	%f2318, %f2529, %f2533;
	min.f32 	%f2317, %f2525, %f2318;
	setp.neu.ftz.f32	%p137, %f2317, %f2533;
	@%p137 bra 	BB0_244;

	add.ftz.f32 	%f2542, %f78, %f2533;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_246;

BB0_244:
	mov.f32 	%f2542, %f2533;

BB0_246:
	and.b32  	%r894, %r1452, 1066394616;
	setp.ne.s32	%p138, %r894, 0;
	@%p138 bra 	BB0_293;

	shr.u32 	%r895, %r1452, 20;
	add.s32 	%r896, %r895, %r29;
	shr.u32 	%r897, %r1452, 7;
	and.b32  	%r898, %r897, 56;
	add.s32 	%r899, %r896, %r898;
	and.b32  	%r900, %r1452, 7;
	shl.b32 	%r901, %r900, 6;
	add.s32 	%r902, %r899, %r901;
	mul.wide.u32 	%rd53, %r902, 2;
	add.s64 	%rd54, %rd7, %rd53;
	ld.global.u16 	%rs20, [%rd54];
	setp.eq.s16	%p139, %rs20, 0;
	@%p139 bra 	BB0_249;
	bra.uni 	BB0_248;

BB0_249:
	min.f32 	%f1887, %f2538, %f2542;
	min.f32 	%f656, %f2534, %f1887;
	setp.neu.ftz.f32	%p140, %f656, %f2534;
	@%p140 bra 	BB0_250;

	add.ftz.f32 	%f2543, %f76, %f2534;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_252;

BB0_250:
	mov.f32 	%f2543, %f2534;

BB0_252:
	min.f32 	%f2322, %f2538, %f2542;
	min.f32 	%f2321, %f2534, %f2322;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p141, %f2321, %f2538;
	@%p141 bra 	BB0_253;

	add.ftz.f32 	%f2547, %f77, %f2538;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_255;

BB0_253:
	mov.f32 	%f2547, %f2538;

BB0_255:
	min.f32 	%f2324, %f2538, %f2542;
	min.f32 	%f2323, %f2534, %f2324;
	setp.neu.ftz.f32	%p142, %f2323, %f2542;
	@%p142 bra 	BB0_256;

	add.ftz.f32 	%f2551, %f78, %f2542;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_258;

BB0_256:
	mov.f32 	%f2551, %f2542;

BB0_258:
	and.b32  	%r906, %r1452, 1066394616;
	setp.ne.s32	%p143, %r906, 0;
	@%p143 bra 	BB0_293;

	shr.u32 	%r907, %r1452, 20;
	add.s32 	%r908, %r907, %r29;
	shr.u32 	%r909, %r1452, 7;
	and.b32  	%r910, %r909, 56;
	add.s32 	%r911, %r908, %r910;
	and.b32  	%r912, %r1452, 7;
	shl.b32 	%r913, %r912, 6;
	add.s32 	%r914, %r911, %r913;
	mul.wide.u32 	%rd55, %r914, 2;
	add.s64 	%rd56, %rd7, %rd55;
	ld.global.u16 	%rs21, [%rd56];
	setp.eq.s16	%p144, %rs21, 0;
	@%p144 bra 	BB0_261;
	bra.uni 	BB0_260;

BB0_261:
	min.f32 	%f1888, %f2547, %f2551;
	min.f32 	%f685, %f2543, %f1888;
	setp.neu.ftz.f32	%p145, %f685, %f2543;
	@%p145 bra 	BB0_262;

	add.ftz.f32 	%f2552, %f76, %f2543;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_264;

BB0_262:
	mov.f32 	%f2552, %f2543;

BB0_264:
	min.f32 	%f2328, %f2547, %f2551;
	min.f32 	%f2327, %f2543, %f2328;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p146, %f2327, %f2547;
	@%p146 bra 	BB0_265;

	add.ftz.f32 	%f2556, %f77, %f2547;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_267;

BB0_265:
	mov.f32 	%f2556, %f2547;

BB0_267:
	min.f32 	%f2330, %f2547, %f2551;
	min.f32 	%f2329, %f2543, %f2330;
	setp.neu.ftz.f32	%p147, %f2329, %f2551;
	@%p147 bra 	BB0_268;

	add.ftz.f32 	%f2560, %f78, %f2551;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_270;

BB0_268:
	mov.f32 	%f2560, %f2551;

BB0_270:
	and.b32  	%r918, %r1452, 1066394616;
	setp.ne.s32	%p148, %r918, 0;
	@%p148 bra 	BB0_293;

	shr.u32 	%r919, %r1452, 20;
	add.s32 	%r920, %r919, %r29;
	shr.u32 	%r921, %r1452, 7;
	and.b32  	%r922, %r921, 56;
	add.s32 	%r923, %r920, %r922;
	and.b32  	%r924, %r1452, 7;
	shl.b32 	%r925, %r924, 6;
	add.s32 	%r926, %r923, %r925;
	mul.wide.u32 	%rd57, %r926, 2;
	add.s64 	%rd58, %rd7, %rd57;
	ld.global.u16 	%rs22, [%rd58];
	setp.eq.s16	%p149, %rs22, 0;
	@%p149 bra 	BB0_273;
	bra.uni 	BB0_272;

BB0_273:
	min.f32 	%f1889, %f2556, %f2560;
	min.f32 	%f714, %f2552, %f1889;
	setp.neu.ftz.f32	%p150, %f714, %f2552;
	@%p150 bra 	BB0_274;

	add.ftz.f32 	%f2561, %f76, %f2552;
	add.s32 	%r1452, %r1452, %r5;
	bra.uni 	BB0_276;

BB0_274:
	mov.f32 	%f2561, %f2552;

BB0_276:
	min.f32 	%f2334, %f2556, %f2560;
	min.f32 	%f2333, %f2552, %f2334;
	mov.u32 	%r1576, 0;
	setp.neu.ftz.f32	%p151, %f2333, %f2556;
	@%p151 bra 	BB0_277;

	add.ftz.f32 	%f738, %f77, %f2556;
	mov.u32 	%r1576, 1;
	add.s32 	%r1452, %r1452, %r7;
	bra.uni 	BB0_279;

BB0_277:
	mov.f32 	%f738, %f2556;

BB0_279:
	min.f32 	%f2336, %f2556, %f2560;
	min.f32 	%f2335, %f2552, %f2336;
	setp.neu.ftz.f32	%p152, %f2335, %f2560;
	@%p152 bra 	BB0_280;

	add.ftz.f32 	%f739, %f78, %f2560;
	mov.u32 	%r1576, 2;
	add.s32 	%r1452, %r1452, %r8;
	bra.uni 	BB0_282;

BB0_280:
	mov.f32 	%f739, %f2560;

BB0_282:
	and.b32  	%r930, %r1452, 1066394616;
	setp.ne.s32	%p153, %r930, 0;
	@%p153 bra 	BB0_293;

	shr.u32 	%r931, %r1452, 20;
	add.s32 	%r932, %r931, %r29;
	shr.u32 	%r933, %r1452, 7;
	and.b32  	%r934, %r933, 56;
	add.s32 	%r935, %r932, %r934;
	and.b32  	%r936, %r1452, 7;
	shl.b32 	%r937, %r936, 6;
	add.s32 	%r938, %r935, %r937;
	mul.wide.u32 	%rd59, %r938, 2;
	add.s64 	%rd60, %rd7, %rd59;
	ld.global.u16 	%rs23, [%rd60];
	setp.eq.s16	%p154, %rs23, 0;
	@%p154 bra 	BB0_285;
	bra.uni 	BB0_284;

BB0_285:
	min.f32 	%f1890, %f738, %f739;
	min.f32 	%f743, %f2561, %f1890;
	setp.neu.ftz.f32	%p155, %f743, %f2561;
	@%p155 bra 	BB0_287;

	add.s32 	%r1452, %r1452, %r5;

BB0_287:
	mov.u32 	%r1563, 0;
	setp.neu.ftz.f32	%p156, %f743, %f738;
	@%p156 bra 	BB0_289;

	mov.u32 	%r1563, 1;
	add.s32 	%r1452, %r1452, %r7;

BB0_289:
	setp.equ.ftz.f32	%p157, %f743, %f739;
	selp.b32	%r941, %r8, 0, %p157;
	add.s32 	%r234, %r941, %r1452;
	and.b32  	%r942, %r234, 1066394616;
	setp.ne.s32	%p158, %r942, 0;
	@%p158 bra 	BB0_293;

	shr.u32 	%r943, %r234, 20;
	add.s32 	%r944, %r943, %r29;
	shr.u32 	%r945, %r234, 7;
	and.b32  	%r946, %r945, 56;
	add.s32 	%r947, %r944, %r946;
	and.b32  	%r948, %r234, 7;
	shl.b32 	%r949, %r948, 6;
	add.s32 	%r950, %r947, %r949;
	mul.wide.u32 	%rd61, %r950, 2;
	add.s64 	%rd62, %rd7, %rd61;
	ld.global.u16 	%rs24, [%rd62];
	setp.eq.s16	%p159, %rs24, 0;
	@%p159 bra 	BB0_293;
	bra.uni 	BB0_291;

BB0_293:
	min.f32 	%f1892, %f95, %f96;
	min.f32 	%f765, %f94, %f1892;
	setp.neu.ftz.f32	%p161, %f765, %f94;
	@%p161 bra 	BB0_294;

	add.ftz.f32 	%f2573, %f76, %f94;
	add.s32 	%r26, %r26, %r5;
	bra.uni 	BB0_296;

BB0_294:
	mov.f32 	%f2573, %f94;

BB0_296:
	min.f32 	%f2340, %f95, %f96;
	min.f32 	%f2339, %f94, %f2340;
	mov.u32 	%r1451, 0;
	setp.neu.ftz.f32	%p162, %f2339, %f95;
	@%p162 bra 	BB0_297;

	add.ftz.f32 	%f2577, %f77, %f95;
	mov.u32 	%r1451, 1;
	add.s32 	%r26, %r26, %r7;
	bra.uni 	BB0_299;

BB0_297:
	mov.f32 	%f2577, %f95;

BB0_299:
	min.f32 	%f2342, %f95, %f96;
	min.f32 	%f2341, %f94, %f2342;
	setp.neu.ftz.f32	%p163, %f2341, %f96;
	@%p163 bra 	BB0_300;

	add.ftz.f32 	%f2578, %f78, %f96;
	mov.u32 	%r1451, 2;
	add.s32 	%r26, %r26, %r8;
	bra.uni 	BB0_302;

BB0_300:
	mov.f32 	%f2578, %f96;

BB0_302:
	xor.b32  	%r954, %r26, %r17;
	and.b32  	%r955, %r954, 1070593020;
	setp.ne.s32	%p164, %r955, 0;
	@%p164 bra 	BB0_303;

	min.f32 	%f2344, %f95, %f96;
	min.f32 	%f2365, %f94, %f2344;
	shr.u32 	%r957, %r26, 20;
	bfe.u32 	%r958, %r26, 10, 7;
	and.b32  	%r959, %r26, 127;
	tex.3d.v4.s32.s32	{%r1449, %r960, %r961, %r962}, [renderTAA_param_2, samp$19, {%r957, %r959, %r958, %r958}];
	mov.u32 	%r1570, 0;
	add.s32 	%r24, %r24, -1;
	setp.ne.s32	%p165, %r24, 0;
	mov.f32 	%f94, %f2573;
	mov.f32 	%f95, %f2577;
	mov.f32 	%f96, %f2578;
	@%p165 bra 	BB0_20;
	bra.uni 	BB0_305;

BB0_303:
	mov.u32 	%r1570, %r24;

BB0_305:
	min.f32 	%f1893, %f81, %f82;
	min.f32 	%f2361, %f80, %f1893;
	setp.neu.ftz.f32	%p166, %f2361, %f80;
	@%p166 bra 	BB0_307;

	add.ftz.f32 	%f80, %f76, %f80;
	add.s32 	%r15, %r15, %r5;

BB0_307:
	mov.u32 	%r1451, 0;
	setp.neu.ftz.f32	%p167, %f2361, %f81;
	@%p167 bra 	BB0_309;

	add.ftz.f32 	%f81, %f77, %f81;
	mov.u32 	%r1451, 1;
	add.s32 	%r15, %r15, %r7;

BB0_309:
	setp.neu.ftz.f32	%p168, %f2361, %f82;
	@%p168 bra 	BB0_311;

	add.ftz.f32 	%f82, %f78, %f82;
	mov.u32 	%r1451, 2;
	add.s32 	%r15, %r15, %r8;

BB0_311:
	and.b32  	%r968, %r15, -32537632;
	mov.u32 	%r1576, 0;
	setp.ne.s32	%p169, %r968, 0;
	@%p169 bra 	BB0_312;

	shr.u32 	%r971, %r15, 20;
	and.b32  	%r972, %r15, 31;
	shl.b32 	%r973, %r972, 5;
	and.b32  	%r974, %r15, 31744;
	add.s32 	%r975, %r971, %r974;
	add.s32 	%r1445, %r975, %r973;
	add.s32 	%r1444, %r1570, -4;
	setp.gt.s32	%p170, %r1444, 0;
	mov.u32 	%r1577, %r1576;
	@%p170 bra 	BB0_16;
	bra.uni 	BB0_314;

BB0_292:
	add.ftz.f32 	%f1891, %f67, %f2365;
	mul.ftz.f32 	%f2588, %f1891, 0f41000000;
	shr.u32 	%r1577, %r1449, 1;
	mov.u32 	%r1576, %r1451;
	bra.uni 	BB0_314;

BB0_23:
	cvt.u32.u16	%r1577, %rs1;
	add.ftz.f32 	%f2588, %f67, %f98;
	mov.u32 	%r1576, %r1451;
	bra.uni 	BB0_314;

BB0_312:
	mov.u32 	%r1577, %r1576;
	bra.uni 	BB0_314;

BB0_32:
	cvt.u32.u16	%r1577, %rs2;
	add.ftz.f32 	%f2588, %f67, %f105;
	bra.uni 	BB0_314;

BB0_44:
	min.f32 	%f2218, %f2376, %f2380;
	min.f32 	%f2217, %f2372, %f2218;
	cvt.u32.u16	%r1577, %rs3;
	add.ftz.f32 	%f2588, %f67, %f2217;
	bra.uni 	BB0_314;

BB0_56:
	min.f32 	%f2224, %f2385, %f2389;
	min.f32 	%f2223, %f2381, %f2224;
	cvt.u32.u16	%r1577, %rs4;
	add.ftz.f32 	%f2588, %f67, %f2223;
	bra.uni 	BB0_314;

BB0_68:
	min.f32 	%f2230, %f2394, %f2398;
	min.f32 	%f2229, %f2390, %f2230;
	cvt.u32.u16	%r1577, %rs5;
	add.ftz.f32 	%f2588, %f67, %f2229;
	bra.uni 	BB0_314;

BB0_80:
	min.f32 	%f2236, %f2403, %f2407;
	min.f32 	%f2235, %f2399, %f2236;
	cvt.u32.u16	%r1577, %rs6;
	add.ftz.f32 	%f2588, %f67, %f2235;
	bra.uni 	BB0_314;

BB0_92:
	min.f32 	%f2242, %f2412, %f2416;
	min.f32 	%f2241, %f2408, %f2242;
	cvt.u32.u16	%r1577, %rs7;
	add.ftz.f32 	%f2588, %f67, %f2241;
	bra.uni 	BB0_314;

BB0_104:
	min.f32 	%f2248, %f2421, %f2425;
	min.f32 	%f2247, %f2417, %f2248;
	cvt.u32.u16	%r1577, %rs8;
	add.ftz.f32 	%f2588, %f67, %f2247;
	bra.uni 	BB0_314;

BB0_116:
	min.f32 	%f2254, %f2430, %f2434;
	min.f32 	%f2253, %f2426, %f2254;
	cvt.u32.u16	%r1577, %rs9;
	add.ftz.f32 	%f2588, %f67, %f2253;
	bra.uni 	BB0_314;

BB0_128:
	min.f32 	%f2260, %f2439, %f2443;
	min.f32 	%f2259, %f2435, %f2260;
	cvt.u32.u16	%r1577, %rs10;
	add.ftz.f32 	%f2588, %f67, %f2259;
	bra.uni 	BB0_314;

BB0_140:
	min.f32 	%f2266, %f2448, %f2452;
	min.f32 	%f2265, %f2444, %f2266;
	cvt.u32.u16	%r1577, %rs11;
	add.ftz.f32 	%f2588, %f67, %f2265;
	bra.uni 	BB0_314;

BB0_152:
	min.f32 	%f2272, %f2457, %f2461;
	min.f32 	%f2271, %f2453, %f2272;
	cvt.u32.u16	%r1577, %rs12;
	add.ftz.f32 	%f2588, %f67, %f2271;
	bra.uni 	BB0_314;

BB0_164:
	min.f32 	%f2278, %f2466, %f2470;
	min.f32 	%f2277, %f2462, %f2278;
	cvt.u32.u16	%r1577, %rs13;
	add.ftz.f32 	%f2588, %f67, %f2277;
	bra.uni 	BB0_314;

BB0_176:
	min.f32 	%f2284, %f2475, %f2479;
	min.f32 	%f2283, %f2471, %f2284;
	cvt.u32.u16	%r1577, %rs14;
	add.ftz.f32 	%f2588, %f67, %f2283;
	bra.uni 	BB0_314;

BB0_188:
	min.f32 	%f2290, %f2484, %f2488;
	min.f32 	%f2289, %f2480, %f2290;
	cvt.u32.u16	%r1577, %rs15;
	add.ftz.f32 	%f2588, %f67, %f2289;
	bra.uni 	BB0_314;

BB0_200:
	min.f32 	%f2296, %f2493, %f2497;
	min.f32 	%f2295, %f2489, %f2296;
	cvt.u32.u16	%r1577, %rs16;
	add.ftz.f32 	%f2588, %f67, %f2295;
	bra.uni 	BB0_314;

BB0_212:
	min.f32 	%f2302, %f2502, %f2506;
	min.f32 	%f2301, %f2498, %f2302;
	cvt.u32.u16	%r1577, %rs17;
	add.ftz.f32 	%f2588, %f67, %f2301;
	bra.uni 	BB0_314;

BB0_224:
	min.f32 	%f2308, %f2511, %f2515;
	min.f32 	%f2307, %f2507, %f2308;
	cvt.u32.u16	%r1577, %rs18;
	add.ftz.f32 	%f2588, %f67, %f2307;
	bra.uni 	BB0_314;

BB0_236:
	min.f32 	%f2314, %f2520, %f2524;
	min.f32 	%f2313, %f2516, %f2314;
	cvt.u32.u16	%r1577, %rs19;
	add.ftz.f32 	%f2588, %f67, %f2313;
	bra.uni 	BB0_314;

BB0_248:
	min.f32 	%f2320, %f2529, %f2533;
	min.f32 	%f2319, %f2525, %f2320;
	cvt.u32.u16	%r1577, %rs20;
	add.ftz.f32 	%f2588, %f67, %f2319;
	bra.uni 	BB0_314;

BB0_260:
	min.f32 	%f2326, %f2538, %f2542;
	min.f32 	%f2325, %f2534, %f2326;
	cvt.u32.u16	%r1577, %rs21;
	add.ftz.f32 	%f2588, %f67, %f2325;
	bra.uni 	BB0_314;

BB0_272:
	min.f32 	%f2332, %f2547, %f2551;
	min.f32 	%f2331, %f2543, %f2332;
	cvt.u32.u16	%r1577, %rs22;
	add.ftz.f32 	%f2588, %f67, %f2331;
	bra.uni 	BB0_314;

BB0_284:
	min.f32 	%f2338, %f2556, %f2560;
	min.f32 	%f2337, %f2552, %f2338;
	cvt.u32.u16	%r1577, %rs23;
	add.ftz.f32 	%f2588, %f67, %f2337;
	bra.uni 	BB0_314;

BB0_291:
	selp.b32	%r1576, 2, %r1563, %p157;
	cvt.u32.u16	%r1577, %rs24;
	add.ftz.f32 	%f2588, %f67, %f743;

BB0_314:
	ld.const.f32 	%f821, [%rd1+108];
	setp.eq.s32	%p171, %r1577, 0;
	@%p171 bra 	BB0_585;

	bfe.u32 	%r978, %r1577, 8, 4;
	cvt.rn.f32.u32	%f1903, %r978;
	mov.u32 	%r1578, 0;
	bfe.u32 	%r979, %r1577, 4, 4;
	cvt.rn.f32.u32	%f1904, %r979;
	and.b32  	%r980, %r1577, 15;
	cvt.rn.f32.u32	%f1905, %r980;
	mul.ftz.f32 	%f825, %f1905, 0f3CADD6F3;
	mul.ftz.f32 	%f824, %f1904, 0f3CADD6F3;
	mul.ftz.f32 	%f823, %f1903, 0f3CADD6F3;
	ld.const.v4.f32 	{%f1906, %f1907, %f1908, %f1909}, [%rd1+-68];
	fma.rn.ftz.f32 	%f1913, %f2345, %f2588, %f1906;
	fma.rn.ftz.f32 	%f1914, %f2346, %f2588, %f1907;
	fma.rn.ftz.f32 	%f1915, %f2347, %f2588, %f1908;
	ld.const.u32 	%r981, [%rd1];
	mul.lo.s32 	%r261, %r981, 6;
	cvt.rzi.ftz.s32.f32	%r982, %f1;
	and.b32  	%r983, %r982, 127;
	cvt.rzi.ftz.s32.f32	%r984, %f2;
	and.b32  	%r985, %r984, 127;
	shl.b32 	%r986, %r985, 7;
	add.s32 	%r987, %r986, %r983;
	shl.b32 	%r988, %r987, 3;
	mul.wide.s32 	%rd64, %r988, 4;
	add.s64 	%rd65, %rd5, %rd64;
	ld.global.u32 	%r262, [%rd65+786432];
	ld.global.u32 	%r263, [%rd65+262144];
	ld.global.u32 	%r264, [%rd65+786436];
	ld.global.u32 	%r265, [%rd65+262148];
	setp.gtu.ftz.f32	%p172, %f2345, 0f00000000;
	selp.f32	%f1916, 0fBF800000, 0f3F800000, %p172;
	setp.gtu.ftz.f32	%p173, %f2346, 0f00000000;
	selp.f32	%f1917, 0fBF800000, 0f3F800000, %p173;
	setp.gtu.ftz.f32	%p174, %f2347, 0f00000000;
	selp.f32	%f1918, 0fBF800000, 0f3F800000, %p174;
	setp.eq.s32	%p175, %r1576, 0;
	selp.f32	%f1919, 0f00000000, %f1917, %p175;
	selp.f32	%f1920, %f1916, 0f00000000, %p175;
	setp.lt.u32	%p176, %r1576, 2;
	selp.f32	%f833, 0f00000000, %f1918, %p176;
	selp.f32	%f835, %f1920, 0f00000000, %p176;
	selp.f32	%f832, %f1919, 0f00000000, %p176;
	abs.f32 	%f1921, %f832;
	setp.gtu.ftz.f32	%p177, %f1921, 0f3F7D70A4;
	selp.f32	%f1922, 0f00000000, 0f3F800000, %p177;
	mul.ftz.f32 	%f1923, %f833, %f1922;
	neg.ftz.f32 	%f834, %f1923;
	selp.f32	%f1924, 0f3F800000, 0f00000000, %p177;
	fma.rn.ftz.f32 	%f839, %f833, %f1924, 0f80000000;
	mul.ftz.f32 	%f1925, %f832, %f1924;
	neg.ftz.f32 	%f1926, %f1925;
	fma.rn.ftz.f32 	%f840, %f835, %f1922, %f1926;
	abs.f32 	%f841, %f834;
	fma.rn.ftz.f32 	%f848, %f833, 0f3DCCCCCD, %f1915;
	fma.rn.ftz.f32 	%f847, %f832, 0f3DCCCCCD, %f1914;
	fma.rn.ftz.f32 	%f846, %f835, 0f3DCCCCCD, %f1913;
	mov.f32 	%f2592, 0f00000000;
	setp.ltu.ftz.f32	%p178, %f846, 0f00000000;
	setp.ltu.ftz.f32	%p179, %f847, 0f00000000;
	or.pred  	%p180, %p178, %p179;
	setp.ltu.ftz.f32	%p181, %f848, 0f00000000;
	or.pred  	%p182, %p180, %p181;
	setp.gtu.ftz.f32	%p183, %f846, 0f44800000;
	or.pred  	%p184, %p182, %p183;
	setp.gtu.ftz.f32	%p185, %f847, 0f44800000;
	or.pred  	%p186, %p184, %p185;
	setp.gtu.ftz.f32	%p187, %f848, 0f44800000;
	or.pred  	%p1, %p186, %p187;
	mov.f32 	%f1927, 0f44800000;
	sub.ftz.f32 	%f849, %f1927, %f846;
	sub.ftz.f32 	%f850, %f1927, %f847;
	sub.ftz.f32 	%f851, %f1927, %f848;
	mul.ftz.f32 	%f852, %f839, %f839;
	fma.rn.ftz.f32 	%f1942, %f834, %f834, %f852;
	fma.rn.ftz.f32 	%f1943, %f840, %f840, %f1942;
	rsqrt.approx.ftz.f32 	%f1944, %f1943;
	mov.f32 	%f2593, %f2592;
	mov.f32 	%f2594, %f2592;

BB0_316:
	add.s32 	%r989, %r261, %r1578;
	xor.b32  	%r990, %r989, %r262;
	shl.b32 	%r991, %r990, 8;
	and.b32  	%r992, %r991, 65280;
	mul.wide.u32 	%rd66, %r992, 4;
	add.s64 	%rd67, %rd5, %rd66;
	ld.global.u32 	%r993, [%rd67];
	xor.b32  	%r994, %r263, %r993;
	cvt.rn.f32.s32	%f1932, %r994;
	add.ftz.f32 	%f1933, %f1932, 0f3F000000;
	mul.ftz.f32 	%f1934, %f1933, 0f3B800000;
	setp.ltu.ftz.f32	%p188, %f1934, 0f3F800000;
	add.ftz.f32 	%f1935, %f1934, 0fBF800000;
	selp.f32	%f860, %f1934, %f1935, %p188;
	xor.b32  	%r995, %r264, %r989;
	shl.b32 	%r996, %r995, 8;
	and.b32  	%r997, %r996, 65280;
	add.s32 	%r998, %r997, 1;
	mul.wide.u32 	%rd68, %r998, 4;
	add.s64 	%rd69, %rd5, %rd68;
	ld.global.u32 	%r999, [%rd69];
	xor.b32  	%r1000, %r265, %r999;
	cvt.rn.f32.s32	%f1936, %r1000;
	add.ftz.f32 	%f1937, %f1936, 0f3F000000;
	mul.ftz.f32 	%f1938, %f1937, 0f3B800000;
	setp.ltu.ftz.f32	%p189, %f1938, 0f3F800000;
	add.ftz.f32 	%f1939, %f1938, 0fBF800000;
	selp.f32	%f861, %f1938, %f1939, %p189;
	setp.neu.ftz.f32	%p190, %f841, 0f00000000;
	@%p190 bra 	BB0_319;

	abs.f32 	%f1940, %f839;
	setp.neu.ftz.f32	%p191, %f1940, 0f00000000;
	@%p191 bra 	BB0_319;

	abs.f32 	%f1941, %f840;
	setp.equ.ftz.f32	%p192, %f1941, 0f00000000;
	mov.f32 	%f2595, %f834;
	mov.f32 	%f2596, %f839;
	mov.f32 	%f2597, %f840;
	@%p192 bra 	BB0_320;

BB0_319:
	mul.ftz.f32 	%f2597, %f840, %f1944;
	mul.ftz.f32 	%f2596, %f839, %f1944;
	mul.ftz.f32 	%f2595, %f834, %f1944;

BB0_320:
	mul.ftz.f32 	%f1945, %f832, %f2597;
	neg.ftz.f32 	%f1946, %f1945;
	mul.ftz.f32 	%f1947, %f833, %f2595;
	neg.ftz.f32 	%f1948, %f1947;
	mul.ftz.f32 	%f1949, %f835, %f2596;
	neg.ftz.f32 	%f1950, %f1949;
	fma.rn.ftz.f32 	%f1951, %f2596, %f833, %f1946;
	fma.rn.ftz.f32 	%f1952, %f2595, %f832, %f1950;
	fma.rn.ftz.f32 	%f1953, %f2597, %f835, %f1948;
	mov.f32 	%f874, 0f3F800000;
	sub.ftz.f32 	%f1954, %f874, %f861;
	sqrt.approx.f32 	%f1955, %f1954;
	mul.ftz.f32 	%f1956, %f860, 0f40C90FDB;
	sin.approx.ftz.f32 	%f1957, %f1956;
	cos.approx.ftz.f32 	%f1958, %f1956;
	mul.ftz.f32 	%f1959, %f1955, %f1958;
	mul.ftz.f32 	%f1960, %f1955, %f1957;
	mul.ftz.f32 	%f1961, %f1953, %f1960;
	mul.ftz.f32 	%f1962, %f1952, %f1960;
	mul.ftz.f32 	%f1963, %f1951, %f1960;
	fma.rn.ftz.f32 	%f1964, %f1959, %f2595, %f1963;
	fma.rn.ftz.f32 	%f1965, %f1959, %f2597, %f1962;
	fma.rn.ftz.f32 	%f1966, %f1959, %f2596, %f1961;
	sqrt.approx.f32 	%f1967, %f861;
	fma.rn.ftz.f32 	%f2599, %f1967, %f832, %f1966;
	fma.rn.ftz.f32 	%f2603, %f1967, %f833, %f1965;
	fma.rn.ftz.f32 	%f875, %f1967, %f835, %f1964;
	abs.f32 	%f1968, %f875;
	setp.geu.ftz.f32	%p193, %f1968, 0f322BCC77;
	mov.f32 	%f898, %f875;
	@%p193 bra 	BB0_322;

	setp.ltu.ftz.f32	%p194, %f875, 0f00000000;
	selp.f32	%f898, 0fB22BCC77, 0f322BCC77, %p194;

BB0_322:
	abs.f32 	%f1969, %f2599;
	setp.geu.ftz.f32	%p195, %f1969, 0f322BCC77;
	@%p195 bra 	BB0_323;

	setp.ltu.ftz.f32	%p196, %f2599, 0f00000000;
	selp.f32	%f899, 0fB22BCC77, 0f322BCC77, %p196;
	bra.uni 	BB0_325;

BB0_323:
	mov.f32 	%f899, %f2599;

BB0_325:
	abs.f32 	%f1970, %f2603;
	setp.geu.ftz.f32	%p197, %f1970, 0f322BCC77;
	@%p197 bra 	BB0_326;

	setp.ltu.ftz.f32	%p198, %f2603, 0f00000000;
	selp.f32	%f900, 0fB22BCC77, 0f322BCC77, %p198;
	bra.uni 	BB0_328;

BB0_326:
	mov.f32 	%f900, %f2603;

BB0_328:
	mov.u32 	%r1588, 0;
	rcp.approx.ftz.f32 	%f905, %f898;
	rcp.approx.ftz.f32 	%f906, %f899;
	rcp.approx.ftz.f32 	%f907, %f900;
	setp.gtu.ftz.f32	%p199, %f898, 0f00000000;
	selp.b32	%r1002, 34, 4, %p199;
	setp.gtu.ftz.f32	%p200, %f899, 0f00000000;
	selp.b32	%r1003, 10752, 3072, %p200;
	add.s32 	%r1004, %r1002, %r1003;
	setp.gtu.ftz.f32	%p201, %f900, 0f00000000;
	selp.b32	%r1005, 3276800, 1310720, %p201;
	add.s32 	%r268, %r1004, %r1005;
	and.b32  	%r269, %r268, 2;
	shl.b32 	%r1006, %r269, 20;
	add.s32 	%r270, %r1006, -1048576;
	shr.u32 	%r1007, %r268, 8;
	and.b32  	%r271, %r1007, 2;
	shl.b32 	%r1008, %r271, 10;
	add.s32 	%r272, %r1008, -1024;
	bfe.u32 	%r1009, %r268, 16, 2;
	add.s32 	%r273, %r1009, -1;
	mov.f32 	%f914, %f846;
	mov.f32 	%f915, %f847;
	mov.f32 	%f916, %f848;
	@!%p1 bra 	BB0_331;
	bra.uni 	BB0_329;

BB0_329:
	mul.ftz.f32 	%f1971, %f846, %f905;
	neg.ftz.f32 	%f1972, %f1971;
	mul.ftz.f32 	%f1973, %f849, %f905;
	min.f32 	%f1974, %f1972, %f1973;
	max.f32 	%f1975, %f1972, %f1973;
	mul.ftz.f32 	%f1976, %f847, %f906;
	neg.ftz.f32 	%f1977, %f1976;
	mul.ftz.f32 	%f1978, %f850, %f906;
	min.f32 	%f1979, %f1977, %f1978;
	max.f32 	%f1980, %f1974, %f1979;
	max.f32 	%f1981, %f1977, %f1978;
	min.f32 	%f1982, %f1975, %f1981;
	mul.ftz.f32 	%f1983, %f848, %f907;
	neg.ftz.f32 	%f1984, %f1983;
	mul.ftz.f32 	%f1985, %f851, %f907;
	min.f32 	%f1986, %f1984, %f1985;
	max.f32 	%f909, %f1980, %f1986;
	max.f32 	%f1987, %f1984, %f1985;
	min.f32 	%f1988, %f1982, %f1987;
	setp.geu.ftz.f32	%p202, %f1988, %f909;
	setp.gtu.ftz.f32	%p203, %f1988, 0f00000000;
	and.pred  	%p204, %p202, %p203;
	mov.u32 	%r1714, 0;
	@!%p204 bra 	BB0_563;
	bra.uni 	BB0_330;

BB0_330:
	fma.rn.ftz.f32 	%f914, %f898, %f909, %f846;
	fma.rn.ftz.f32 	%f916, %f900, %f909, %f848;
	fma.rn.ftz.f32 	%f915, %f899, %f909, %f847;
	setp.ltu.ftz.f32	%p205, %f915, 0f3C23D70A;
	sub.ftz.f32 	%f1990, %f1927, 0f3F8147AE;
	setp.gtu.ftz.f32	%p206, %f915, %f1990;
	or.pred  	%p207, %p205, %p206;
	selp.u32	%r1011, 1, 0, %p207;
	setp.ltu.ftz.f32	%p208, %f916, 0f3C23D70A;
	setp.gtu.ftz.f32	%p209, %f916, %f1990;
	or.pred  	%p210, %p208, %p209;
	selp.b32	%r1588, 2, %r1011, %p210;

BB0_331:
	cvt.rzi.ftz.u32.f32	%r1013, %f914;
	shr.u32 	%r1014, %r1013, 5;
	mov.u32 	%r1015, 31;
	min.u32 	%r1016, %r1014, %r1015;
	shl.b32 	%r1017, %r1016, 20;
	cvt.rzi.ftz.u32.f32	%r1018, %f915;
	shr.u32 	%r1019, %r1018, 5;
	min.u32 	%r1020, %r1019, %r1015;
	shl.b32 	%r1021, %r1020, 10;
	add.s32 	%r1022, %r1021, %r1017;
	cvt.rzi.ftz.u32.f32	%r1023, %f916;
	shr.u32 	%r1024, %r1023, 5;
	min.u32 	%r1025, %r1024, %r1015;
	add.s32 	%r283, %r1022, %r1025;
	shr.u32 	%r1026, %r283, 20;
	bfe.u32 	%r277, %r268, 5, 1;
	add.s32 	%r1027, %r1026, %r277;
	bfe.u32 	%r1028, %r283, 10, 5;
	bfe.u32 	%r278, %r268, 13, 1;
	add.s32 	%r1029, %r1028, %r278;
	and.b32  	%r1030, %r283, 31;
	shr.u32 	%r279, %r268, 21;
	add.s32 	%r1031, %r1030, %r279;
	cvt.rn.f32.u32	%f1992, %r1031;
	cvt.rn.f32.u32	%f1993, %r1029;
	cvt.rn.f32.u32	%f1994, %r1027;
	neg.ftz.f32 	%f920, %f916;
	neg.ftz.f32 	%f919, %f915;
	neg.ftz.f32 	%f918, %f914;
	fma.rn.ftz.f32 	%f1995, %f918, 0f3D000000, %f1994;
	fma.rn.ftz.f32 	%f1996, %f919, 0f3D000000, %f1993;
	fma.rn.ftz.f32 	%f1997, %f920, 0f3D000000, %f1992;
	mul.ftz.f32 	%f932, %f907, %f1997;
	mul.ftz.f32 	%f931, %f906, %f1996;
	mul.ftz.f32 	%f930, %f905, %f1995;
	add.s32 	%r1032, %r269, -1;
	add.s32 	%r1033, %r271, -1;
	cvt.rn.f32.s32	%f1999, %r273;
	cvt.rn.f32.s32	%f2000, %r1033;
	cvt.rn.f32.s32	%f2001, %r1032;
	mov.f32 	%f2610, 0f00000000;
	shl.b32 	%r1034, %r1030, 5;
	and.b32  	%r1035, %r283, 31744;
	add.s32 	%r1036, %r1026, %r1035;
	add.s32 	%r1582, %r1036, %r1034;
	mul.ftz.f32 	%f926, %f905, %f2001;
	mul.ftz.f32 	%f927, %f906, %f2000;
	mul.ftz.f32 	%f928, %f907, %f1999;
	mov.u32 	%r1581, 6;

BB0_332:
	cvt.u64.u32	%rd70, %r1582;
	add.s64 	%rd71, %rd6, %rd70;
	ld.global.u8 	%rs50, [%rd71];
	setp.eq.s16	%p211, %rs50, 0;
	@%p211 bra 	BB0_333;
	bra.uni 	BB0_334;

BB0_333:
	mov.u32 	%r1707, %r1581;
	bra.uni 	BB0_555;

BB0_334:
	mov.f32 	%f2010, 0f40800000;
	mul.rn.f32 	%f2614, %f2610, %f2010;
	mov.u32 	%r1707, 0;
	mul.ftz.f32 	%f2011, %f900, %f2614;
	mul.ftz.f32 	%f2012, %f899, %f2614;
	mul.ftz.f32 	%f2013, %f898, %f2614;
	fma.rn.ftz.f32 	%f2002, %f914, 0f3E000000, %f2013;
	// inline asm
	cvt.rzi.u32.f32 	%r1037, %f2002;
	// inline asm
	fma.rn.ftz.f32 	%f2003, %f915, 0f3E000000, %f2012;
	// inline asm
	cvt.rzi.u32.f32 	%r1038, %f2003;
	// inline asm
	fma.rn.ftz.f32 	%f2004, %f916, 0f3E000000, %f2011;
	// inline asm
	cvt.rzi.u32.f32 	%r1039, %f2004;
	// inline asm
	shr.u32 	%r1046, %r283, 18;
	add.s32 	%r1047, %r1046, 3;
	max.u32 	%r1048, %r1037, %r1046;
	min.u32 	%r1049, %r1048, %r1047;
	shl.b32 	%r1050, %r1049, 20;
	bfe.u32 	%r1051, %r283, 8, 10;
	add.s32 	%r1052, %r1051, 3;
	max.u32 	%r1053, %r1038, %r1051;
	min.u32 	%r1054, %r1053, %r1052;
	shl.b32 	%r1055, %r1054, 10;
	add.s32 	%r1056, %r1055, %r1050;
	shl.b32 	%r1057, %r283, 2;
	and.b32  	%r1058, %r1057, 1020;
	add.s32 	%r1059, %r1058, 3;
	max.u32 	%r1060, %r1039, %r1058;
	min.u32 	%r1061, %r1060, %r1059;
	add.s32 	%r285, %r1056, %r1061;
	shr.u32 	%r1062, %r285, 20;
	add.s32 	%r1041, %r1062, %r277;
	bfe.u32 	%r1063, %r285, 10, 7;
	add.s32 	%r1042, %r1063, %r278;
	and.b32  	%r1064, %r285, 127;
	add.s32 	%r1043, %r1064, %r279;
	// inline asm
	cvt.rn.f32.u32 	%f2006, %r1041;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2007, %r1042;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2008, %r1043;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2009, %r1707;
	// inline asm
	tex.3d.v4.s32.s32	{%r1586, %r287, %r288, %r289}, [renderTAA_param_2, samp$19, {%r1062, %r1064, %r1063, %r1063}];
	add.s32 	%r292, %r1581, -1;
	setp.eq.s32	%p212, %r292, 0;
	@%p212 bra 	BB0_555;

	fma.rn.ftz.f32 	%f2015, %f920, 0f3E000000, %f2008;
	fma.rn.ftz.f32 	%f2016, %f919, 0f3E000000, %f2007;
	fma.rn.ftz.f32 	%f2017, %f918, 0f3E000000, %f2006;
	mul.ftz.f32 	%f944, %f905, %f2017;
	mul.ftz.f32 	%f945, %f906, %f2016;
	mul.ftz.f32 	%f946, %f907, %f2015;
	mov.u32 	%r294, %r285;

BB0_336:
	setp.eq.s32	%p213, %r1586, 0;
	@%p213 bra 	BB0_546;

	and.b32  	%r1065, %r1586, 1;
	setp.eq.b32	%p214, %r1065, 1;
	@!%p214 bra 	BB0_545;
	bra.uni 	BB0_338;

BB0_338:
	mov.u32 	%r1590, 0;
	mov.f32 	%f2026, 0f41000000;
	mul.rn.f32 	%f2027, %f2614, %f2026;
	fma.rn.ftz.f32 	%f2018, %f898, %f2027, %f914;
	// inline asm
	cvt.rzi.u32.f32 	%r1066, %f2018;
	// inline asm
	fma.rn.ftz.f32 	%f2019, %f899, %f2027, %f915;
	// inline asm
	cvt.rzi.u32.f32 	%r1067, %f2019;
	// inline asm
	fma.rn.ftz.f32 	%f2020, %f900, %f2027, %f916;
	// inline asm
	cvt.rzi.u32.f32 	%r1068, %f2020;
	// inline asm
	shr.u32 	%r1074, %r294, 17;
	add.s32 	%r1075, %r1074, 7;
	max.u32 	%r1076, %r1066, %r1074;
	min.u32 	%r1077, %r1076, %r1075;
	shl.b32 	%r1078, %r1077, 20;
	bfe.u32 	%r1079, %r294, 7, 10;
	add.s32 	%r1080, %r1079, 7;
	max.u32 	%r1081, %r1067, %r1079;
	min.u32 	%r1082, %r1081, %r1080;
	shl.b32 	%r1083, %r1082, 10;
	add.s32 	%r1084, %r1083, %r1078;
	shl.b32 	%r1085, %r294, 3;
	and.b32  	%r1086, %r1085, 1016;
	add.s32 	%r1087, %r1086, 7;
	max.u32 	%r1088, %r1068, %r1086;
	min.u32 	%r1089, %r1088, %r1087;
	add.s32 	%r1090, %r1084, %r1089;
	shr.u32 	%r1091, %r1090, 20;
	add.s32 	%r1070, %r1091, %r277;
	bfe.u32 	%r1092, %r1090, 10, 10;
	add.s32 	%r1071, %r1092, %r278;
	and.b32  	%r1093, %r1090, 1023;
	add.s32 	%r1072, %r1093, %r279;
	// inline asm
	cvt.rn.f32.u32 	%f2024, %r1072;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2023, %r1071;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2022, %r1070;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2025, %r1590;
	// inline asm
	sub.ftz.f32 	%f2028, %f2022, %f914;
	sub.ftz.f32 	%f2029, %f2023, %f915;
	sub.ftz.f32 	%f2030, %f2024, %f916;
	mul.ftz.f32 	%f978, %f907, %f2030;
	mul.ftz.f32 	%f977, %f906, %f2029;
	mul.ftz.f32 	%f976, %f905, %f2028;
	and.b32  	%r1589, %r1090, 7347207;
	shl.b32 	%r1094, %r1586, 8;
	add.s32 	%r297, %r1094, -256;
	shr.u32 	%r1095, %r1589, 20;
	add.s32 	%r1096, %r1095, %r297;
	shr.u32 	%r1097, %r1090, 7;
	and.b32  	%r1098, %r1097, 56;
	add.s32 	%r1099, %r1096, %r1098;
	and.b32  	%r1100, %r1090, 7;
	shl.b32 	%r1101, %r1100, 6;
	add.s32 	%r1102, %r1099, %r1101;
	mul.wide.u32 	%rd73, %r1102, 2;
	add.s64 	%rd74, %rd7, %rd73;
	ld.global.u16 	%rs25, [%rd74];
	setp.eq.s16	%p215, %rs25, 0;
	@%p215 bra 	BB0_340;
	bra.uni 	BB0_339;

BB0_340:
	min.f32 	%f2032, %f977, %f978;
	min.f32 	%f953, %f976, %f2032;
	setp.neu.ftz.f32	%p216, %f953, %f976;
	@%p216 bra 	BB0_342;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_342:
	setp.neu.ftz.f32	%p217, %f953, %f977;
	@%p217 bra 	BB0_344;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1590, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_344:
	setp.neu.ftz.f32	%p218, %f953, %f978;
	@%p218 bra 	BB0_346;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1590, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_346:
	and.b32  	%r1106, %r1589, 1066394616;
	setp.ne.s32	%p219, %r1106, 0;
	@%p219 bra 	BB0_546;

	shr.u32 	%r1107, %r1589, 20;
	add.s32 	%r1108, %r1107, %r297;
	shr.u32 	%r1109, %r1589, 7;
	and.b32  	%r1110, %r1109, 56;
	add.s32 	%r1111, %r1108, %r1110;
	and.b32  	%r1112, %r1589, 7;
	shl.b32 	%r1113, %r1112, 6;
	add.s32 	%r1114, %r1111, %r1113;
	mul.wide.u32 	%rd75, %r1114, 2;
	add.s64 	%rd76, %rd7, %rd75;
	ld.global.u16 	%rs26, [%rd76];
	setp.eq.s16	%p220, %rs26, 0;
	@%p220 bra 	BB0_349;
	bra.uni 	BB0_348;

BB0_349:
	min.f32 	%f2033, %f977, %f978;
	min.f32 	%f981, %f976, %f2033;
	setp.neu.ftz.f32	%p221, %f981, %f976;
	@%p221 bra 	BB0_351;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_351:
	mov.u32 	%r1597, 0;
	setp.neu.ftz.f32	%p222, %f981, %f977;
	@%p222 bra 	BB0_353;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1597, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_353:
	setp.neu.ftz.f32	%p223, %f981, %f978;
	@%p223 bra 	BB0_355;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1597, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_355:
	and.b32  	%r1118, %r1589, 1066394616;
	setp.ne.s32	%p224, %r1118, 0;
	@%p224 bra 	BB0_546;

	shr.u32 	%r1119, %r1589, 20;
	add.s32 	%r1120, %r1119, %r297;
	shr.u32 	%r1121, %r1589, 7;
	and.b32  	%r1122, %r1121, 56;
	add.s32 	%r1123, %r1120, %r1122;
	and.b32  	%r1124, %r1589, 7;
	shl.b32 	%r1125, %r1124, 6;
	add.s32 	%r1126, %r1123, %r1125;
	mul.wide.u32 	%rd77, %r1126, 2;
	add.s64 	%rd78, %rd7, %rd77;
	ld.global.u16 	%rs27, [%rd78];
	setp.eq.s16	%p225, %rs27, 0;
	@%p225 bra 	BB0_358;
	bra.uni 	BB0_357;

BB0_358:
	min.f32 	%f2034, %f977, %f978;
	min.f32 	%f1009, %f976, %f2034;
	setp.neu.ftz.f32	%p226, %f1009, %f976;
	@%p226 bra 	BB0_360;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_360:
	mov.u32 	%r1602, 0;
	setp.neu.ftz.f32	%p227, %f1009, %f977;
	@%p227 bra 	BB0_362;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1602, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_362:
	setp.neu.ftz.f32	%p228, %f1009, %f978;
	@%p228 bra 	BB0_364;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1602, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_364:
	and.b32  	%r1130, %r1589, 1066394616;
	setp.ne.s32	%p229, %r1130, 0;
	@%p229 bra 	BB0_546;

	shr.u32 	%r1131, %r1589, 20;
	add.s32 	%r1132, %r1131, %r297;
	shr.u32 	%r1133, %r1589, 7;
	and.b32  	%r1134, %r1133, 56;
	add.s32 	%r1135, %r1132, %r1134;
	and.b32  	%r1136, %r1589, 7;
	shl.b32 	%r1137, %r1136, 6;
	add.s32 	%r1138, %r1135, %r1137;
	mul.wide.u32 	%rd79, %r1138, 2;
	add.s64 	%rd80, %rd7, %rd79;
	ld.global.u16 	%rs28, [%rd80];
	setp.eq.s16	%p230, %rs28, 0;
	@%p230 bra 	BB0_367;
	bra.uni 	BB0_366;

BB0_367:
	min.f32 	%f2035, %f977, %f978;
	min.f32 	%f1037, %f976, %f2035;
	setp.neu.ftz.f32	%p231, %f1037, %f976;
	@%p231 bra 	BB0_369;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_369:
	mov.u32 	%r1607, 0;
	setp.neu.ftz.f32	%p232, %f1037, %f977;
	@%p232 bra 	BB0_371;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1607, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_371:
	setp.neu.ftz.f32	%p233, %f1037, %f978;
	@%p233 bra 	BB0_373;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1607, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_373:
	and.b32  	%r1142, %r1589, 1066394616;
	setp.ne.s32	%p234, %r1142, 0;
	@%p234 bra 	BB0_546;

	shr.u32 	%r1143, %r1589, 20;
	add.s32 	%r1144, %r1143, %r297;
	shr.u32 	%r1145, %r1589, 7;
	and.b32  	%r1146, %r1145, 56;
	add.s32 	%r1147, %r1144, %r1146;
	and.b32  	%r1148, %r1589, 7;
	shl.b32 	%r1149, %r1148, 6;
	add.s32 	%r1150, %r1147, %r1149;
	mul.wide.u32 	%rd81, %r1150, 2;
	add.s64 	%rd82, %rd7, %rd81;
	ld.global.u16 	%rs29, [%rd82];
	setp.eq.s16	%p235, %rs29, 0;
	@%p235 bra 	BB0_376;
	bra.uni 	BB0_375;

BB0_376:
	min.f32 	%f2036, %f977, %f978;
	min.f32 	%f1065, %f976, %f2036;
	setp.neu.ftz.f32	%p236, %f1065, %f976;
	@%p236 bra 	BB0_378;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_378:
	mov.u32 	%r1612, 0;
	setp.neu.ftz.f32	%p237, %f1065, %f977;
	@%p237 bra 	BB0_380;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1612, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_380:
	setp.neu.ftz.f32	%p238, %f1065, %f978;
	@%p238 bra 	BB0_382;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1612, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_382:
	and.b32  	%r1154, %r1589, 1066394616;
	setp.ne.s32	%p239, %r1154, 0;
	@%p239 bra 	BB0_546;

	shr.u32 	%r1155, %r1589, 20;
	add.s32 	%r1156, %r1155, %r297;
	shr.u32 	%r1157, %r1589, 7;
	and.b32  	%r1158, %r1157, 56;
	add.s32 	%r1159, %r1156, %r1158;
	and.b32  	%r1160, %r1589, 7;
	shl.b32 	%r1161, %r1160, 6;
	add.s32 	%r1162, %r1159, %r1161;
	mul.wide.u32 	%rd83, %r1162, 2;
	add.s64 	%rd84, %rd7, %rd83;
	ld.global.u16 	%rs30, [%rd84];
	setp.eq.s16	%p240, %rs30, 0;
	@%p240 bra 	BB0_385;
	bra.uni 	BB0_384;

BB0_385:
	min.f32 	%f2037, %f977, %f978;
	min.f32 	%f1093, %f976, %f2037;
	setp.neu.ftz.f32	%p241, %f1093, %f976;
	@%p241 bra 	BB0_387;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_387:
	mov.u32 	%r1617, 0;
	setp.neu.ftz.f32	%p242, %f1093, %f977;
	@%p242 bra 	BB0_389;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1617, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_389:
	setp.neu.ftz.f32	%p243, %f1093, %f978;
	@%p243 bra 	BB0_391;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1617, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_391:
	and.b32  	%r1166, %r1589, 1066394616;
	setp.ne.s32	%p244, %r1166, 0;
	@%p244 bra 	BB0_546;

	shr.u32 	%r1167, %r1589, 20;
	add.s32 	%r1168, %r1167, %r297;
	shr.u32 	%r1169, %r1589, 7;
	and.b32  	%r1170, %r1169, 56;
	add.s32 	%r1171, %r1168, %r1170;
	and.b32  	%r1172, %r1589, 7;
	shl.b32 	%r1173, %r1172, 6;
	add.s32 	%r1174, %r1171, %r1173;
	mul.wide.u32 	%rd85, %r1174, 2;
	add.s64 	%rd86, %rd7, %rd85;
	ld.global.u16 	%rs31, [%rd86];
	setp.eq.s16	%p245, %rs31, 0;
	@%p245 bra 	BB0_394;
	bra.uni 	BB0_393;

BB0_394:
	min.f32 	%f2038, %f977, %f978;
	min.f32 	%f1121, %f976, %f2038;
	setp.neu.ftz.f32	%p246, %f1121, %f976;
	@%p246 bra 	BB0_396;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_396:
	mov.u32 	%r1622, 0;
	setp.neu.ftz.f32	%p247, %f1121, %f977;
	@%p247 bra 	BB0_398;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1622, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_398:
	setp.neu.ftz.f32	%p248, %f1121, %f978;
	@%p248 bra 	BB0_400;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1622, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_400:
	and.b32  	%r1178, %r1589, 1066394616;
	setp.ne.s32	%p249, %r1178, 0;
	@%p249 bra 	BB0_546;

	shr.u32 	%r1179, %r1589, 20;
	add.s32 	%r1180, %r1179, %r297;
	shr.u32 	%r1181, %r1589, 7;
	and.b32  	%r1182, %r1181, 56;
	add.s32 	%r1183, %r1180, %r1182;
	and.b32  	%r1184, %r1589, 7;
	shl.b32 	%r1185, %r1184, 6;
	add.s32 	%r1186, %r1183, %r1185;
	mul.wide.u32 	%rd87, %r1186, 2;
	add.s64 	%rd88, %rd7, %rd87;
	ld.global.u16 	%rs32, [%rd88];
	setp.eq.s16	%p250, %rs32, 0;
	@%p250 bra 	BB0_403;
	bra.uni 	BB0_402;

BB0_403:
	min.f32 	%f2039, %f977, %f978;
	min.f32 	%f1149, %f976, %f2039;
	setp.neu.ftz.f32	%p251, %f1149, %f976;
	@%p251 bra 	BB0_405;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_405:
	mov.u32 	%r1627, 0;
	setp.neu.ftz.f32	%p252, %f1149, %f977;
	@%p252 bra 	BB0_407;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1627, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_407:
	setp.neu.ftz.f32	%p253, %f1149, %f978;
	@%p253 bra 	BB0_409;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1627, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_409:
	and.b32  	%r1190, %r1589, 1066394616;
	setp.ne.s32	%p254, %r1190, 0;
	@%p254 bra 	BB0_546;

	shr.u32 	%r1191, %r1589, 20;
	add.s32 	%r1192, %r1191, %r297;
	shr.u32 	%r1193, %r1589, 7;
	and.b32  	%r1194, %r1193, 56;
	add.s32 	%r1195, %r1192, %r1194;
	and.b32  	%r1196, %r1589, 7;
	shl.b32 	%r1197, %r1196, 6;
	add.s32 	%r1198, %r1195, %r1197;
	mul.wide.u32 	%rd89, %r1198, 2;
	add.s64 	%rd90, %rd7, %rd89;
	ld.global.u16 	%rs33, [%rd90];
	setp.eq.s16	%p255, %rs33, 0;
	@%p255 bra 	BB0_412;
	bra.uni 	BB0_411;

BB0_412:
	min.f32 	%f2040, %f977, %f978;
	min.f32 	%f1177, %f976, %f2040;
	setp.neu.ftz.f32	%p256, %f1177, %f976;
	@%p256 bra 	BB0_414;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_414:
	mov.u32 	%r1632, 0;
	setp.neu.ftz.f32	%p257, %f1177, %f977;
	@%p257 bra 	BB0_416;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1632, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_416:
	setp.neu.ftz.f32	%p258, %f1177, %f978;
	@%p258 bra 	BB0_418;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1632, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_418:
	and.b32  	%r1202, %r1589, 1066394616;
	setp.ne.s32	%p259, %r1202, 0;
	@%p259 bra 	BB0_546;

	shr.u32 	%r1203, %r1589, 20;
	add.s32 	%r1204, %r1203, %r297;
	shr.u32 	%r1205, %r1589, 7;
	and.b32  	%r1206, %r1205, 56;
	add.s32 	%r1207, %r1204, %r1206;
	and.b32  	%r1208, %r1589, 7;
	shl.b32 	%r1209, %r1208, 6;
	add.s32 	%r1210, %r1207, %r1209;
	mul.wide.u32 	%rd91, %r1210, 2;
	add.s64 	%rd92, %rd7, %rd91;
	ld.global.u16 	%rs34, [%rd92];
	setp.eq.s16	%p260, %rs34, 0;
	@%p260 bra 	BB0_421;
	bra.uni 	BB0_420;

BB0_421:
	min.f32 	%f2041, %f977, %f978;
	min.f32 	%f1205, %f976, %f2041;
	setp.neu.ftz.f32	%p261, %f1205, %f976;
	@%p261 bra 	BB0_423;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_423:
	mov.u32 	%r1637, 0;
	setp.neu.ftz.f32	%p262, %f1205, %f977;
	@%p262 bra 	BB0_425;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1637, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_425:
	setp.neu.ftz.f32	%p263, %f1205, %f978;
	@%p263 bra 	BB0_427;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1637, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_427:
	and.b32  	%r1214, %r1589, 1066394616;
	setp.ne.s32	%p264, %r1214, 0;
	@%p264 bra 	BB0_546;

	shr.u32 	%r1215, %r1589, 20;
	add.s32 	%r1216, %r1215, %r297;
	shr.u32 	%r1217, %r1589, 7;
	and.b32  	%r1218, %r1217, 56;
	add.s32 	%r1219, %r1216, %r1218;
	and.b32  	%r1220, %r1589, 7;
	shl.b32 	%r1221, %r1220, 6;
	add.s32 	%r1222, %r1219, %r1221;
	mul.wide.u32 	%rd93, %r1222, 2;
	add.s64 	%rd94, %rd7, %rd93;
	ld.global.u16 	%rs35, [%rd94];
	setp.eq.s16	%p265, %rs35, 0;
	@%p265 bra 	BB0_430;
	bra.uni 	BB0_429;

BB0_430:
	min.f32 	%f2042, %f977, %f978;
	min.f32 	%f1233, %f976, %f2042;
	setp.neu.ftz.f32	%p266, %f1233, %f976;
	@%p266 bra 	BB0_432;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_432:
	mov.u32 	%r1642, 0;
	setp.neu.ftz.f32	%p267, %f1233, %f977;
	@%p267 bra 	BB0_434;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1642, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_434:
	setp.neu.ftz.f32	%p268, %f1233, %f978;
	@%p268 bra 	BB0_436;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1642, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_436:
	and.b32  	%r1226, %r1589, 1066394616;
	setp.ne.s32	%p269, %r1226, 0;
	@%p269 bra 	BB0_546;

	shr.u32 	%r1227, %r1589, 20;
	add.s32 	%r1228, %r1227, %r297;
	shr.u32 	%r1229, %r1589, 7;
	and.b32  	%r1230, %r1229, 56;
	add.s32 	%r1231, %r1228, %r1230;
	and.b32  	%r1232, %r1589, 7;
	shl.b32 	%r1233, %r1232, 6;
	add.s32 	%r1234, %r1231, %r1233;
	mul.wide.u32 	%rd95, %r1234, 2;
	add.s64 	%rd96, %rd7, %rd95;
	ld.global.u16 	%rs36, [%rd96];
	setp.eq.s16	%p270, %rs36, 0;
	@%p270 bra 	BB0_439;
	bra.uni 	BB0_438;

BB0_439:
	min.f32 	%f2043, %f977, %f978;
	min.f32 	%f1261, %f976, %f2043;
	setp.neu.ftz.f32	%p271, %f1261, %f976;
	@%p271 bra 	BB0_441;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_441:
	mov.u32 	%r1647, 0;
	setp.neu.ftz.f32	%p272, %f1261, %f977;
	@%p272 bra 	BB0_443;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1647, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_443:
	setp.neu.ftz.f32	%p273, %f1261, %f978;
	@%p273 bra 	BB0_445;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1647, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_445:
	and.b32  	%r1238, %r1589, 1066394616;
	setp.ne.s32	%p274, %r1238, 0;
	@%p274 bra 	BB0_546;

	shr.u32 	%r1239, %r1589, 20;
	add.s32 	%r1240, %r1239, %r297;
	shr.u32 	%r1241, %r1589, 7;
	and.b32  	%r1242, %r1241, 56;
	add.s32 	%r1243, %r1240, %r1242;
	and.b32  	%r1244, %r1589, 7;
	shl.b32 	%r1245, %r1244, 6;
	add.s32 	%r1246, %r1243, %r1245;
	mul.wide.u32 	%rd97, %r1246, 2;
	add.s64 	%rd98, %rd7, %rd97;
	ld.global.u16 	%rs37, [%rd98];
	setp.eq.s16	%p275, %rs37, 0;
	@%p275 bra 	BB0_448;
	bra.uni 	BB0_447;

BB0_448:
	min.f32 	%f2044, %f977, %f978;
	min.f32 	%f1289, %f976, %f2044;
	setp.neu.ftz.f32	%p276, %f1289, %f976;
	@%p276 bra 	BB0_450;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_450:
	mov.u32 	%r1652, 0;
	setp.neu.ftz.f32	%p277, %f1289, %f977;
	@%p277 bra 	BB0_452;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1652, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_452:
	setp.neu.ftz.f32	%p278, %f1289, %f978;
	@%p278 bra 	BB0_454;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1652, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_454:
	and.b32  	%r1250, %r1589, 1066394616;
	setp.ne.s32	%p279, %r1250, 0;
	@%p279 bra 	BB0_546;

	shr.u32 	%r1251, %r1589, 20;
	add.s32 	%r1252, %r1251, %r297;
	shr.u32 	%r1253, %r1589, 7;
	and.b32  	%r1254, %r1253, 56;
	add.s32 	%r1255, %r1252, %r1254;
	and.b32  	%r1256, %r1589, 7;
	shl.b32 	%r1257, %r1256, 6;
	add.s32 	%r1258, %r1255, %r1257;
	mul.wide.u32 	%rd99, %r1258, 2;
	add.s64 	%rd100, %rd7, %rd99;
	ld.global.u16 	%rs38, [%rd100];
	setp.eq.s16	%p280, %rs38, 0;
	@%p280 bra 	BB0_457;
	bra.uni 	BB0_456;

BB0_457:
	min.f32 	%f2045, %f977, %f978;
	min.f32 	%f1317, %f976, %f2045;
	setp.neu.ftz.f32	%p281, %f1317, %f976;
	@%p281 bra 	BB0_459;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_459:
	mov.u32 	%r1657, 0;
	setp.neu.ftz.f32	%p282, %f1317, %f977;
	@%p282 bra 	BB0_461;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1657, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_461:
	setp.neu.ftz.f32	%p283, %f1317, %f978;
	@%p283 bra 	BB0_463;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1657, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_463:
	and.b32  	%r1262, %r1589, 1066394616;
	setp.ne.s32	%p284, %r1262, 0;
	@%p284 bra 	BB0_546;

	shr.u32 	%r1263, %r1589, 20;
	add.s32 	%r1264, %r1263, %r297;
	shr.u32 	%r1265, %r1589, 7;
	and.b32  	%r1266, %r1265, 56;
	add.s32 	%r1267, %r1264, %r1266;
	and.b32  	%r1268, %r1589, 7;
	shl.b32 	%r1269, %r1268, 6;
	add.s32 	%r1270, %r1267, %r1269;
	mul.wide.u32 	%rd101, %r1270, 2;
	add.s64 	%rd102, %rd7, %rd101;
	ld.global.u16 	%rs39, [%rd102];
	setp.eq.s16	%p285, %rs39, 0;
	@%p285 bra 	BB0_466;
	bra.uni 	BB0_465;

BB0_466:
	min.f32 	%f2046, %f977, %f978;
	min.f32 	%f1345, %f976, %f2046;
	setp.neu.ftz.f32	%p286, %f1345, %f976;
	@%p286 bra 	BB0_468;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_468:
	mov.u32 	%r1662, 0;
	setp.neu.ftz.f32	%p287, %f1345, %f977;
	@%p287 bra 	BB0_470;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1662, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_470:
	setp.neu.ftz.f32	%p288, %f1345, %f978;
	@%p288 bra 	BB0_472;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1662, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_472:
	and.b32  	%r1274, %r1589, 1066394616;
	setp.ne.s32	%p289, %r1274, 0;
	@%p289 bra 	BB0_546;

	shr.u32 	%r1275, %r1589, 20;
	add.s32 	%r1276, %r1275, %r297;
	shr.u32 	%r1277, %r1589, 7;
	and.b32  	%r1278, %r1277, 56;
	add.s32 	%r1279, %r1276, %r1278;
	and.b32  	%r1280, %r1589, 7;
	shl.b32 	%r1281, %r1280, 6;
	add.s32 	%r1282, %r1279, %r1281;
	mul.wide.u32 	%rd103, %r1282, 2;
	add.s64 	%rd104, %rd7, %rd103;
	ld.global.u16 	%rs40, [%rd104];
	setp.eq.s16	%p290, %rs40, 0;
	@%p290 bra 	BB0_475;
	bra.uni 	BB0_474;

BB0_475:
	min.f32 	%f2047, %f977, %f978;
	min.f32 	%f1373, %f976, %f2047;
	setp.neu.ftz.f32	%p291, %f1373, %f976;
	@%p291 bra 	BB0_477;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_477:
	mov.u32 	%r1667, 0;
	setp.neu.ftz.f32	%p292, %f1373, %f977;
	@%p292 bra 	BB0_479;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1667, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_479:
	setp.neu.ftz.f32	%p293, %f1373, %f978;
	@%p293 bra 	BB0_481;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1667, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_481:
	and.b32  	%r1286, %r1589, 1066394616;
	setp.ne.s32	%p294, %r1286, 0;
	@%p294 bra 	BB0_546;

	shr.u32 	%r1287, %r1589, 20;
	add.s32 	%r1288, %r1287, %r297;
	shr.u32 	%r1289, %r1589, 7;
	and.b32  	%r1290, %r1289, 56;
	add.s32 	%r1291, %r1288, %r1290;
	and.b32  	%r1292, %r1589, 7;
	shl.b32 	%r1293, %r1292, 6;
	add.s32 	%r1294, %r1291, %r1293;
	mul.wide.u32 	%rd105, %r1294, 2;
	add.s64 	%rd106, %rd7, %rd105;
	ld.global.u16 	%rs41, [%rd106];
	setp.eq.s16	%p295, %rs41, 0;
	@%p295 bra 	BB0_484;
	bra.uni 	BB0_483;

BB0_484:
	min.f32 	%f2048, %f977, %f978;
	min.f32 	%f1401, %f976, %f2048;
	setp.neu.ftz.f32	%p296, %f1401, %f976;
	@%p296 bra 	BB0_486;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_486:
	mov.u32 	%r1672, 0;
	setp.neu.ftz.f32	%p297, %f1401, %f977;
	@%p297 bra 	BB0_488;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1672, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_488:
	setp.neu.ftz.f32	%p298, %f1401, %f978;
	@%p298 bra 	BB0_490;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1672, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_490:
	and.b32  	%r1298, %r1589, 1066394616;
	setp.ne.s32	%p299, %r1298, 0;
	@%p299 bra 	BB0_546;

	shr.u32 	%r1299, %r1589, 20;
	add.s32 	%r1300, %r1299, %r297;
	shr.u32 	%r1301, %r1589, 7;
	and.b32  	%r1302, %r1301, 56;
	add.s32 	%r1303, %r1300, %r1302;
	and.b32  	%r1304, %r1589, 7;
	shl.b32 	%r1305, %r1304, 6;
	add.s32 	%r1306, %r1303, %r1305;
	mul.wide.u32 	%rd107, %r1306, 2;
	add.s64 	%rd108, %rd7, %rd107;
	ld.global.u16 	%rs42, [%rd108];
	setp.eq.s16	%p300, %rs42, 0;
	@%p300 bra 	BB0_493;
	bra.uni 	BB0_492;

BB0_493:
	min.f32 	%f2049, %f977, %f978;
	min.f32 	%f1429, %f976, %f2049;
	setp.neu.ftz.f32	%p301, %f1429, %f976;
	@%p301 bra 	BB0_495;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_495:
	mov.u32 	%r1677, 0;
	setp.neu.ftz.f32	%p302, %f1429, %f977;
	@%p302 bra 	BB0_497;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1677, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_497:
	setp.neu.ftz.f32	%p303, %f1429, %f978;
	@%p303 bra 	BB0_499;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1677, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_499:
	and.b32  	%r1310, %r1589, 1066394616;
	setp.ne.s32	%p304, %r1310, 0;
	@%p304 bra 	BB0_546;

	shr.u32 	%r1311, %r1589, 20;
	add.s32 	%r1312, %r1311, %r297;
	shr.u32 	%r1313, %r1589, 7;
	and.b32  	%r1314, %r1313, 56;
	add.s32 	%r1315, %r1312, %r1314;
	and.b32  	%r1316, %r1589, 7;
	shl.b32 	%r1317, %r1316, 6;
	add.s32 	%r1318, %r1315, %r1317;
	mul.wide.u32 	%rd109, %r1318, 2;
	add.s64 	%rd110, %rd7, %rd109;
	ld.global.u16 	%rs43, [%rd110];
	setp.eq.s16	%p305, %rs43, 0;
	@%p305 bra 	BB0_502;
	bra.uni 	BB0_501;

BB0_502:
	min.f32 	%f2050, %f977, %f978;
	min.f32 	%f1457, %f976, %f2050;
	setp.neu.ftz.f32	%p306, %f1457, %f976;
	@%p306 bra 	BB0_504;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_504:
	mov.u32 	%r1682, 0;
	setp.neu.ftz.f32	%p307, %f1457, %f977;
	@%p307 bra 	BB0_506;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1682, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_506:
	setp.neu.ftz.f32	%p308, %f1457, %f978;
	@%p308 bra 	BB0_508;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1682, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_508:
	and.b32  	%r1322, %r1589, 1066394616;
	setp.ne.s32	%p309, %r1322, 0;
	@%p309 bra 	BB0_546;

	shr.u32 	%r1323, %r1589, 20;
	add.s32 	%r1324, %r1323, %r297;
	shr.u32 	%r1325, %r1589, 7;
	and.b32  	%r1326, %r1325, 56;
	add.s32 	%r1327, %r1324, %r1326;
	and.b32  	%r1328, %r1589, 7;
	shl.b32 	%r1329, %r1328, 6;
	add.s32 	%r1330, %r1327, %r1329;
	mul.wide.u32 	%rd111, %r1330, 2;
	add.s64 	%rd112, %rd7, %rd111;
	ld.global.u16 	%rs44, [%rd112];
	setp.eq.s16	%p310, %rs44, 0;
	@%p310 bra 	BB0_511;
	bra.uni 	BB0_510;

BB0_511:
	min.f32 	%f2051, %f977, %f978;
	min.f32 	%f1485, %f976, %f2051;
	setp.neu.ftz.f32	%p311, %f1485, %f976;
	@%p311 bra 	BB0_513;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_513:
	mov.u32 	%r1687, 0;
	setp.neu.ftz.f32	%p312, %f1485, %f977;
	@%p312 bra 	BB0_515;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1687, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_515:
	setp.neu.ftz.f32	%p313, %f1485, %f978;
	@%p313 bra 	BB0_517;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1687, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_517:
	and.b32  	%r1334, %r1589, 1066394616;
	setp.ne.s32	%p314, %r1334, 0;
	@%p314 bra 	BB0_546;

	shr.u32 	%r1335, %r1589, 20;
	add.s32 	%r1336, %r1335, %r297;
	shr.u32 	%r1337, %r1589, 7;
	and.b32  	%r1338, %r1337, 56;
	add.s32 	%r1339, %r1336, %r1338;
	and.b32  	%r1340, %r1589, 7;
	shl.b32 	%r1341, %r1340, 6;
	add.s32 	%r1342, %r1339, %r1341;
	mul.wide.u32 	%rd113, %r1342, 2;
	add.s64 	%rd114, %rd7, %rd113;
	ld.global.u16 	%rs45, [%rd114];
	setp.eq.s16	%p315, %rs45, 0;
	@%p315 bra 	BB0_520;
	bra.uni 	BB0_519;

BB0_520:
	min.f32 	%f2052, %f977, %f978;
	min.f32 	%f1513, %f976, %f2052;
	setp.neu.ftz.f32	%p316, %f1513, %f976;
	@%p316 bra 	BB0_522;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_522:
	mov.u32 	%r1692, 0;
	setp.neu.ftz.f32	%p317, %f1513, %f977;
	@%p317 bra 	BB0_524;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1692, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_524:
	setp.neu.ftz.f32	%p318, %f1513, %f978;
	@%p318 bra 	BB0_526;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1692, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_526:
	and.b32  	%r1346, %r1589, 1066394616;
	setp.ne.s32	%p319, %r1346, 0;
	@%p319 bra 	BB0_546;

	shr.u32 	%r1347, %r1589, 20;
	add.s32 	%r1348, %r1347, %r297;
	shr.u32 	%r1349, %r1589, 7;
	and.b32  	%r1350, %r1349, 56;
	add.s32 	%r1351, %r1348, %r1350;
	and.b32  	%r1352, %r1589, 7;
	shl.b32 	%r1353, %r1352, 6;
	add.s32 	%r1354, %r1351, %r1353;
	mul.wide.u32 	%rd115, %r1354, 2;
	add.s64 	%rd116, %rd7, %rd115;
	ld.global.u16 	%rs46, [%rd116];
	setp.eq.s16	%p320, %rs46, 0;
	@%p320 bra 	BB0_529;
	bra.uni 	BB0_528;

BB0_529:
	min.f32 	%f2053, %f977, %f978;
	min.f32 	%f1541, %f976, %f2053;
	setp.neu.ftz.f32	%p321, %f1541, %f976;
	@%p321 bra 	BB0_531;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1589, %r1589, %r270;

BB0_531:
	mov.u32 	%r1697, 0;
	setp.neu.ftz.f32	%p322, %f1541, %f977;
	@%p322 bra 	BB0_533;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1697, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_533:
	setp.neu.ftz.f32	%p323, %f1541, %f978;
	@%p323 bra 	BB0_535;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1697, 2;
	add.s32 	%r1589, %r1589, %r273;

BB0_535:
	and.b32  	%r1358, %r1589, 1066394616;
	setp.ne.s32	%p324, %r1358, 0;
	@%p324 bra 	BB0_546;

	shr.u32 	%r1359, %r1589, 20;
	add.s32 	%r1360, %r1359, %r297;
	shr.u32 	%r1361, %r1589, 7;
	and.b32  	%r1362, %r1361, 56;
	add.s32 	%r1363, %r1360, %r1362;
	and.b32  	%r1364, %r1589, 7;
	shl.b32 	%r1365, %r1364, 6;
	add.s32 	%r1366, %r1363, %r1365;
	mul.wide.u32 	%rd117, %r1366, 2;
	add.s64 	%rd118, %rd7, %rd117;
	ld.global.u16 	%rs47, [%rd118];
	setp.eq.s16	%p325, %rs47, 0;
	@%p325 bra 	BB0_538;
	bra.uni 	BB0_537;

BB0_538:
	min.f32 	%f2054, %f977, %f978;
	min.f32 	%f1569, %f976, %f2054;
	setp.neu.ftz.f32	%p326, %f1569, %f976;
	@%p326 bra 	BB0_540;

	add.s32 	%r1589, %r1589, %r270;

BB0_540:
	mov.u32 	%r1700, 0;
	setp.neu.ftz.f32	%p327, %f1569, %f977;
	@%p327 bra 	BB0_542;

	mov.u32 	%r1700, 1;
	add.s32 	%r1589, %r1589, %r272;

BB0_542:
	setp.equ.ftz.f32	%p328, %f1569, %f978;
	selp.b32	%r1369, %r273, 0, %p328;
	add.s32 	%r502, %r1369, %r1589;
	and.b32  	%r1370, %r502, 1066394616;
	setp.ne.s32	%p329, %r1370, 0;
	@%p329 bra 	BB0_546;

	shr.u32 	%r1371, %r502, 20;
	add.s32 	%r1372, %r1371, %r297;
	shr.u32 	%r1373, %r502, 7;
	and.b32  	%r1374, %r1373, 56;
	add.s32 	%r1375, %r1372, %r1374;
	and.b32  	%r1376, %r502, 7;
	shl.b32 	%r1377, %r1376, 6;
	add.s32 	%r1378, %r1375, %r1377;
	mul.wide.u32 	%rd119, %r1378, 2;
	add.s64 	%rd120, %rd7, %rd119;
	ld.global.u16 	%rs48, [%rd120];
	setp.eq.s16	%p330, %rs48, 0;
	@%p330 bra 	BB0_546;
	bra.uni 	BB0_544;

BB0_546:
	min.f32 	%f2055, %f945, %f946;
	min.f32 	%f2614, %f944, %f2055;
	setp.neu.ftz.f32	%p332, %f2614, %f944;
	@%p332 bra 	BB0_548;

	add.ftz.f32 	%f944, %f926, %f944;
	add.s32 	%r294, %r294, %r270;

BB0_548:
	mov.u32 	%r1588, 0;
	setp.neu.ftz.f32	%p333, %f2614, %f945;
	@%p333 bra 	BB0_550;

	add.ftz.f32 	%f945, %f927, %f945;
	mov.u32 	%r1588, 1;
	add.s32 	%r294, %r294, %r272;

BB0_550:
	setp.neu.ftz.f32	%p334, %f2614, %f946;
	@%p334 bra 	BB0_552;

	add.ftz.f32 	%f946, %f928, %f946;
	mov.u32 	%r1588, 2;
	add.s32 	%r294, %r294, %r273;

BB0_552:
	xor.b32  	%r1382, %r294, %r285;
	and.b32  	%r1383, %r1382, 1070593020;
	setp.ne.s32	%p335, %r1383, 0;
	@%p335 bra 	BB0_553;

	shr.u32 	%r1385, %r294, 20;
	bfe.u32 	%r1386, %r294, 10, 7;
	and.b32  	%r1387, %r294, 127;
	tex.3d.v4.s32.s32	{%r1586, %r1388, %r1389, %r1390}, [renderTAA_param_2, samp$19, {%r1385, %r1387, %r1386, %r1386}];
	mov.u32 	%r1707, 0;
	add.s32 	%r292, %r292, -1;
	setp.ne.s32	%p336, %r292, 0;
	@%p336 bra 	BB0_336;
	bra.uni 	BB0_555;

BB0_553:
	mov.u32 	%r1707, %r292;

BB0_555:
	min.f32 	%f2056, %f931, %f932;
	min.f32 	%f2610, %f930, %f2056;
	setp.neu.ftz.f32	%p337, %f2610, %f930;
	@%p337 bra 	BB0_557;

	add.ftz.f32 	%f930, %f926, %f930;
	add.s32 	%r283, %r283, %r270;

BB0_557:
	mov.u32 	%r1588, 0;
	setp.neu.ftz.f32	%p338, %f2610, %f931;
	@%p338 bra 	BB0_559;

	add.ftz.f32 	%f931, %f927, %f931;
	mov.u32 	%r1588, 1;
	add.s32 	%r283, %r283, %r272;

BB0_559:
	setp.neu.ftz.f32	%p339, %f2610, %f932;
	@%p339 bra 	BB0_561;

	add.ftz.f32 	%f932, %f928, %f932;
	mov.u32 	%r1588, 2;
	add.s32 	%r283, %r283, %r273;

BB0_561:
	and.b32  	%r1395, %r283, -32537632;
	mov.u32 	%r1714, 0;
	setp.ne.s32	%p340, %r1395, 0;
	@%p340 bra 	BB0_563;

	shr.u32 	%r1397, %r283, 20;
	and.b32  	%r1398, %r283, 31;
	shl.b32 	%r1399, %r1398, 5;
	and.b32  	%r1400, %r283, 31744;
	add.s32 	%r1401, %r1397, %r1400;
	add.s32 	%r1582, %r1401, %r1399;
	add.s32 	%r1581, %r1707, -4;
	setp.gt.s32	%p341, %r1581, 0;
	@%p341 bra 	BB0_332;
	bra.uni 	BB0_563;

BB0_545:
	shr.u32 	%r1714, %r1586, 1;
	mov.u32 	%r1713, %r1588;
	bra.uni 	BB0_563;

BB0_339:
	cvt.u32.u16	%r1714, %rs25;
	mov.u32 	%r1713, %r1588;
	bra.uni 	BB0_563;

BB0_348:
	cvt.u32.u16	%r1714, %rs26;
	mov.u32 	%r1713, %r1590;
	bra.uni 	BB0_563;

BB0_357:
	cvt.u32.u16	%r1714, %rs27;
	mov.u32 	%r1713, %r1597;
	bra.uni 	BB0_563;

BB0_366:
	cvt.u32.u16	%r1714, %rs28;
	mov.u32 	%r1713, %r1602;
	bra.uni 	BB0_563;

BB0_375:
	cvt.u32.u16	%r1714, %rs29;
	mov.u32 	%r1713, %r1607;
	bra.uni 	BB0_563;

BB0_384:
	cvt.u32.u16	%r1714, %rs30;
	mov.u32 	%r1713, %r1612;
	bra.uni 	BB0_563;

BB0_393:
	cvt.u32.u16	%r1714, %rs31;
	mov.u32 	%r1713, %r1617;
	bra.uni 	BB0_563;

BB0_402:
	cvt.u32.u16	%r1714, %rs32;
	mov.u32 	%r1713, %r1622;
	bra.uni 	BB0_563;

BB0_411:
	cvt.u32.u16	%r1714, %rs33;
	mov.u32 	%r1713, %r1627;
	bra.uni 	BB0_563;

BB0_420:
	cvt.u32.u16	%r1714, %rs34;
	mov.u32 	%r1713, %r1632;
	bra.uni 	BB0_563;

BB0_429:
	cvt.u32.u16	%r1714, %rs35;
	mov.u32 	%r1713, %r1637;
	bra.uni 	BB0_563;

BB0_438:
	cvt.u32.u16	%r1714, %rs36;
	mov.u32 	%r1713, %r1642;
	bra.uni 	BB0_563;

BB0_447:
	cvt.u32.u16	%r1714, %rs37;
	mov.u32 	%r1713, %r1647;
	bra.uni 	BB0_563;

BB0_456:
	cvt.u32.u16	%r1714, %rs38;
	mov.u32 	%r1713, %r1652;
	bra.uni 	BB0_563;

BB0_465:
	cvt.u32.u16	%r1714, %rs39;
	mov.u32 	%r1713, %r1657;
	bra.uni 	BB0_563;

BB0_474:
	cvt.u32.u16	%r1714, %rs40;
	mov.u32 	%r1713, %r1662;
	bra.uni 	BB0_563;

BB0_483:
	cvt.u32.u16	%r1714, %rs41;
	mov.u32 	%r1713, %r1667;
	bra.uni 	BB0_563;

BB0_492:
	cvt.u32.u16	%r1714, %rs42;
	mov.u32 	%r1713, %r1672;
	bra.uni 	BB0_563;

BB0_501:
	cvt.u32.u16	%r1714, %rs43;
	mov.u32 	%r1713, %r1677;
	bra.uni 	BB0_563;

BB0_510:
	cvt.u32.u16	%r1714, %rs44;
	mov.u32 	%r1713, %r1682;
	bra.uni 	BB0_563;

BB0_519:
	cvt.u32.u16	%r1714, %rs45;
	mov.u32 	%r1713, %r1687;
	bra.uni 	BB0_563;

BB0_528:
	cvt.u32.u16	%r1714, %rs46;
	mov.u32 	%r1713, %r1692;
	bra.uni 	BB0_563;

BB0_537:
	cvt.u32.u16	%r1714, %rs47;
	mov.u32 	%r1713, %r1697;
	bra.uni 	BB0_563;

BB0_544:
	selp.b32	%r1713, 2, %r1700, %p328;
	cvt.u32.u16	%r1714, %rs48;

BB0_563:
	setp.eq.s32	%p342, %r1713, 0;
	@%p342 bra 	BB0_568;
	bra.uni 	BB0_564;

BB0_568:
	setp.gtu.ftz.f32	%p347, %f875, 0f00000000;
	selp.f32	%f2837, 0fBF800000, 0f3F800000, %p347;
	mov.f32 	%f2838, 0f00000000;
	mov.f32 	%f2839, %f2838;
	bra.uni 	BB0_569;

BB0_564:
	setp.eq.s32	%p343, %r1713, 1;
	@%p343 bra 	BB0_567;
	bra.uni 	BB0_565;

BB0_567:
	setp.gtu.ftz.f32	%p346, %f2599, 0f00000000;
	selp.f32	%f2838, 0fBF800000, 0f3F800000, %p346;
	mov.f32 	%f2837, 0f00000000;
	mov.f32 	%f2839, %f2837;
	bra.uni 	BB0_569;

BB0_565:
	setp.ne.s32	%p344, %r1713, 2;
	@%p344 bra 	BB0_569;

	setp.gtu.ftz.f32	%p345, %f2603, 0f00000000;
	selp.f32	%f2839, 0fBF800000, 0f3F800000, %p345;
	mov.f32 	%f2837, 0f00000000;
	mov.f32 	%f2838, %f2837;

BB0_569:
	setp.eq.s32	%p348, %r1714, 0;
	mov.f32 	%f2840, %f821;
	mov.f32 	%f2841, %f821;
	mov.f32 	%f2842, %f821;
	mov.f32 	%f2843, %f835;
	mov.f32 	%f2844, %f832;
	mov.f32 	%f2845, %f833;
	@%p348 bra 	BB0_571;

	bfe.u32 	%r1402, %r1714, 8, 4;
	cvt.rn.f32.u32	%f2063, %r1402;
	bfe.u32 	%r1403, %r1714, 4, 4;
	cvt.rn.f32.u32	%f2064, %r1403;
	and.b32  	%r1404, %r1714, 15;
	cvt.rn.f32.u32	%f2065, %r1404;
	mul.ftz.f32 	%f2066, %f2065, 0f3CADD6F3;
	mul.ftz.f32 	%f2067, %f2064, 0f3CADD6F3;
	mul.ftz.f32 	%f2068, %f2063, 0f3CADD6F3;
	mul.rn.f32 	%f2840, %f821, %f2068;
	mul.rn.f32 	%f2841, %f821, %f2067;
	mul.rn.f32 	%f2842, %f821, %f2066;
	mov.f32 	%f2843, %f2837;
	mov.f32 	%f2844, %f2838;
	mov.f32 	%f2845, %f2839;

BB0_571:
	setp.geu.ftz.f32	%p349, %f2843, 0fBF666666;
	@%p349 bra 	BB0_573;

	ld.const.v4.f32 	{%f2846, %f2847, %f2848, %f2072}, [%rd1+12];

BB0_573:
	setp.leu.ftz.f32	%p350, %f2843, 0f3F666666;
	@%p350 bra 	BB0_575;

	ld.const.v4.f32 	{%f2846, %f2847, %f2848, %f2076}, [%rd1+28];

BB0_575:
	setp.geu.ftz.f32	%p351, %f2844, 0fBF666666;
	@%p351 bra 	BB0_577;

	ld.const.v4.f32 	{%f2846, %f2847, %f2848, %f2080}, [%rd1+44];

BB0_577:
	setp.leu.ftz.f32	%p352, %f2844, 0f3F666666;
	@%p352 bra 	BB0_579;

	ld.const.v4.f32 	{%f2846, %f2847, %f2848, %f2084}, [%rd1+60];

BB0_579:
	setp.geu.ftz.f32	%p353, %f2845, 0fBF666666;
	@%p353 bra 	BB0_581;

	ld.const.v4.f32 	{%f2846, %f2847, %f2848, %f2088}, [%rd1+76];

BB0_581:
	setp.leu.ftz.f32	%p354, %f2845, 0f3F666666;
	@%p354 bra 	BB0_583;

	ld.const.v4.f32 	{%f2846, %f2847, %f2848, %f2092}, [%rd1+92];

BB0_583:
	fma.rn.ftz.f32 	%f2592, %f2840, %f2846, %f2592;
	fma.rn.ftz.f32 	%f2593, %f2841, %f2847, %f2593;
	fma.rn.ftz.f32 	%f2594, %f2842, %f2848, %f2594;
	add.s32 	%r1578, %r1578, 1;
	setp.lt.s32	%p355, %r1578, 6;
	@%p355 bra 	BB0_316;

	mul.ftz.f32 	%f2093, %f825, %f2594;
	mul.ftz.f32 	%f2094, %f824, %f2593;
	mul.ftz.f32 	%f2095, %f823, %f2592;
	mul.ftz.f32 	%f2865, %f2095, 0f3E2AAAAB;
	mul.ftz.f32 	%f2866, %f2094, 0f3E2AAAAB;
	mul.ftz.f32 	%f2867, %f2093, 0f3E2AAAAB;
	bra.uni 	BB0_591;

BB0_585:
	ld.const.u32 	%r530, [%rd1+8];
	ld.const.u32 	%r531, [%rd1+4];
	abs.ftz.f32 	%f1723, %f2345;
	setp.equ.ftz.f32	%p356, %f1723, 0f00000000;
	abs.ftz.f32 	%f1724, %f2347;
	setp.equ.ftz.f32	%p357, %f1724, 0f00000000;
	and.pred  	%p358, %p356, %p357;
	mov.b32 	 %r532, %f2345;
	mov.b32 	 %r1405, %f2347;
	and.b32  	%r533, %r1405, -2147483648;
	@%p358 bra 	BB0_589;
	bra.uni 	BB0_586;

BB0_589:
	shr.s32 	%r1412, %r532, 31;
	and.b32  	%r1413, %r1412, 1078530011;
	or.b32  	%r1414, %r1413, %r533;
	mov.b32 	 %f2864, %r1414;
	bra.uni 	BB0_590;

BB0_586:
	setp.equ.ftz.f32	%p359, %f1723, 0f7F800000;
	setp.equ.ftz.f32	%p360, %f1724, 0f7F800000;
	and.pred  	%p361, %p359, %p360;
	@%p361 bra 	BB0_588;
	bra.uni 	BB0_587;

BB0_588:
	shr.s32 	%r1408, %r532, 31;
	and.b32  	%r1409, %r1408, 13483017;
	add.s32 	%r1410, %r1409, 1061752795;
	or.b32  	%r1411, %r1410, %r533;
	mov.b32 	 %f2864, %r1411;
	bra.uni 	BB0_590;

BB0_587:
	max.ftz.f32 	%f2096, %f1724, %f1723;
	min.ftz.f32 	%f2097, %f1724, %f1723;
	div.approx.ftz.f32 	%f2098, %f2097, %f2096;
	mul.rn.ftz.f32 	%f2099, %f2098, %f2098;
	mov.f32 	%f2100, 0fC0B59883;
	mov.f32 	%f2101, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f2102, %f2099, %f2101, %f2100;
	mov.f32 	%f2103, 0fC0D21907;
	fma.rn.ftz.f32 	%f2104, %f2102, %f2099, %f2103;
	mul.ftz.f32 	%f2105, %f2099, %f2104;
	mul.ftz.f32 	%f2106, %f2098, %f2105;
	add.ftz.f32 	%f2107, %f2099, 0f41355DC0;
	mov.f32 	%f2108, 0f41E6BD60;
	fma.rn.ftz.f32 	%f2109, %f2107, %f2099, %f2108;
	mov.f32 	%f2110, 0f419D92C8;
	fma.rn.ftz.f32 	%f2111, %f2109, %f2099, %f2110;
	rcp.approx.ftz.f32 	%f2112, %f2111;
	fma.rn.ftz.f32 	%f2113, %f2106, %f2112, %f2098;
	mov.f32 	%f2114, 0f3FC90FDB;
	sub.ftz.f32 	%f2115, %f2114, %f2113;
	setp.gtu.ftz.f32	%p362, %f1724, %f1723;
	selp.f32	%f2116, %f2115, %f2113, %p362;
	mov.f32 	%f2117, 0f40490FDB;
	sub.ftz.f32 	%f2118, %f2117, %f2116;
	setp.lt.s32	%p363, %r532, 0;
	selp.f32	%f2119, %f2118, %f2116, %p363;
	mov.b32 	 %r1406, %f2119;
	or.b32  	%r1407, %r1406, %r533;
	mov.b32 	 %f2120, %r1407;
	add.ftz.f32 	%f2121, %f1723, %f1724;
	setp.gtu.ftz.f32	%p364, %f2121, 0f7F800000;
	selp.f32	%f2864, %f2121, %f2120, %p364;

BB0_590:
	ld.param.u64 	%rd137, [renderTAA_param_3];
	add.ftz.f32 	%f2126, %f2864, 0f40C90FDB;
	setp.ltu.ftz.f32	%p365, %f2864, 0f00000000;
	selp.f32	%f2127, %f2126, %f2864, %p365;
	cvt.rn.f32.u32	%f2128, %r531;
	mul.ftz.f32 	%f2129, %f2128, %f2127;
	fma.rn.ftz.f32 	%f2123, %f2129, 0f3E22F983, 0fBF000000;
	mov.f32 	%f2130, 0fBF800000;
	max.f32 	%f2131, %f2346, %f2130;
	mov.f32 	%f2132, 0f3F800000;
	min.f32 	%f2133, %f2131, %f2132;
	abs.ftz.f32 	%f2134, %f2133;
	sub.ftz.f32 	%f2135, %f2132, %f2134;
	mul.ftz.f32 	%f2136, %f2135, 0f3F000000;
	sqrt.approx.ftz.f32 	%f2137, %f2136;
	setp.gtu.ftz.f32	%p366, %f2134, 0f3F11EB85;
	selp.f32	%f2138, %f2137, %f2134, %p366;
	mul.ftz.f32 	%f2139, %f2138, %f2138;
	mov.f32 	%f2140, 0f3C94D2E9;
	mov.f32 	%f2141, 0f3D53F941;
	fma.rn.ftz.f32 	%f2142, %f2141, %f2139, %f2140;
	mov.f32 	%f2143, 0f3D3F841F;
	fma.rn.ftz.f32 	%f2144, %f2142, %f2139, %f2143;
	mov.f32 	%f2145, 0f3D994929;
	fma.rn.ftz.f32 	%f2146, %f2144, %f2139, %f2145;
	mov.f32 	%f2147, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f2148, %f2146, %f2139, %f2147;
	mul.ftz.f32 	%f2149, %f2139, %f2148;
	fma.rn.ftz.f32 	%f2150, %f2149, %f2138, %f2138;
	add.ftz.f32 	%f2151, %f2150, %f2150;
	mov.f32 	%f2152, 0f3FC90FDB;
	sub.ftz.f32 	%f2153, %f2152, %f2150;
	selp.f32	%f2154, %f2151, %f2153, %p366;
	setp.ltu.ftz.f32	%p367, %f2133, 0f00000000;
	mov.f32 	%f2155, 0f40490FDB;
	sub.ftz.f32 	%f2156, %f2155, %f2154;
	selp.f32	%f2157, %f2156, %f2154, %p367;
	cvt.rn.f32.u32	%f2158, %r530;
	mul.ftz.f32 	%f2159, %f2158, %f2157;
	fma.rn.ftz.f32 	%f2125, %f2159, 0f3EA2F983, 0fBF000000;
	// inline asm
	cvt.rmi.f32.f32 	%f2122, %f2123;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f2124, %f2125;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r1415, %f2123;
	cvt.rzi.ftz.s32.f32	%r1416, %f2125;
	mul.lo.s32 	%r1417, %r1416, %r531;
	add.s32 	%r1418, %r1417, %r1415;
	mul.lo.s32 	%r1419, %r530, %r531;
	rem.u32 	%r1420, %r1418, %r1419;
	add.s32 	%r1421, %r1415, 1;
	add.s32 	%r1422, %r1417, %r1421;
	rem.u32 	%r1423, %r1422, %r1419;
	add.s32 	%r1424, %r1416, 1;
	mul.lo.s32 	%r1425, %r1424, %r531;
	add.s32 	%r1426, %r1425, %r1415;
	rem.u32 	%r1427, %r1426, %r1419;
	add.s32 	%r1428, %r1425, %r1421;
	rem.u32 	%r1429, %r1428, %r1419;
	mul.wide.u32 	%rd122, %r1420, 16;
	add.s64 	%rd123, %rd137, %rd122;
	sub.ftz.f32 	%f2160, %f2123, %f2122;
	sub.ftz.f32 	%f2161, %f2132, %f2160;
	ld.global.v4.f32 	{%f2162, %f2163, %f2164, %f2165}, [%rd123];
	mul.ftz.f32 	%f2169, %f2161, %f2162;
	mul.ftz.f32 	%f2170, %f2161, %f2163;
	mul.ftz.f32 	%f2171, %f2161, %f2164;
	sub.ftz.f32 	%f2172, %f2125, %f2124;
	sub.ftz.f32 	%f2173, %f2132, %f2172;
	mul.wide.u32 	%rd124, %r1423, 16;
	add.s64 	%rd125, %rd137, %rd124;
	ld.global.v4.f32 	{%f2174, %f2175, %f2176, %f2177}, [%rd125];
	mul.ftz.f32 	%f2181, %f2160, %f2176;
	mul.ftz.f32 	%f2182, %f2160, %f2175;
	mul.ftz.f32 	%f2183, %f2160, %f2174;
	mul.ftz.f32 	%f2184, %f2173, %f2183;
	mul.ftz.f32 	%f2185, %f2173, %f2182;
	mul.ftz.f32 	%f2186, %f2173, %f2181;
	fma.rn.ftz.f32 	%f2187, %f2171, %f2173, %f2186;
	fma.rn.ftz.f32 	%f2188, %f2170, %f2173, %f2185;
	fma.rn.ftz.f32 	%f2189, %f2169, %f2173, %f2184;
	mul.wide.u32 	%rd126, %r1427, 16;
	add.s64 	%rd127, %rd137, %rd126;
	ld.global.v4.f32 	{%f2190, %f2191, %f2192, %f2193}, [%rd127];
	mul.ftz.f32 	%f2197, %f2161, %f2192;
	mul.ftz.f32 	%f2198, %f2161, %f2191;
	mul.ftz.f32 	%f2199, %f2161, %f2190;
	fma.rn.ftz.f32 	%f2200, %f2199, %f2172, %f2189;
	fma.rn.ftz.f32 	%f2201, %f2198, %f2172, %f2188;
	fma.rn.ftz.f32 	%f2202, %f2197, %f2172, %f2187;
	mul.wide.u32 	%rd128, %r1429, 16;
	add.s64 	%rd129, %rd137, %rd128;
	ld.global.v4.f32 	{%f2203, %f2204, %f2205, %f2206}, [%rd129];
	mul.ftz.f32 	%f2210, %f2160, %f2203;
	mul.ftz.f32 	%f2211, %f2160, %f2204;
	mul.ftz.f32 	%f2212, %f2160, %f2205;
	fma.rn.ftz.f32 	%f2867, %f2212, %f2172, %f2202;
	fma.rn.ftz.f32 	%f2866, %f2211, %f2172, %f2201;
	fma.rn.ftz.f32 	%f2865, %f2210, %f2172, %f2200;
	mov.f32 	%f2588, 0f60AD78EC;

BB0_591:
	mov.b32	%r1441, %envreg3;
	mov.u32 	%r1440, %ntid.x;
	mov.u32 	%r1439, %ctaid.x;
	mov.u32 	%r1438, %tid.x;
	mad.lo.s32 	%r1437, %r1439, %r1440, %r1441;
	add.s32 	%r1436, %r1437, %r1438;
	mov.b32	%r1435, %envreg4;
	mov.u32 	%r1434, %ntid.y;
	mov.u32 	%r1433, %ctaid.y;
	mov.u32 	%r1432, %tid.y;
	mad.lo.s32 	%r1431, %r1433, %r1434, %r1435;
	add.s32 	%r1430, %r1431, %r1432;
	ld.param.u64 	%rd136, [renderTAA_param_0];
	mul.wide.u32 	%rd130, %r1430, 1600;
	cvt.u64.u32	%rd131, %r1436;
	add.s64 	%rd132, %rd130, %rd131;
	cvt.s64.s32 	%rd133, %rd132;
	shl.b64 	%rd134, %rd133, 4;
	add.s64 	%rd135, %rd136, %rd134;
	st.global.v4.f32 	[%rd135], {%f2865, %f2866, %f2867, %f2588};
	ret;
}

	// .globl	renderNoTAA
.entry renderNoTAA(
	.param .surfref renderNoTAA_param_0,
	.param .u64 .ptr .const .align 16 renderNoTAA_param_1,
	.param .texref renderNoTAA_param_2,
	.param .u64 .ptr .global .align 16 renderNoTAA_param_3,
	.param .u64 .ptr .global .align 4 renderNoTAA_param_4,
	.param .u64 .ptr .global .align 1 renderNoTAA_param_5,
	.param .u64 .ptr .global .align 2 renderNoTAA_param_6
)
{
	.reg .pred 	%p<445>;
	.reg .b16 	%rs<51>;
	.reg .f32 	%f<3232>;
	.reg .b32 	%r<1750>;
	.reg .b64 	%rd<131>;


	ld.param.u64 	%rd5, [renderNoTAA_param_4];
	ld.param.u64 	%rd6, [renderNoTAA_param_5];
	ld.param.u64 	%rd7, [renderNoTAA_param_6];
	mov.b32	%r534, %envreg3;
	mov.u32 	%r535, %ctaid.x;
	mov.u32 	%r536, %ntid.x;
	mad.lo.s32 	%r537, %r535, %r536, %r534;
	mov.u32 	%r538, %tid.x;
	add.s32 	%r1, %r537, %r538;
	mov.u32 	%r539, %ctaid.y;
	mov.u32 	%r540, %ntid.y;
	mov.b32	%r541, %envreg4;
	mad.lo.s32 	%r542, %r539, %r540, %r541;
	mov.u32 	%r543, %tid.y;
	add.s32 	%r2, %r542, %r543;
	cvt.rn.f32.s32	%f1, %r1;
	cvt.rn.f32.s32	%f2, %r2;
	cvt.rzi.ftz.u32.f32	%r544, %f1;
	and.b32  	%r545, %r544, 3;
	ld.param.u64 	%rd8, [renderNoTAA_param_1];
	add.s64 	%rd1, %rd8, 84;
	ld.const.u32 	%r546, [%rd8+84];
	add.s32 	%r547, %r546, %r545;
	cvt.rzi.ftz.u32.f32	%r548, %f2;
	shl.b32 	%r549, %r548, 2;
	add.s32 	%r550, %r547, %r549;
	and.b32  	%r551, %r550, 15;
	shl.b32 	%r552, %r551, 1;
	mul.wide.u32 	%rd9, %r552, 4;
	mov.u64 	%rd10, halton;
	add.s64 	%rd11, %rd10, %rd9;
	ld.const.f32 	%f1813, [%rd11];
	add.ftz.f32 	%f1814, %f1, %f1813;
	ld.const.v2.f32 	{%f1815, %f1816}, [%rd8];
	ld.const.f32 	%f1818, [%rd11+4];
	add.ftz.f32 	%f1819, %f2, %f1818;
	ld.const.v4.f32 	{%f1821, %f1822, %f1823, %f1824}, [%rd8+48];
	ld.const.v4.f32 	{%f1825, %f1826, %f1827, %f1828}, [%rd8+32];
	sub.ftz.f32 	%f1831, %f1823, %f1827;
	sub.ftz.f32 	%f1834, %f1822, %f1826;
	sub.ftz.f32 	%f1837, %f1821, %f1825;
	mul.ftz.f32 	%f1838, %f1814, %f1815;
	fma.rn.ftz.f32 	%f1839, %f1837, %f1838, %f1825;
	fma.rn.ftz.f32 	%f1840, %f1834, %f1838, %f1826;
	fma.rn.ftz.f32 	%f1841, %f1831, %f1838, %f1827;
	ld.const.v4.f32 	{%f1842, %f1843, %f1844, %f1845}, [%rd8+64];
	sub.ftz.f32 	%f1847, %f1842, %f1825;
	sub.ftz.f32 	%f1849, %f1843, %f1826;
	sub.ftz.f32 	%f1851, %f1844, %f1827;
	mul.ftz.f32 	%f1852, %f1819, %f1816;
	ld.const.v4.f32 	{%f68, %f69, %f70, %f1856}, [%rd8+16];
	fma.rn.ftz.f32 	%f1857, %f1851, %f1852, %f1841;
	sub.ftz.f32 	%f2701, %f1857, %f70;
	fma.rn.ftz.f32 	%f1858, %f1849, %f1852, %f1840;
	sub.ftz.f32 	%f2700, %f1858, %f69;
	fma.rn.ftz.f32 	%f1859, %f1847, %f1852, %f1839;
	sub.ftz.f32 	%f2699, %f1859, %f68;
	abs.f32 	%f1860, %f2699;
	setp.neu.ftz.f32	%p2, %f1860, 0f00000000;
	@%p2 bra 	BB1_3;

	abs.f32 	%f1861, %f2700;
	setp.neu.ftz.f32	%p3, %f1861, 0f00000000;
	@%p3 bra 	BB1_3;

	abs.f32 	%f1862, %f2701;
	setp.equ.ftz.f32	%p4, %f1862, 0f00000000;
	@%p4 bra 	BB1_4;

BB1_3:
	mul.ftz.f32 	%f1863, %f2700, %f2700;
	fma.rn.ftz.f32 	%f1864, %f2699, %f2699, %f1863;
	fma.rn.ftz.f32 	%f1865, %f2701, %f2701, %f1864;
	rsqrt.approx.ftz.f32 	%f1866, %f1865;
	mul.ftz.f32 	%f2701, %f2701, %f1866;
	mul.ftz.f32 	%f2700, %f2700, %f1866;
	mul.ftz.f32 	%f2699, %f2699, %f1866;

BB1_4:
	abs.f32 	%f1867, %f2699;
	setp.geu.ftz.f32	%p5, %f1867, 0f322BCC77;
	mov.f32 	%f48, %f2699;
	@%p5 bra 	BB1_6;

	setp.ltu.ftz.f32	%p6, %f2699, 0f00000000;
	selp.f32	%f48, 0fB22BCC77, 0f322BCC77, %p6;

BB1_6:
	abs.f32 	%f1868, %f2700;
	setp.geu.ftz.f32	%p7, %f1868, 0f322BCC77;
	@%p7 bra 	BB1_7;

	setp.ltu.ftz.f32	%p8, %f2700, 0f00000000;
	selp.f32	%f49, 0fB22BCC77, 0f322BCC77, %p8;
	bra.uni 	BB1_9;

BB1_7:
	mov.f32 	%f49, %f2700;

BB1_9:
	abs.f32 	%f1869, %f2701;
	setp.geu.ftz.f32	%p9, %f1869, 0f322BCC77;
	@%p9 bra 	BB1_10;

	setp.ltu.ftz.f32	%p10, %f2701, 0f00000000;
	selp.f32	%f50, 0fB22BCC77, 0f322BCC77, %p10;
	bra.uni 	BB1_12;

BB1_10:
	mov.f32 	%f50, %f2701;

BB1_12:
	mov.u32 	%r1486, 0;
	rcp.approx.ftz.f32 	%f55, %f48;
	rcp.approx.ftz.f32 	%f56, %f49;
	rcp.approx.ftz.f32 	%f57, %f50;
	setp.gtu.ftz.f32	%p11, %f48, 0f00000000;
	selp.b32	%r554, 34, 4, %p11;
	setp.gtu.ftz.f32	%p12, %f49, 0f00000000;
	selp.b32	%r555, 10752, 3072, %p12;
	add.s32 	%r556, %r554, %r555;
	setp.gtu.ftz.f32	%p13, %f50, 0f00000000;
	selp.b32	%r557, 3276800, 1310720, %p13;
	add.s32 	%r3, %r556, %r557;
	and.b32  	%r4, %r3, 2;
	shl.b32 	%r558, %r4, 20;
	add.s32 	%r5, %r558, -1048576;
	shr.u32 	%r559, %r3, 8;
	and.b32  	%r6, %r559, 2;
	shl.b32 	%r560, %r6, 10;
	add.s32 	%r7, %r560, -1024;
	bfe.u32 	%r561, %r3, 16, 2;
	add.s32 	%r8, %r561, -1;
	setp.ltu.ftz.f32	%p14, %f68, 0f00000000;
	setp.ltu.ftz.f32	%p15, %f69, 0f00000000;
	or.pred  	%p16, %p14, %p15;
	setp.ltu.ftz.f32	%p17, %f70, 0f00000000;
	or.pred  	%p18, %p16, %p17;
	setp.gtu.ftz.f32	%p19, %f68, 0f44800000;
	or.pred  	%p20, %p18, %p19;
	setp.gtu.ftz.f32	%p21, %f69, 0f44800000;
	or.pred  	%p22, %p20, %p21;
	setp.gtu.ftz.f32	%p23, %f70, 0f44800000;
	or.pred  	%p24, %p22, %p23;
	mov.f32 	%f2715, 0f00000000;
	mov.f32 	%f67, %f2715;
	@!%p24 bra 	BB1_15;
	bra.uni 	BB1_13;

BB1_13:
	mul.ftz.f32 	%f1872, %f68, %f55;
	neg.ftz.f32 	%f1873, %f1872;
	mov.f32 	%f1874, 0f44800000;
	sub.ftz.f32 	%f1875, %f1874, %f68;
	mul.ftz.f32 	%f1876, %f1875, %f55;
	min.f32 	%f1877, %f1873, %f1876;
	max.f32 	%f1878, %f1873, %f1876;
	mul.ftz.f32 	%f1879, %f69, %f56;
	neg.ftz.f32 	%f1880, %f1879;
	sub.ftz.f32 	%f1881, %f1874, %f69;
	mul.ftz.f32 	%f1882, %f1881, %f56;
	min.f32 	%f1883, %f1880, %f1882;
	max.f32 	%f1884, %f1877, %f1883;
	max.f32 	%f1885, %f1880, %f1882;
	min.f32 	%f1886, %f1878, %f1885;
	mul.ftz.f32 	%f1887, %f70, %f57;
	neg.ftz.f32 	%f1888, %f1887;
	sub.ftz.f32 	%f1889, %f1874, %f70;
	mul.ftz.f32 	%f1890, %f1889, %f57;
	min.f32 	%f1891, %f1888, %f1890;
	max.f32 	%f67, %f1884, %f1891;
	max.f32 	%f1892, %f1888, %f1890;
	min.f32 	%f1893, %f1886, %f1892;
	setp.geu.ftz.f32	%p25, %f1893, %f67;
	setp.gtu.ftz.f32	%p26, %f1893, 0f00000000;
	and.pred  	%p27, %p25, %p26;
	mov.u32 	%r1611, 0;
	mov.u32 	%r1612, %r1611;
	@!%p27 bra 	BB1_314;
	bra.uni 	BB1_14;

BB1_14:
	fma.rn.ftz.f32 	%f68, %f48, %f67, %f68;
	fma.rn.ftz.f32 	%f70, %f50, %f67, %f70;
	fma.rn.ftz.f32 	%f69, %f49, %f67, %f69;
	setp.ltu.ftz.f32	%p28, %f69, 0f3C23D70A;
	sub.ftz.f32 	%f1895, %f1874, 0f3F8147AE;
	setp.gtu.ftz.f32	%p29, %f69, %f1895;
	or.pred  	%p30, %p28, %p29;
	selp.u32	%r564, 1, 0, %p30;
	setp.ltu.ftz.f32	%p31, %f70, 0f3C23D70A;
	setp.gtu.ftz.f32	%p32, %f70, %f1895;
	or.pred  	%p33, %p31, %p32;
	selp.b32	%r1486, 2, %r564, %p33;

BB1_15:
	cvt.rzi.ftz.u32.f32	%r566, %f68;
	shr.u32 	%r567, %r566, 5;
	mov.u32 	%r568, 31;
	min.u32 	%r569, %r567, %r568;
	shl.b32 	%r570, %r569, 20;
	cvt.rzi.ftz.u32.f32	%r571, %f69;
	shr.u32 	%r572, %r571, 5;
	min.u32 	%r573, %r572, %r568;
	shl.b32 	%r574, %r573, 10;
	add.s32 	%r575, %r574, %r570;
	cvt.rzi.ftz.u32.f32	%r576, %f70;
	shr.u32 	%r577, %r576, 5;
	min.u32 	%r578, %r577, %r568;
	add.s32 	%r15, %r575, %r578;
	shr.u32 	%r579, %r15, 20;
	bfe.u32 	%r580, %r3, 5, 1;
	add.s32 	%r581, %r579, %r580;
	bfe.u32 	%r582, %r15, 10, 5;
	bfe.u32 	%r583, %r3, 13, 1;
	add.s32 	%r584, %r582, %r583;
	and.b32  	%r585, %r15, 31;
	shr.u32 	%r586, %r3, 21;
	add.s32 	%r587, %r585, %r586;
	cvt.rn.f32.u32	%f1897, %r587;
	cvt.rn.f32.u32	%f1898, %r584;
	cvt.rn.f32.u32	%f1899, %r581;
	neg.ftz.f32 	%f1901, %f70;
	neg.ftz.f32 	%f1902, %f69;
	neg.ftz.f32 	%f1903, %f68;
	fma.rn.ftz.f32 	%f1904, %f1903, 0f3D000000, %f1899;
	fma.rn.ftz.f32 	%f1905, %f1902, 0f3D000000, %f1898;
	fma.rn.ftz.f32 	%f1906, %f1901, 0f3D000000, %f1897;
	mul.ftz.f32 	%f82, %f57, %f1906;
	mul.ftz.f32 	%f81, %f56, %f1905;
	mul.ftz.f32 	%f80, %f55, %f1904;
	add.s32 	%r588, %r4, -1;
	add.s32 	%r589, %r6, -1;
	cvt.rn.f32.s32	%f1908, %r8;
	cvt.rn.f32.s32	%f1909, %r589;
	cvt.rn.f32.s32	%f1910, %r588;
	shl.b32 	%r590, %r585, 5;
	and.b32  	%r591, %r15, 31744;
	add.s32 	%r592, %r579, %r591;
	add.s32 	%r1480, %r592, %r590;
	mul.ftz.f32 	%f76, %f55, %f1910;
	mul.ftz.f32 	%f77, %f56, %f1909;
	mul.ftz.f32 	%f78, %f57, %f1908;
	mov.u32 	%r1479, 999995;

BB1_16:
	cvt.u64.u32	%rd12, %r1480;
	add.s64 	%rd13, %rd6, %rd12;
	ld.global.u8 	%rs49, [%rd13];
	setp.eq.s16	%p34, %rs49, 0;
	@%p34 bra 	BB1_17;
	bra.uni 	BB1_18;

BB1_17:
	mov.u32 	%r1605, %r1479;
	bra.uni 	BB1_305;

BB1_18:
	mov.f32 	%f1919, 0f40800000;
	mul.rn.f32 	%f2719, %f2715, %f1919;
	mov.u32 	%r1605, 0;
	mul.ftz.f32 	%f1920, %f50, %f2719;
	mul.ftz.f32 	%f1921, %f49, %f2719;
	mul.ftz.f32 	%f1922, %f48, %f2719;
	fma.rn.ftz.f32 	%f1911, %f68, 0f3E000000, %f1922;
	// inline asm
	cvt.rzi.u32.f32 	%r593, %f1911;
	// inline asm
	fma.rn.ftz.f32 	%f1912, %f69, 0f3E000000, %f1921;
	// inline asm
	cvt.rzi.u32.f32 	%r594, %f1912;
	// inline asm
	fma.rn.ftz.f32 	%f1913, %f70, 0f3E000000, %f1920;
	// inline asm
	cvt.rzi.u32.f32 	%r595, %f1913;
	// inline asm
	shr.u32 	%r602, %r15, 18;
	add.s32 	%r603, %r602, 3;
	max.u32 	%r604, %r593, %r602;
	min.u32 	%r605, %r604, %r603;
	shl.b32 	%r606, %r605, 20;
	bfe.u32 	%r607, %r15, 8, 10;
	add.s32 	%r608, %r607, 3;
	max.u32 	%r609, %r594, %r607;
	min.u32 	%r610, %r609, %r608;
	shl.b32 	%r611, %r610, 10;
	add.s32 	%r612, %r611, %r606;
	shl.b32 	%r613, %r15, 2;
	and.b32  	%r614, %r613, 1020;
	add.s32 	%r615, %r614, 3;
	max.u32 	%r616, %r595, %r614;
	min.u32 	%r617, %r616, %r615;
	add.s32 	%r17, %r612, %r617;
	shr.u32 	%r618, %r17, 20;
	bfe.u32 	%r624, %r3, 5, 1;
	add.s32 	%r597, %r618, %r624;
	bfe.u32 	%r625, %r17, 10, 7;
	bfe.u32 	%r626, %r3, 13, 1;
	add.s32 	%r598, %r625, %r626;
	and.b32  	%r627, %r17, 127;
	add.s32 	%r599, %r627, %r586;
	// inline asm
	cvt.rn.f32.u32 	%f1915, %r597;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1916, %r598;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1917, %r599;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1918, %r1605;
	// inline asm
	tex.3d.v4.s32.s32	{%r1484, %r19, %r20, %r21}, [renderNoTAA_param_2, samp$19, {%r618, %r627, %r625, %r625}];
	add.s32 	%r24, %r1479, -1;
	setp.eq.s32	%p38, %r24, 0;
	@%p38 bra 	BB1_305;

	fma.rn.ftz.f32 	%f1928, %f1901, 0f3E000000, %f1917;
	fma.rn.ftz.f32 	%f1929, %f1902, 0f3E000000, %f1916;
	fma.rn.ftz.f32 	%f1930, %f1903, 0f3E000000, %f1915;
	mul.ftz.f32 	%f94, %f55, %f1930;
	mul.ftz.f32 	%f95, %f56, %f1929;
	mul.ftz.f32 	%f96, %f57, %f1928;
	mov.u32 	%r26, %r17;

BB1_20:
	setp.eq.s32	%p39, %r1484, 0;
	@%p39 bra 	BB1_293;

	and.b32  	%r629, %r1484, 1;
	setp.eq.b32	%p40, %r629, 1;
	@!%p40 bra 	BB1_292;
	bra.uni 	BB1_22;

BB1_22:
	mov.f32 	%f1939, 0f41000000;
	mul.rn.f32 	%f98, %f2719, %f1939;
	mov.u32 	%r637, 0;
	fma.rn.ftz.f32 	%f1931, %f48, %f98, %f68;
	// inline asm
	cvt.rzi.u32.f32 	%r630, %f1931;
	// inline asm
	fma.rn.ftz.f32 	%f1932, %f49, %f98, %f69;
	// inline asm
	cvt.rzi.u32.f32 	%r631, %f1932;
	// inline asm
	fma.rn.ftz.f32 	%f1933, %f50, %f98, %f70;
	// inline asm
	cvt.rzi.u32.f32 	%r632, %f1933;
	// inline asm
	shr.u32 	%r638, %r26, 17;
	add.s32 	%r639, %r638, 7;
	max.u32 	%r640, %r630, %r638;
	min.u32 	%r641, %r640, %r639;
	shl.b32 	%r642, %r641, 20;
	bfe.u32 	%r643, %r26, 7, 10;
	add.s32 	%r644, %r643, 7;
	max.u32 	%r645, %r631, %r643;
	min.u32 	%r646, %r645, %r644;
	shl.b32 	%r647, %r646, 10;
	add.s32 	%r648, %r647, %r642;
	shl.b32 	%r649, %r26, 3;
	and.b32  	%r650, %r649, 1016;
	add.s32 	%r651, %r650, 7;
	max.u32 	%r652, %r632, %r650;
	min.u32 	%r653, %r652, %r651;
	add.s32 	%r654, %r648, %r653;
	shr.u32 	%r655, %r654, 20;
	bfe.u32 	%r661, %r3, 5, 1;
	add.s32 	%r634, %r655, %r661;
	bfe.u32 	%r662, %r654, 10, 10;
	bfe.u32 	%r663, %r3, 13, 1;
	add.s32 	%r635, %r662, %r663;
	and.b32  	%r664, %r654, 1023;
	add.s32 	%r636, %r664, %r586;
	// inline asm
	cvt.rn.f32.u32 	%f1937, %r636;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1936, %r635;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1935, %r634;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f1938, %r637;
	// inline asm
	sub.ftz.f32 	%f1940, %f1935, %f68;
	sub.ftz.f32 	%f1941, %f1936, %f69;
	sub.ftz.f32 	%f1942, %f1937, %f70;
	mul.ftz.f32 	%f2734, %f57, %f1942;
	mul.ftz.f32 	%f2730, %f56, %f1941;
	mul.ftz.f32 	%f2726, %f55, %f1940;
	and.b32  	%r1487, %r654, 7347207;
	shl.b32 	%r666, %r1484, 8;
	add.s32 	%r29, %r666, -256;
	shr.u32 	%r667, %r1487, 20;
	add.s32 	%r668, %r667, %r29;
	shr.u32 	%r669, %r654, 7;
	and.b32  	%r670, %r669, 56;
	add.s32 	%r671, %r668, %r670;
	and.b32  	%r672, %r654, 7;
	shl.b32 	%r673, %r672, 6;
	add.s32 	%r674, %r671, %r673;
	mul.wide.u32 	%rd15, %r674, 2;
	add.s64 	%rd16, %rd7, %rd15;
	ld.global.u16 	%rs1, [%rd16];
	setp.eq.s16	%p44, %rs1, 0;
	@%p44 bra 	BB1_24;
	bra.uni 	BB1_23;

BB1_24:
	min.f32 	%f1944, %f2730, %f2734;
	min.f32 	%f105, %f2726, %f1944;
	setp.neu.ftz.f32	%p45, %f105, %f2726;
	@%p45 bra 	BB1_26;

	add.ftz.f32 	%f2726, %f76, %f2726;
	add.s32 	%r1487, %r1487, %r5;

BB1_26:
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p46, %f105, %f2730;
	@%p46 bra 	BB1_28;

	add.ftz.f32 	%f2730, %f77, %f2730;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;

BB1_28:
	setp.neu.ftz.f32	%p47, %f105, %f2734;
	@%p47 bra 	BB1_30;

	add.ftz.f32 	%f2734, %f78, %f2734;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;

BB1_30:
	and.b32  	%r678, %r1487, 1066394616;
	setp.ne.s32	%p48, %r678, 0;
	@%p48 bra 	BB1_293;

	shr.u32 	%r679, %r1487, 20;
	add.s32 	%r680, %r679, %r29;
	shr.u32 	%r681, %r1487, 7;
	and.b32  	%r682, %r681, 56;
	add.s32 	%r683, %r680, %r682;
	and.b32  	%r684, %r1487, 7;
	shl.b32 	%r685, %r684, 6;
	add.s32 	%r686, %r683, %r685;
	mul.wide.u32 	%rd17, %r686, 2;
	add.s64 	%rd18, %rd7, %rd17;
	ld.global.u16 	%rs2, [%rd18];
	setp.eq.s16	%p49, %rs2, 0;
	@%p49 bra 	BB1_33;
	bra.uni 	BB1_32;

BB1_33:
	min.f32 	%f1945, %f2730, %f2734;
	min.f32 	%f134, %f2726, %f1945;
	setp.neu.ftz.f32	%p50, %f134, %f2726;
	@%p50 bra 	BB1_34;

	add.ftz.f32 	%f2735, %f76, %f2726;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_36;

BB1_34:
	mov.f32 	%f2735, %f2726;

BB1_36:
	min.f32 	%f2568, %f2730, %f2734;
	min.f32 	%f2567, %f2726, %f2568;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p51, %f2567, %f2730;
	@%p51 bra 	BB1_37;

	add.ftz.f32 	%f2739, %f77, %f2730;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_39;

BB1_37:
	mov.f32 	%f2739, %f2730;

BB1_39:
	min.f32 	%f2570, %f2730, %f2734;
	min.f32 	%f2569, %f2726, %f2570;
	setp.neu.ftz.f32	%p52, %f2569, %f2734;
	@%p52 bra 	BB1_40;

	add.ftz.f32 	%f2743, %f78, %f2734;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_42;

BB1_40:
	mov.f32 	%f2743, %f2734;

BB1_42:
	and.b32  	%r690, %r1487, 1066394616;
	setp.ne.s32	%p53, %r690, 0;
	@%p53 bra 	BB1_293;

	shr.u32 	%r691, %r1487, 20;
	add.s32 	%r692, %r691, %r29;
	shr.u32 	%r693, %r1487, 7;
	and.b32  	%r694, %r693, 56;
	add.s32 	%r695, %r692, %r694;
	and.b32  	%r696, %r1487, 7;
	shl.b32 	%r697, %r696, 6;
	add.s32 	%r698, %r695, %r697;
	mul.wide.u32 	%rd19, %r698, 2;
	add.s64 	%rd20, %rd7, %rd19;
	ld.global.u16 	%rs3, [%rd20];
	setp.eq.s16	%p54, %rs3, 0;
	@%p54 bra 	BB1_45;
	bra.uni 	BB1_44;

BB1_45:
	min.f32 	%f1946, %f2739, %f2743;
	min.f32 	%f163, %f2735, %f1946;
	setp.neu.ftz.f32	%p55, %f163, %f2735;
	@%p55 bra 	BB1_46;

	add.ftz.f32 	%f2744, %f76, %f2735;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_48;

BB1_46:
	mov.f32 	%f2744, %f2735;

BB1_48:
	min.f32 	%f2574, %f2739, %f2743;
	min.f32 	%f2573, %f2735, %f2574;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p56, %f2573, %f2739;
	@%p56 bra 	BB1_49;

	add.ftz.f32 	%f2748, %f77, %f2739;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_51;

BB1_49:
	mov.f32 	%f2748, %f2739;

BB1_51:
	min.f32 	%f2576, %f2739, %f2743;
	min.f32 	%f2575, %f2735, %f2576;
	setp.neu.ftz.f32	%p57, %f2575, %f2743;
	@%p57 bra 	BB1_52;

	add.ftz.f32 	%f2752, %f78, %f2743;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_54;

BB1_52:
	mov.f32 	%f2752, %f2743;

BB1_54:
	and.b32  	%r702, %r1487, 1066394616;
	setp.ne.s32	%p58, %r702, 0;
	@%p58 bra 	BB1_293;

	shr.u32 	%r703, %r1487, 20;
	add.s32 	%r704, %r703, %r29;
	shr.u32 	%r705, %r1487, 7;
	and.b32  	%r706, %r705, 56;
	add.s32 	%r707, %r704, %r706;
	and.b32  	%r708, %r1487, 7;
	shl.b32 	%r709, %r708, 6;
	add.s32 	%r710, %r707, %r709;
	mul.wide.u32 	%rd21, %r710, 2;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.u16 	%rs4, [%rd22];
	setp.eq.s16	%p59, %rs4, 0;
	@%p59 bra 	BB1_57;
	bra.uni 	BB1_56;

BB1_57:
	min.f32 	%f1947, %f2748, %f2752;
	min.f32 	%f192, %f2744, %f1947;
	setp.neu.ftz.f32	%p60, %f192, %f2744;
	@%p60 bra 	BB1_58;

	add.ftz.f32 	%f2753, %f76, %f2744;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_60;

BB1_58:
	mov.f32 	%f2753, %f2744;

BB1_60:
	min.f32 	%f2580, %f2748, %f2752;
	min.f32 	%f2579, %f2744, %f2580;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p61, %f2579, %f2748;
	@%p61 bra 	BB1_61;

	add.ftz.f32 	%f2757, %f77, %f2748;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_63;

BB1_61:
	mov.f32 	%f2757, %f2748;

BB1_63:
	min.f32 	%f2582, %f2748, %f2752;
	min.f32 	%f2581, %f2744, %f2582;
	setp.neu.ftz.f32	%p62, %f2581, %f2752;
	@%p62 bra 	BB1_64;

	add.ftz.f32 	%f2761, %f78, %f2752;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_66;

BB1_64:
	mov.f32 	%f2761, %f2752;

BB1_66:
	and.b32  	%r714, %r1487, 1066394616;
	setp.ne.s32	%p63, %r714, 0;
	@%p63 bra 	BB1_293;

	shr.u32 	%r715, %r1487, 20;
	add.s32 	%r716, %r715, %r29;
	shr.u32 	%r717, %r1487, 7;
	and.b32  	%r718, %r717, 56;
	add.s32 	%r719, %r716, %r718;
	and.b32  	%r720, %r1487, 7;
	shl.b32 	%r721, %r720, 6;
	add.s32 	%r722, %r719, %r721;
	mul.wide.u32 	%rd23, %r722, 2;
	add.s64 	%rd24, %rd7, %rd23;
	ld.global.u16 	%rs5, [%rd24];
	setp.eq.s16	%p64, %rs5, 0;
	@%p64 bra 	BB1_69;
	bra.uni 	BB1_68;

BB1_69:
	min.f32 	%f1948, %f2757, %f2761;
	min.f32 	%f221, %f2753, %f1948;
	setp.neu.ftz.f32	%p65, %f221, %f2753;
	@%p65 bra 	BB1_70;

	add.ftz.f32 	%f2762, %f76, %f2753;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_72;

BB1_70:
	mov.f32 	%f2762, %f2753;

BB1_72:
	min.f32 	%f2586, %f2757, %f2761;
	min.f32 	%f2585, %f2753, %f2586;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p66, %f2585, %f2757;
	@%p66 bra 	BB1_73;

	add.ftz.f32 	%f2766, %f77, %f2757;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_75;

BB1_73:
	mov.f32 	%f2766, %f2757;

BB1_75:
	min.f32 	%f2588, %f2757, %f2761;
	min.f32 	%f2587, %f2753, %f2588;
	setp.neu.ftz.f32	%p67, %f2587, %f2761;
	@%p67 bra 	BB1_76;

	add.ftz.f32 	%f2770, %f78, %f2761;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_78;

BB1_76:
	mov.f32 	%f2770, %f2761;

BB1_78:
	and.b32  	%r726, %r1487, 1066394616;
	setp.ne.s32	%p68, %r726, 0;
	@%p68 bra 	BB1_293;

	shr.u32 	%r727, %r1487, 20;
	add.s32 	%r728, %r727, %r29;
	shr.u32 	%r729, %r1487, 7;
	and.b32  	%r730, %r729, 56;
	add.s32 	%r731, %r728, %r730;
	and.b32  	%r732, %r1487, 7;
	shl.b32 	%r733, %r732, 6;
	add.s32 	%r734, %r731, %r733;
	mul.wide.u32 	%rd25, %r734, 2;
	add.s64 	%rd26, %rd7, %rd25;
	ld.global.u16 	%rs6, [%rd26];
	setp.eq.s16	%p69, %rs6, 0;
	@%p69 bra 	BB1_81;
	bra.uni 	BB1_80;

BB1_81:
	min.f32 	%f1949, %f2766, %f2770;
	min.f32 	%f250, %f2762, %f1949;
	setp.neu.ftz.f32	%p70, %f250, %f2762;
	@%p70 bra 	BB1_82;

	add.ftz.f32 	%f2771, %f76, %f2762;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_84;

BB1_82:
	mov.f32 	%f2771, %f2762;

BB1_84:
	min.f32 	%f2592, %f2766, %f2770;
	min.f32 	%f2591, %f2762, %f2592;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p71, %f2591, %f2766;
	@%p71 bra 	BB1_85;

	add.ftz.f32 	%f2775, %f77, %f2766;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_87;

BB1_85:
	mov.f32 	%f2775, %f2766;

BB1_87:
	min.f32 	%f2594, %f2766, %f2770;
	min.f32 	%f2593, %f2762, %f2594;
	setp.neu.ftz.f32	%p72, %f2593, %f2770;
	@%p72 bra 	BB1_88;

	add.ftz.f32 	%f2779, %f78, %f2770;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_90;

BB1_88:
	mov.f32 	%f2779, %f2770;

BB1_90:
	and.b32  	%r738, %r1487, 1066394616;
	setp.ne.s32	%p73, %r738, 0;
	@%p73 bra 	BB1_293;

	shr.u32 	%r739, %r1487, 20;
	add.s32 	%r740, %r739, %r29;
	shr.u32 	%r741, %r1487, 7;
	and.b32  	%r742, %r741, 56;
	add.s32 	%r743, %r740, %r742;
	and.b32  	%r744, %r1487, 7;
	shl.b32 	%r745, %r744, 6;
	add.s32 	%r746, %r743, %r745;
	mul.wide.u32 	%rd27, %r746, 2;
	add.s64 	%rd28, %rd7, %rd27;
	ld.global.u16 	%rs7, [%rd28];
	setp.eq.s16	%p74, %rs7, 0;
	@%p74 bra 	BB1_93;
	bra.uni 	BB1_92;

BB1_93:
	min.f32 	%f1950, %f2775, %f2779;
	min.f32 	%f279, %f2771, %f1950;
	setp.neu.ftz.f32	%p75, %f279, %f2771;
	@%p75 bra 	BB1_94;

	add.ftz.f32 	%f2780, %f76, %f2771;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_96;

BB1_94:
	mov.f32 	%f2780, %f2771;

BB1_96:
	min.f32 	%f2598, %f2775, %f2779;
	min.f32 	%f2597, %f2771, %f2598;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p76, %f2597, %f2775;
	@%p76 bra 	BB1_97;

	add.ftz.f32 	%f2784, %f77, %f2775;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_99;

BB1_97:
	mov.f32 	%f2784, %f2775;

BB1_99:
	min.f32 	%f2600, %f2775, %f2779;
	min.f32 	%f2599, %f2771, %f2600;
	setp.neu.ftz.f32	%p77, %f2599, %f2779;
	@%p77 bra 	BB1_100;

	add.ftz.f32 	%f2788, %f78, %f2779;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_102;

BB1_100:
	mov.f32 	%f2788, %f2779;

BB1_102:
	and.b32  	%r750, %r1487, 1066394616;
	setp.ne.s32	%p78, %r750, 0;
	@%p78 bra 	BB1_293;

	shr.u32 	%r751, %r1487, 20;
	add.s32 	%r752, %r751, %r29;
	shr.u32 	%r753, %r1487, 7;
	and.b32  	%r754, %r753, 56;
	add.s32 	%r755, %r752, %r754;
	and.b32  	%r756, %r1487, 7;
	shl.b32 	%r757, %r756, 6;
	add.s32 	%r758, %r755, %r757;
	mul.wide.u32 	%rd29, %r758, 2;
	add.s64 	%rd30, %rd7, %rd29;
	ld.global.u16 	%rs8, [%rd30];
	setp.eq.s16	%p79, %rs8, 0;
	@%p79 bra 	BB1_105;
	bra.uni 	BB1_104;

BB1_105:
	min.f32 	%f1951, %f2784, %f2788;
	min.f32 	%f308, %f2780, %f1951;
	setp.neu.ftz.f32	%p80, %f308, %f2780;
	@%p80 bra 	BB1_106;

	add.ftz.f32 	%f2789, %f76, %f2780;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_108;

BB1_106:
	mov.f32 	%f2789, %f2780;

BB1_108:
	min.f32 	%f2604, %f2784, %f2788;
	min.f32 	%f2603, %f2780, %f2604;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p81, %f2603, %f2784;
	@%p81 bra 	BB1_109;

	add.ftz.f32 	%f2793, %f77, %f2784;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_111;

BB1_109:
	mov.f32 	%f2793, %f2784;

BB1_111:
	min.f32 	%f2606, %f2784, %f2788;
	min.f32 	%f2605, %f2780, %f2606;
	setp.neu.ftz.f32	%p82, %f2605, %f2788;
	@%p82 bra 	BB1_112;

	add.ftz.f32 	%f2797, %f78, %f2788;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_114;

BB1_112:
	mov.f32 	%f2797, %f2788;

BB1_114:
	and.b32  	%r762, %r1487, 1066394616;
	setp.ne.s32	%p83, %r762, 0;
	@%p83 bra 	BB1_293;

	shr.u32 	%r763, %r1487, 20;
	add.s32 	%r764, %r763, %r29;
	shr.u32 	%r765, %r1487, 7;
	and.b32  	%r766, %r765, 56;
	add.s32 	%r767, %r764, %r766;
	and.b32  	%r768, %r1487, 7;
	shl.b32 	%r769, %r768, 6;
	add.s32 	%r770, %r767, %r769;
	mul.wide.u32 	%rd31, %r770, 2;
	add.s64 	%rd32, %rd7, %rd31;
	ld.global.u16 	%rs9, [%rd32];
	setp.eq.s16	%p84, %rs9, 0;
	@%p84 bra 	BB1_117;
	bra.uni 	BB1_116;

BB1_117:
	min.f32 	%f1952, %f2793, %f2797;
	min.f32 	%f337, %f2789, %f1952;
	setp.neu.ftz.f32	%p85, %f337, %f2789;
	@%p85 bra 	BB1_118;

	add.ftz.f32 	%f2798, %f76, %f2789;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_120;

BB1_118:
	mov.f32 	%f2798, %f2789;

BB1_120:
	min.f32 	%f2610, %f2793, %f2797;
	min.f32 	%f2609, %f2789, %f2610;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p86, %f2609, %f2793;
	@%p86 bra 	BB1_121;

	add.ftz.f32 	%f2802, %f77, %f2793;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_123;

BB1_121:
	mov.f32 	%f2802, %f2793;

BB1_123:
	min.f32 	%f2612, %f2793, %f2797;
	min.f32 	%f2611, %f2789, %f2612;
	setp.neu.ftz.f32	%p87, %f2611, %f2797;
	@%p87 bra 	BB1_124;

	add.ftz.f32 	%f2806, %f78, %f2797;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_126;

BB1_124:
	mov.f32 	%f2806, %f2797;

BB1_126:
	and.b32  	%r774, %r1487, 1066394616;
	setp.ne.s32	%p88, %r774, 0;
	@%p88 bra 	BB1_293;

	shr.u32 	%r775, %r1487, 20;
	add.s32 	%r776, %r775, %r29;
	shr.u32 	%r777, %r1487, 7;
	and.b32  	%r778, %r777, 56;
	add.s32 	%r779, %r776, %r778;
	and.b32  	%r780, %r1487, 7;
	shl.b32 	%r781, %r780, 6;
	add.s32 	%r782, %r779, %r781;
	mul.wide.u32 	%rd33, %r782, 2;
	add.s64 	%rd34, %rd7, %rd33;
	ld.global.u16 	%rs10, [%rd34];
	setp.eq.s16	%p89, %rs10, 0;
	@%p89 bra 	BB1_129;
	bra.uni 	BB1_128;

BB1_129:
	min.f32 	%f1953, %f2802, %f2806;
	min.f32 	%f366, %f2798, %f1953;
	setp.neu.ftz.f32	%p90, %f366, %f2798;
	@%p90 bra 	BB1_130;

	add.ftz.f32 	%f2807, %f76, %f2798;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_132;

BB1_130:
	mov.f32 	%f2807, %f2798;

BB1_132:
	min.f32 	%f2616, %f2802, %f2806;
	min.f32 	%f2615, %f2798, %f2616;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p91, %f2615, %f2802;
	@%p91 bra 	BB1_133;

	add.ftz.f32 	%f2811, %f77, %f2802;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_135;

BB1_133:
	mov.f32 	%f2811, %f2802;

BB1_135:
	min.f32 	%f2618, %f2802, %f2806;
	min.f32 	%f2617, %f2798, %f2618;
	setp.neu.ftz.f32	%p92, %f2617, %f2806;
	@%p92 bra 	BB1_136;

	add.ftz.f32 	%f2815, %f78, %f2806;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_138;

BB1_136:
	mov.f32 	%f2815, %f2806;

BB1_138:
	and.b32  	%r786, %r1487, 1066394616;
	setp.ne.s32	%p93, %r786, 0;
	@%p93 bra 	BB1_293;

	shr.u32 	%r787, %r1487, 20;
	add.s32 	%r788, %r787, %r29;
	shr.u32 	%r789, %r1487, 7;
	and.b32  	%r790, %r789, 56;
	add.s32 	%r791, %r788, %r790;
	and.b32  	%r792, %r1487, 7;
	shl.b32 	%r793, %r792, 6;
	add.s32 	%r794, %r791, %r793;
	mul.wide.u32 	%rd35, %r794, 2;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.u16 	%rs11, [%rd36];
	setp.eq.s16	%p94, %rs11, 0;
	@%p94 bra 	BB1_141;
	bra.uni 	BB1_140;

BB1_141:
	min.f32 	%f1954, %f2811, %f2815;
	min.f32 	%f395, %f2807, %f1954;
	setp.neu.ftz.f32	%p95, %f395, %f2807;
	@%p95 bra 	BB1_142;

	add.ftz.f32 	%f2816, %f76, %f2807;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_144;

BB1_142:
	mov.f32 	%f2816, %f2807;

BB1_144:
	min.f32 	%f2622, %f2811, %f2815;
	min.f32 	%f2621, %f2807, %f2622;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p96, %f2621, %f2811;
	@%p96 bra 	BB1_145;

	add.ftz.f32 	%f2820, %f77, %f2811;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_147;

BB1_145:
	mov.f32 	%f2820, %f2811;

BB1_147:
	min.f32 	%f2624, %f2811, %f2815;
	min.f32 	%f2623, %f2807, %f2624;
	setp.neu.ftz.f32	%p97, %f2623, %f2815;
	@%p97 bra 	BB1_148;

	add.ftz.f32 	%f2824, %f78, %f2815;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_150;

BB1_148:
	mov.f32 	%f2824, %f2815;

BB1_150:
	and.b32  	%r798, %r1487, 1066394616;
	setp.ne.s32	%p98, %r798, 0;
	@%p98 bra 	BB1_293;

	shr.u32 	%r799, %r1487, 20;
	add.s32 	%r800, %r799, %r29;
	shr.u32 	%r801, %r1487, 7;
	and.b32  	%r802, %r801, 56;
	add.s32 	%r803, %r800, %r802;
	and.b32  	%r804, %r1487, 7;
	shl.b32 	%r805, %r804, 6;
	add.s32 	%r806, %r803, %r805;
	mul.wide.u32 	%rd37, %r806, 2;
	add.s64 	%rd38, %rd7, %rd37;
	ld.global.u16 	%rs12, [%rd38];
	setp.eq.s16	%p99, %rs12, 0;
	@%p99 bra 	BB1_153;
	bra.uni 	BB1_152;

BB1_153:
	min.f32 	%f1955, %f2820, %f2824;
	min.f32 	%f424, %f2816, %f1955;
	setp.neu.ftz.f32	%p100, %f424, %f2816;
	@%p100 bra 	BB1_154;

	add.ftz.f32 	%f2825, %f76, %f2816;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_156;

BB1_154:
	mov.f32 	%f2825, %f2816;

BB1_156:
	min.f32 	%f2628, %f2820, %f2824;
	min.f32 	%f2627, %f2816, %f2628;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p101, %f2627, %f2820;
	@%p101 bra 	BB1_157;

	add.ftz.f32 	%f2829, %f77, %f2820;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_159;

BB1_157:
	mov.f32 	%f2829, %f2820;

BB1_159:
	min.f32 	%f2630, %f2820, %f2824;
	min.f32 	%f2629, %f2816, %f2630;
	setp.neu.ftz.f32	%p102, %f2629, %f2824;
	@%p102 bra 	BB1_160;

	add.ftz.f32 	%f2833, %f78, %f2824;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_162;

BB1_160:
	mov.f32 	%f2833, %f2824;

BB1_162:
	and.b32  	%r810, %r1487, 1066394616;
	setp.ne.s32	%p103, %r810, 0;
	@%p103 bra 	BB1_293;

	shr.u32 	%r811, %r1487, 20;
	add.s32 	%r812, %r811, %r29;
	shr.u32 	%r813, %r1487, 7;
	and.b32  	%r814, %r813, 56;
	add.s32 	%r815, %r812, %r814;
	and.b32  	%r816, %r1487, 7;
	shl.b32 	%r817, %r816, 6;
	add.s32 	%r818, %r815, %r817;
	mul.wide.u32 	%rd39, %r818, 2;
	add.s64 	%rd40, %rd7, %rd39;
	ld.global.u16 	%rs13, [%rd40];
	setp.eq.s16	%p104, %rs13, 0;
	@%p104 bra 	BB1_165;
	bra.uni 	BB1_164;

BB1_165:
	min.f32 	%f1956, %f2829, %f2833;
	min.f32 	%f453, %f2825, %f1956;
	setp.neu.ftz.f32	%p105, %f453, %f2825;
	@%p105 bra 	BB1_166;

	add.ftz.f32 	%f2834, %f76, %f2825;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_168;

BB1_166:
	mov.f32 	%f2834, %f2825;

BB1_168:
	min.f32 	%f2634, %f2829, %f2833;
	min.f32 	%f2633, %f2825, %f2634;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p106, %f2633, %f2829;
	@%p106 bra 	BB1_169;

	add.ftz.f32 	%f2838, %f77, %f2829;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_171;

BB1_169:
	mov.f32 	%f2838, %f2829;

BB1_171:
	min.f32 	%f2636, %f2829, %f2833;
	min.f32 	%f2635, %f2825, %f2636;
	setp.neu.ftz.f32	%p107, %f2635, %f2833;
	@%p107 bra 	BB1_172;

	add.ftz.f32 	%f2842, %f78, %f2833;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_174;

BB1_172:
	mov.f32 	%f2842, %f2833;

BB1_174:
	and.b32  	%r822, %r1487, 1066394616;
	setp.ne.s32	%p108, %r822, 0;
	@%p108 bra 	BB1_293;

	shr.u32 	%r823, %r1487, 20;
	add.s32 	%r824, %r823, %r29;
	shr.u32 	%r825, %r1487, 7;
	and.b32  	%r826, %r825, 56;
	add.s32 	%r827, %r824, %r826;
	and.b32  	%r828, %r1487, 7;
	shl.b32 	%r829, %r828, 6;
	add.s32 	%r830, %r827, %r829;
	mul.wide.u32 	%rd41, %r830, 2;
	add.s64 	%rd42, %rd7, %rd41;
	ld.global.u16 	%rs14, [%rd42];
	setp.eq.s16	%p109, %rs14, 0;
	@%p109 bra 	BB1_177;
	bra.uni 	BB1_176;

BB1_177:
	min.f32 	%f1957, %f2838, %f2842;
	min.f32 	%f482, %f2834, %f1957;
	setp.neu.ftz.f32	%p110, %f482, %f2834;
	@%p110 bra 	BB1_178;

	add.ftz.f32 	%f2843, %f76, %f2834;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_180;

BB1_178:
	mov.f32 	%f2843, %f2834;

BB1_180:
	min.f32 	%f2640, %f2838, %f2842;
	min.f32 	%f2639, %f2834, %f2640;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p111, %f2639, %f2838;
	@%p111 bra 	BB1_181;

	add.ftz.f32 	%f2847, %f77, %f2838;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_183;

BB1_181:
	mov.f32 	%f2847, %f2838;

BB1_183:
	min.f32 	%f2642, %f2838, %f2842;
	min.f32 	%f2641, %f2834, %f2642;
	setp.neu.ftz.f32	%p112, %f2641, %f2842;
	@%p112 bra 	BB1_184;

	add.ftz.f32 	%f2851, %f78, %f2842;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_186;

BB1_184:
	mov.f32 	%f2851, %f2842;

BB1_186:
	and.b32  	%r834, %r1487, 1066394616;
	setp.ne.s32	%p113, %r834, 0;
	@%p113 bra 	BB1_293;

	shr.u32 	%r835, %r1487, 20;
	add.s32 	%r836, %r835, %r29;
	shr.u32 	%r837, %r1487, 7;
	and.b32  	%r838, %r837, 56;
	add.s32 	%r839, %r836, %r838;
	and.b32  	%r840, %r1487, 7;
	shl.b32 	%r841, %r840, 6;
	add.s32 	%r842, %r839, %r841;
	mul.wide.u32 	%rd43, %r842, 2;
	add.s64 	%rd44, %rd7, %rd43;
	ld.global.u16 	%rs15, [%rd44];
	setp.eq.s16	%p114, %rs15, 0;
	@%p114 bra 	BB1_189;
	bra.uni 	BB1_188;

BB1_189:
	min.f32 	%f1958, %f2847, %f2851;
	min.f32 	%f511, %f2843, %f1958;
	setp.neu.ftz.f32	%p115, %f511, %f2843;
	@%p115 bra 	BB1_190;

	add.ftz.f32 	%f2852, %f76, %f2843;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_192;

BB1_190:
	mov.f32 	%f2852, %f2843;

BB1_192:
	min.f32 	%f2646, %f2847, %f2851;
	min.f32 	%f2645, %f2843, %f2646;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p116, %f2645, %f2847;
	@%p116 bra 	BB1_193;

	add.ftz.f32 	%f2856, %f77, %f2847;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_195;

BB1_193:
	mov.f32 	%f2856, %f2847;

BB1_195:
	min.f32 	%f2648, %f2847, %f2851;
	min.f32 	%f2647, %f2843, %f2648;
	setp.neu.ftz.f32	%p117, %f2647, %f2851;
	@%p117 bra 	BB1_196;

	add.ftz.f32 	%f2860, %f78, %f2851;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_198;

BB1_196:
	mov.f32 	%f2860, %f2851;

BB1_198:
	and.b32  	%r846, %r1487, 1066394616;
	setp.ne.s32	%p118, %r846, 0;
	@%p118 bra 	BB1_293;

	shr.u32 	%r847, %r1487, 20;
	add.s32 	%r848, %r847, %r29;
	shr.u32 	%r849, %r1487, 7;
	and.b32  	%r850, %r849, 56;
	add.s32 	%r851, %r848, %r850;
	and.b32  	%r852, %r1487, 7;
	shl.b32 	%r853, %r852, 6;
	add.s32 	%r854, %r851, %r853;
	mul.wide.u32 	%rd45, %r854, 2;
	add.s64 	%rd46, %rd7, %rd45;
	ld.global.u16 	%rs16, [%rd46];
	setp.eq.s16	%p119, %rs16, 0;
	@%p119 bra 	BB1_201;
	bra.uni 	BB1_200;

BB1_201:
	min.f32 	%f1959, %f2856, %f2860;
	min.f32 	%f540, %f2852, %f1959;
	setp.neu.ftz.f32	%p120, %f540, %f2852;
	@%p120 bra 	BB1_202;

	add.ftz.f32 	%f2861, %f76, %f2852;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_204;

BB1_202:
	mov.f32 	%f2861, %f2852;

BB1_204:
	min.f32 	%f2652, %f2856, %f2860;
	min.f32 	%f2651, %f2852, %f2652;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p121, %f2651, %f2856;
	@%p121 bra 	BB1_205;

	add.ftz.f32 	%f2865, %f77, %f2856;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_207;

BB1_205:
	mov.f32 	%f2865, %f2856;

BB1_207:
	min.f32 	%f2654, %f2856, %f2860;
	min.f32 	%f2653, %f2852, %f2654;
	setp.neu.ftz.f32	%p122, %f2653, %f2860;
	@%p122 bra 	BB1_208;

	add.ftz.f32 	%f2869, %f78, %f2860;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_210;

BB1_208:
	mov.f32 	%f2869, %f2860;

BB1_210:
	and.b32  	%r858, %r1487, 1066394616;
	setp.ne.s32	%p123, %r858, 0;
	@%p123 bra 	BB1_293;

	shr.u32 	%r859, %r1487, 20;
	add.s32 	%r860, %r859, %r29;
	shr.u32 	%r861, %r1487, 7;
	and.b32  	%r862, %r861, 56;
	add.s32 	%r863, %r860, %r862;
	and.b32  	%r864, %r1487, 7;
	shl.b32 	%r865, %r864, 6;
	add.s32 	%r866, %r863, %r865;
	mul.wide.u32 	%rd47, %r866, 2;
	add.s64 	%rd48, %rd7, %rd47;
	ld.global.u16 	%rs17, [%rd48];
	setp.eq.s16	%p124, %rs17, 0;
	@%p124 bra 	BB1_213;
	bra.uni 	BB1_212;

BB1_213:
	min.f32 	%f1960, %f2865, %f2869;
	min.f32 	%f569, %f2861, %f1960;
	setp.neu.ftz.f32	%p125, %f569, %f2861;
	@%p125 bra 	BB1_214;

	add.ftz.f32 	%f2870, %f76, %f2861;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_216;

BB1_214:
	mov.f32 	%f2870, %f2861;

BB1_216:
	min.f32 	%f2658, %f2865, %f2869;
	min.f32 	%f2657, %f2861, %f2658;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p126, %f2657, %f2865;
	@%p126 bra 	BB1_217;

	add.ftz.f32 	%f2874, %f77, %f2865;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_219;

BB1_217:
	mov.f32 	%f2874, %f2865;

BB1_219:
	min.f32 	%f2660, %f2865, %f2869;
	min.f32 	%f2659, %f2861, %f2660;
	setp.neu.ftz.f32	%p127, %f2659, %f2869;
	@%p127 bra 	BB1_220;

	add.ftz.f32 	%f2878, %f78, %f2869;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_222;

BB1_220:
	mov.f32 	%f2878, %f2869;

BB1_222:
	and.b32  	%r870, %r1487, 1066394616;
	setp.ne.s32	%p128, %r870, 0;
	@%p128 bra 	BB1_293;

	shr.u32 	%r871, %r1487, 20;
	add.s32 	%r872, %r871, %r29;
	shr.u32 	%r873, %r1487, 7;
	and.b32  	%r874, %r873, 56;
	add.s32 	%r875, %r872, %r874;
	and.b32  	%r876, %r1487, 7;
	shl.b32 	%r877, %r876, 6;
	add.s32 	%r878, %r875, %r877;
	mul.wide.u32 	%rd49, %r878, 2;
	add.s64 	%rd50, %rd7, %rd49;
	ld.global.u16 	%rs18, [%rd50];
	setp.eq.s16	%p129, %rs18, 0;
	@%p129 bra 	BB1_225;
	bra.uni 	BB1_224;

BB1_225:
	min.f32 	%f1961, %f2874, %f2878;
	min.f32 	%f598, %f2870, %f1961;
	setp.neu.ftz.f32	%p130, %f598, %f2870;
	@%p130 bra 	BB1_226;

	add.ftz.f32 	%f2879, %f76, %f2870;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_228;

BB1_226:
	mov.f32 	%f2879, %f2870;

BB1_228:
	min.f32 	%f2664, %f2874, %f2878;
	min.f32 	%f2663, %f2870, %f2664;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p131, %f2663, %f2874;
	@%p131 bra 	BB1_229;

	add.ftz.f32 	%f2883, %f77, %f2874;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_231;

BB1_229:
	mov.f32 	%f2883, %f2874;

BB1_231:
	min.f32 	%f2666, %f2874, %f2878;
	min.f32 	%f2665, %f2870, %f2666;
	setp.neu.ftz.f32	%p132, %f2665, %f2878;
	@%p132 bra 	BB1_232;

	add.ftz.f32 	%f2887, %f78, %f2878;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_234;

BB1_232:
	mov.f32 	%f2887, %f2878;

BB1_234:
	and.b32  	%r882, %r1487, 1066394616;
	setp.ne.s32	%p133, %r882, 0;
	@%p133 bra 	BB1_293;

	shr.u32 	%r883, %r1487, 20;
	add.s32 	%r884, %r883, %r29;
	shr.u32 	%r885, %r1487, 7;
	and.b32  	%r886, %r885, 56;
	add.s32 	%r887, %r884, %r886;
	and.b32  	%r888, %r1487, 7;
	shl.b32 	%r889, %r888, 6;
	add.s32 	%r890, %r887, %r889;
	mul.wide.u32 	%rd51, %r890, 2;
	add.s64 	%rd52, %rd7, %rd51;
	ld.global.u16 	%rs19, [%rd52];
	setp.eq.s16	%p134, %rs19, 0;
	@%p134 bra 	BB1_237;
	bra.uni 	BB1_236;

BB1_237:
	min.f32 	%f1962, %f2883, %f2887;
	min.f32 	%f627, %f2879, %f1962;
	setp.neu.ftz.f32	%p135, %f627, %f2879;
	@%p135 bra 	BB1_238;

	add.ftz.f32 	%f2888, %f76, %f2879;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_240;

BB1_238:
	mov.f32 	%f2888, %f2879;

BB1_240:
	min.f32 	%f2670, %f2883, %f2887;
	min.f32 	%f2669, %f2879, %f2670;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p136, %f2669, %f2883;
	@%p136 bra 	BB1_241;

	add.ftz.f32 	%f2892, %f77, %f2883;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_243;

BB1_241:
	mov.f32 	%f2892, %f2883;

BB1_243:
	min.f32 	%f2672, %f2883, %f2887;
	min.f32 	%f2671, %f2879, %f2672;
	setp.neu.ftz.f32	%p137, %f2671, %f2887;
	@%p137 bra 	BB1_244;

	add.ftz.f32 	%f2896, %f78, %f2887;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_246;

BB1_244:
	mov.f32 	%f2896, %f2887;

BB1_246:
	and.b32  	%r894, %r1487, 1066394616;
	setp.ne.s32	%p138, %r894, 0;
	@%p138 bra 	BB1_293;

	shr.u32 	%r895, %r1487, 20;
	add.s32 	%r896, %r895, %r29;
	shr.u32 	%r897, %r1487, 7;
	and.b32  	%r898, %r897, 56;
	add.s32 	%r899, %r896, %r898;
	and.b32  	%r900, %r1487, 7;
	shl.b32 	%r901, %r900, 6;
	add.s32 	%r902, %r899, %r901;
	mul.wide.u32 	%rd53, %r902, 2;
	add.s64 	%rd54, %rd7, %rd53;
	ld.global.u16 	%rs20, [%rd54];
	setp.eq.s16	%p139, %rs20, 0;
	@%p139 bra 	BB1_249;
	bra.uni 	BB1_248;

BB1_249:
	min.f32 	%f1963, %f2892, %f2896;
	min.f32 	%f656, %f2888, %f1963;
	setp.neu.ftz.f32	%p140, %f656, %f2888;
	@%p140 bra 	BB1_250;

	add.ftz.f32 	%f2897, %f76, %f2888;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_252;

BB1_250:
	mov.f32 	%f2897, %f2888;

BB1_252:
	min.f32 	%f2676, %f2892, %f2896;
	min.f32 	%f2675, %f2888, %f2676;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p141, %f2675, %f2892;
	@%p141 bra 	BB1_253;

	add.ftz.f32 	%f2901, %f77, %f2892;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_255;

BB1_253:
	mov.f32 	%f2901, %f2892;

BB1_255:
	min.f32 	%f2678, %f2892, %f2896;
	min.f32 	%f2677, %f2888, %f2678;
	setp.neu.ftz.f32	%p142, %f2677, %f2896;
	@%p142 bra 	BB1_256;

	add.ftz.f32 	%f2905, %f78, %f2896;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_258;

BB1_256:
	mov.f32 	%f2905, %f2896;

BB1_258:
	and.b32  	%r906, %r1487, 1066394616;
	setp.ne.s32	%p143, %r906, 0;
	@%p143 bra 	BB1_293;

	shr.u32 	%r907, %r1487, 20;
	add.s32 	%r908, %r907, %r29;
	shr.u32 	%r909, %r1487, 7;
	and.b32  	%r910, %r909, 56;
	add.s32 	%r911, %r908, %r910;
	and.b32  	%r912, %r1487, 7;
	shl.b32 	%r913, %r912, 6;
	add.s32 	%r914, %r911, %r913;
	mul.wide.u32 	%rd55, %r914, 2;
	add.s64 	%rd56, %rd7, %rd55;
	ld.global.u16 	%rs21, [%rd56];
	setp.eq.s16	%p144, %rs21, 0;
	@%p144 bra 	BB1_261;
	bra.uni 	BB1_260;

BB1_261:
	min.f32 	%f1964, %f2901, %f2905;
	min.f32 	%f685, %f2897, %f1964;
	setp.neu.ftz.f32	%p145, %f685, %f2897;
	@%p145 bra 	BB1_262;

	add.ftz.f32 	%f2906, %f76, %f2897;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_264;

BB1_262:
	mov.f32 	%f2906, %f2897;

BB1_264:
	min.f32 	%f2682, %f2901, %f2905;
	min.f32 	%f2681, %f2897, %f2682;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p146, %f2681, %f2901;
	@%p146 bra 	BB1_265;

	add.ftz.f32 	%f2910, %f77, %f2901;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_267;

BB1_265:
	mov.f32 	%f2910, %f2901;

BB1_267:
	min.f32 	%f2684, %f2901, %f2905;
	min.f32 	%f2683, %f2897, %f2684;
	setp.neu.ftz.f32	%p147, %f2683, %f2905;
	@%p147 bra 	BB1_268;

	add.ftz.f32 	%f2914, %f78, %f2905;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_270;

BB1_268:
	mov.f32 	%f2914, %f2905;

BB1_270:
	and.b32  	%r918, %r1487, 1066394616;
	setp.ne.s32	%p148, %r918, 0;
	@%p148 bra 	BB1_293;

	shr.u32 	%r919, %r1487, 20;
	add.s32 	%r920, %r919, %r29;
	shr.u32 	%r921, %r1487, 7;
	and.b32  	%r922, %r921, 56;
	add.s32 	%r923, %r920, %r922;
	and.b32  	%r924, %r1487, 7;
	shl.b32 	%r925, %r924, 6;
	add.s32 	%r926, %r923, %r925;
	mul.wide.u32 	%rd57, %r926, 2;
	add.s64 	%rd58, %rd7, %rd57;
	ld.global.u16 	%rs22, [%rd58];
	setp.eq.s16	%p149, %rs22, 0;
	@%p149 bra 	BB1_273;
	bra.uni 	BB1_272;

BB1_273:
	min.f32 	%f1965, %f2910, %f2914;
	min.f32 	%f714, %f2906, %f1965;
	setp.neu.ftz.f32	%p150, %f714, %f2906;
	@%p150 bra 	BB1_274;

	add.ftz.f32 	%f2915, %f76, %f2906;
	add.s32 	%r1487, %r1487, %r5;
	bra.uni 	BB1_276;

BB1_274:
	mov.f32 	%f2915, %f2906;

BB1_276:
	min.f32 	%f2688, %f2910, %f2914;
	min.f32 	%f2687, %f2906, %f2688;
	mov.u32 	%r1611, 0;
	setp.neu.ftz.f32	%p151, %f2687, %f2910;
	@%p151 bra 	BB1_277;

	add.ftz.f32 	%f738, %f77, %f2910;
	mov.u32 	%r1611, 1;
	add.s32 	%r1487, %r1487, %r7;
	bra.uni 	BB1_279;

BB1_277:
	mov.f32 	%f738, %f2910;

BB1_279:
	min.f32 	%f2690, %f2910, %f2914;
	min.f32 	%f2689, %f2906, %f2690;
	setp.neu.ftz.f32	%p152, %f2689, %f2914;
	@%p152 bra 	BB1_280;

	add.ftz.f32 	%f739, %f78, %f2914;
	mov.u32 	%r1611, 2;
	add.s32 	%r1487, %r1487, %r8;
	bra.uni 	BB1_282;

BB1_280:
	mov.f32 	%f739, %f2914;

BB1_282:
	and.b32  	%r930, %r1487, 1066394616;
	setp.ne.s32	%p153, %r930, 0;
	@%p153 bra 	BB1_293;

	shr.u32 	%r931, %r1487, 20;
	add.s32 	%r932, %r931, %r29;
	shr.u32 	%r933, %r1487, 7;
	and.b32  	%r934, %r933, 56;
	add.s32 	%r935, %r932, %r934;
	and.b32  	%r936, %r1487, 7;
	shl.b32 	%r937, %r936, 6;
	add.s32 	%r938, %r935, %r937;
	mul.wide.u32 	%rd59, %r938, 2;
	add.s64 	%rd60, %rd7, %rd59;
	ld.global.u16 	%rs23, [%rd60];
	setp.eq.s16	%p154, %rs23, 0;
	@%p154 bra 	BB1_285;
	bra.uni 	BB1_284;

BB1_285:
	min.f32 	%f1966, %f738, %f739;
	min.f32 	%f743, %f2915, %f1966;
	setp.neu.ftz.f32	%p155, %f743, %f2915;
	@%p155 bra 	BB1_287;

	add.s32 	%r1487, %r1487, %r5;

BB1_287:
	mov.u32 	%r1598, 0;
	setp.neu.ftz.f32	%p156, %f743, %f738;
	@%p156 bra 	BB1_289;

	mov.u32 	%r1598, 1;
	add.s32 	%r1487, %r1487, %r7;

BB1_289:
	setp.equ.ftz.f32	%p157, %f743, %f739;
	selp.b32	%r941, %r8, 0, %p157;
	add.s32 	%r234, %r941, %r1487;
	and.b32  	%r942, %r234, 1066394616;
	setp.ne.s32	%p158, %r942, 0;
	@%p158 bra 	BB1_293;

	shr.u32 	%r943, %r234, 20;
	add.s32 	%r944, %r943, %r29;
	shr.u32 	%r945, %r234, 7;
	and.b32  	%r946, %r945, 56;
	add.s32 	%r947, %r944, %r946;
	and.b32  	%r948, %r234, 7;
	shl.b32 	%r949, %r948, 6;
	add.s32 	%r950, %r947, %r949;
	mul.wide.u32 	%rd61, %r950, 2;
	add.s64 	%rd62, %rd7, %rd61;
	ld.global.u16 	%rs24, [%rd62];
	setp.eq.s16	%p159, %rs24, 0;
	@%p159 bra 	BB1_293;
	bra.uni 	BB1_291;

BB1_293:
	min.f32 	%f1968, %f95, %f96;
	min.f32 	%f765, %f94, %f1968;
	setp.neu.ftz.f32	%p161, %f765, %f94;
	@%p161 bra 	BB1_294;

	add.ftz.f32 	%f2927, %f76, %f94;
	add.s32 	%r26, %r26, %r5;
	bra.uni 	BB1_296;

BB1_294:
	mov.f32 	%f2927, %f94;

BB1_296:
	min.f32 	%f2694, %f95, %f96;
	min.f32 	%f2693, %f94, %f2694;
	mov.u32 	%r1486, 0;
	setp.neu.ftz.f32	%p162, %f2693, %f95;
	@%p162 bra 	BB1_297;

	add.ftz.f32 	%f2931, %f77, %f95;
	mov.u32 	%r1486, 1;
	add.s32 	%r26, %r26, %r7;
	bra.uni 	BB1_299;

BB1_297:
	mov.f32 	%f2931, %f95;

BB1_299:
	min.f32 	%f2696, %f95, %f96;
	min.f32 	%f2695, %f94, %f2696;
	setp.neu.ftz.f32	%p163, %f2695, %f96;
	@%p163 bra 	BB1_300;

	add.ftz.f32 	%f2932, %f78, %f96;
	mov.u32 	%r1486, 2;
	add.s32 	%r26, %r26, %r8;
	bra.uni 	BB1_302;

BB1_300:
	mov.f32 	%f2932, %f96;

BB1_302:
	xor.b32  	%r954, %r26, %r17;
	and.b32  	%r955, %r954, 1070593020;
	setp.ne.s32	%p164, %r955, 0;
	@%p164 bra 	BB1_303;

	min.f32 	%f2698, %f95, %f96;
	min.f32 	%f2719, %f94, %f2698;
	shr.u32 	%r957, %r26, 20;
	bfe.u32 	%r958, %r26, 10, 7;
	and.b32  	%r959, %r26, 127;
	tex.3d.v4.s32.s32	{%r1484, %r960, %r961, %r962}, [renderNoTAA_param_2, samp$19, {%r957, %r959, %r958, %r958}];
	mov.u32 	%r1605, 0;
	add.s32 	%r24, %r24, -1;
	setp.ne.s32	%p165, %r24, 0;
	mov.f32 	%f94, %f2927;
	mov.f32 	%f95, %f2931;
	mov.f32 	%f96, %f2932;
	@%p165 bra 	BB1_20;
	bra.uni 	BB1_305;

BB1_303:
	mov.u32 	%r1605, %r24;

BB1_305:
	min.f32 	%f1969, %f81, %f82;
	min.f32 	%f2715, %f80, %f1969;
	setp.neu.ftz.f32	%p166, %f2715, %f80;
	@%p166 bra 	BB1_307;

	add.ftz.f32 	%f80, %f76, %f80;
	add.s32 	%r15, %r15, %r5;

BB1_307:
	mov.u32 	%r1486, 0;
	setp.neu.ftz.f32	%p167, %f2715, %f81;
	@%p167 bra 	BB1_309;

	add.ftz.f32 	%f81, %f77, %f81;
	mov.u32 	%r1486, 1;
	add.s32 	%r15, %r15, %r7;

BB1_309:
	setp.neu.ftz.f32	%p168, %f2715, %f82;
	@%p168 bra 	BB1_311;

	add.ftz.f32 	%f82, %f78, %f82;
	mov.u32 	%r1486, 2;
	add.s32 	%r15, %r15, %r8;

BB1_311:
	and.b32  	%r968, %r15, -32537632;
	mov.u32 	%r1611, 0;
	setp.ne.s32	%p169, %r968, 0;
	@%p169 bra 	BB1_312;

	shr.u32 	%r971, %r15, 20;
	and.b32  	%r972, %r15, 31;
	shl.b32 	%r973, %r972, 5;
	and.b32  	%r974, %r15, 31744;
	add.s32 	%r975, %r971, %r974;
	add.s32 	%r1480, %r975, %r973;
	add.s32 	%r1479, %r1605, -4;
	setp.gt.s32	%p170, %r1479, 0;
	mov.u32 	%r1612, %r1611;
	@%p170 bra 	BB1_16;
	bra.uni 	BB1_314;

BB1_292:
	add.ftz.f32 	%f1967, %f67, %f2719;
	mul.ftz.f32 	%f2942, %f1967, 0f41000000;
	shr.u32 	%r1612, %r1484, 1;
	mov.u32 	%r1611, %r1486;
	bra.uni 	BB1_314;

BB1_23:
	cvt.u32.u16	%r1612, %rs1;
	add.ftz.f32 	%f2942, %f67, %f98;
	mov.u32 	%r1611, %r1486;
	bra.uni 	BB1_314;

BB1_312:
	mov.u32 	%r1612, %r1611;
	bra.uni 	BB1_314;

BB1_32:
	cvt.u32.u16	%r1612, %rs2;
	add.ftz.f32 	%f2942, %f67, %f105;
	bra.uni 	BB1_314;

BB1_44:
	min.f32 	%f2572, %f2730, %f2734;
	min.f32 	%f2571, %f2726, %f2572;
	cvt.u32.u16	%r1612, %rs3;
	add.ftz.f32 	%f2942, %f67, %f2571;
	bra.uni 	BB1_314;

BB1_56:
	min.f32 	%f2578, %f2739, %f2743;
	min.f32 	%f2577, %f2735, %f2578;
	cvt.u32.u16	%r1612, %rs4;
	add.ftz.f32 	%f2942, %f67, %f2577;
	bra.uni 	BB1_314;

BB1_68:
	min.f32 	%f2584, %f2748, %f2752;
	min.f32 	%f2583, %f2744, %f2584;
	cvt.u32.u16	%r1612, %rs5;
	add.ftz.f32 	%f2942, %f67, %f2583;
	bra.uni 	BB1_314;

BB1_80:
	min.f32 	%f2590, %f2757, %f2761;
	min.f32 	%f2589, %f2753, %f2590;
	cvt.u32.u16	%r1612, %rs6;
	add.ftz.f32 	%f2942, %f67, %f2589;
	bra.uni 	BB1_314;

BB1_92:
	min.f32 	%f2596, %f2766, %f2770;
	min.f32 	%f2595, %f2762, %f2596;
	cvt.u32.u16	%r1612, %rs7;
	add.ftz.f32 	%f2942, %f67, %f2595;
	bra.uni 	BB1_314;

BB1_104:
	min.f32 	%f2602, %f2775, %f2779;
	min.f32 	%f2601, %f2771, %f2602;
	cvt.u32.u16	%r1612, %rs8;
	add.ftz.f32 	%f2942, %f67, %f2601;
	bra.uni 	BB1_314;

BB1_116:
	min.f32 	%f2608, %f2784, %f2788;
	min.f32 	%f2607, %f2780, %f2608;
	cvt.u32.u16	%r1612, %rs9;
	add.ftz.f32 	%f2942, %f67, %f2607;
	bra.uni 	BB1_314;

BB1_128:
	min.f32 	%f2614, %f2793, %f2797;
	min.f32 	%f2613, %f2789, %f2614;
	cvt.u32.u16	%r1612, %rs10;
	add.ftz.f32 	%f2942, %f67, %f2613;
	bra.uni 	BB1_314;

BB1_140:
	min.f32 	%f2620, %f2802, %f2806;
	min.f32 	%f2619, %f2798, %f2620;
	cvt.u32.u16	%r1612, %rs11;
	add.ftz.f32 	%f2942, %f67, %f2619;
	bra.uni 	BB1_314;

BB1_152:
	min.f32 	%f2626, %f2811, %f2815;
	min.f32 	%f2625, %f2807, %f2626;
	cvt.u32.u16	%r1612, %rs12;
	add.ftz.f32 	%f2942, %f67, %f2625;
	bra.uni 	BB1_314;

BB1_164:
	min.f32 	%f2632, %f2820, %f2824;
	min.f32 	%f2631, %f2816, %f2632;
	cvt.u32.u16	%r1612, %rs13;
	add.ftz.f32 	%f2942, %f67, %f2631;
	bra.uni 	BB1_314;

BB1_176:
	min.f32 	%f2638, %f2829, %f2833;
	min.f32 	%f2637, %f2825, %f2638;
	cvt.u32.u16	%r1612, %rs14;
	add.ftz.f32 	%f2942, %f67, %f2637;
	bra.uni 	BB1_314;

BB1_188:
	min.f32 	%f2644, %f2838, %f2842;
	min.f32 	%f2643, %f2834, %f2644;
	cvt.u32.u16	%r1612, %rs15;
	add.ftz.f32 	%f2942, %f67, %f2643;
	bra.uni 	BB1_314;

BB1_200:
	min.f32 	%f2650, %f2847, %f2851;
	min.f32 	%f2649, %f2843, %f2650;
	cvt.u32.u16	%r1612, %rs16;
	add.ftz.f32 	%f2942, %f67, %f2649;
	bra.uni 	BB1_314;

BB1_212:
	min.f32 	%f2656, %f2856, %f2860;
	min.f32 	%f2655, %f2852, %f2656;
	cvt.u32.u16	%r1612, %rs17;
	add.ftz.f32 	%f2942, %f67, %f2655;
	bra.uni 	BB1_314;

BB1_224:
	min.f32 	%f2662, %f2865, %f2869;
	min.f32 	%f2661, %f2861, %f2662;
	cvt.u32.u16	%r1612, %rs18;
	add.ftz.f32 	%f2942, %f67, %f2661;
	bra.uni 	BB1_314;

BB1_236:
	min.f32 	%f2668, %f2874, %f2878;
	min.f32 	%f2667, %f2870, %f2668;
	cvt.u32.u16	%r1612, %rs19;
	add.ftz.f32 	%f2942, %f67, %f2667;
	bra.uni 	BB1_314;

BB1_248:
	min.f32 	%f2674, %f2883, %f2887;
	min.f32 	%f2673, %f2879, %f2674;
	cvt.u32.u16	%r1612, %rs20;
	add.ftz.f32 	%f2942, %f67, %f2673;
	bra.uni 	BB1_314;

BB1_260:
	min.f32 	%f2680, %f2892, %f2896;
	min.f32 	%f2679, %f2888, %f2680;
	cvt.u32.u16	%r1612, %rs21;
	add.ftz.f32 	%f2942, %f67, %f2679;
	bra.uni 	BB1_314;

BB1_272:
	min.f32 	%f2686, %f2901, %f2905;
	min.f32 	%f2685, %f2897, %f2686;
	cvt.u32.u16	%r1612, %rs22;
	add.ftz.f32 	%f2942, %f67, %f2685;
	bra.uni 	BB1_314;

BB1_284:
	min.f32 	%f2692, %f2910, %f2914;
	min.f32 	%f2691, %f2906, %f2692;
	cvt.u32.u16	%r1612, %rs23;
	add.ftz.f32 	%f2942, %f67, %f2691;
	bra.uni 	BB1_314;

BB1_291:
	selp.b32	%r1611, 2, %r1598, %p157;
	cvt.u32.u16	%r1612, %rs24;
	add.ftz.f32 	%f2942, %f67, %f743;

BB1_314:
	ld.const.f32 	%f821, [%rd1+108];
	setp.eq.s32	%p171, %r1612, 0;
	@%p171 bra 	BB1_585;

	mov.b32	%r1464, %envreg3;
	mov.u32 	%r1463, %ntid.x;
	mov.u32 	%r1462, %ctaid.x;
	mov.u32 	%r1461, %tid.x;
	mad.lo.s32 	%r1460, %r1462, %r1463, %r1464;
	add.s32 	%r1459, %r1460, %r1461;
	cvt.rn.f32.s32	%f2566, %r1459;
	bfe.u32 	%r978, %r1612, 8, 4;
	cvt.rn.f32.u32	%f1979, %r978;
	mov.u32 	%r1613, 0;
	bfe.u32 	%r979, %r1612, 4, 4;
	cvt.rn.f32.u32	%f1980, %r979;
	and.b32  	%r980, %r1612, 15;
	cvt.rn.f32.u32	%f1981, %r980;
	mul.ftz.f32 	%f825, %f1981, 0f3CADD6F3;
	mul.ftz.f32 	%f824, %f1980, 0f3CADD6F3;
	mul.ftz.f32 	%f823, %f1979, 0f3CADD6F3;
	ld.const.v4.f32 	{%f1982, %f1983, %f1984, %f1985}, [%rd1+-68];
	fma.rn.ftz.f32 	%f1989, %f2699, %f2942, %f1982;
	fma.rn.ftz.f32 	%f1990, %f2700, %f2942, %f1983;
	fma.rn.ftz.f32 	%f1991, %f2701, %f2942, %f1984;
	ld.const.u32 	%r981, [%rd1];
	mul.lo.s32 	%r261, %r981, 6;
	cvt.rzi.ftz.s32.f32	%r982, %f2566;
	and.b32  	%r983, %r982, 127;
	cvt.rzi.ftz.s32.f32	%r984, %f2;
	and.b32  	%r985, %r984, 127;
	shl.b32 	%r986, %r985, 7;
	add.s32 	%r987, %r986, %r983;
	shl.b32 	%r988, %r987, 3;
	mul.wide.s32 	%rd64, %r988, 4;
	add.s64 	%rd65, %rd5, %rd64;
	ld.global.u32 	%r262, [%rd65+786432];
	ld.global.u32 	%r263, [%rd65+262144];
	ld.global.u32 	%r264, [%rd65+786436];
	ld.global.u32 	%r265, [%rd65+262148];
	setp.gtu.ftz.f32	%p172, %f2699, 0f00000000;
	selp.f32	%f1992, 0fBF800000, 0f3F800000, %p172;
	setp.gtu.ftz.f32	%p173, %f2700, 0f00000000;
	selp.f32	%f1993, 0fBF800000, 0f3F800000, %p173;
	setp.gtu.ftz.f32	%p174, %f2701, 0f00000000;
	selp.f32	%f1994, 0fBF800000, 0f3F800000, %p174;
	setp.eq.s32	%p175, %r1611, 0;
	selp.f32	%f1995, 0f00000000, %f1993, %p175;
	selp.f32	%f1996, %f1992, 0f00000000, %p175;
	setp.lt.u32	%p176, %r1611, 2;
	selp.f32	%f833, 0f00000000, %f1994, %p176;
	selp.f32	%f835, %f1996, 0f00000000, %p176;
	selp.f32	%f832, %f1995, 0f00000000, %p176;
	abs.f32 	%f1997, %f832;
	setp.gtu.ftz.f32	%p177, %f1997, 0f3F7D70A4;
	selp.f32	%f1998, 0f00000000, 0f3F800000, %p177;
	mul.ftz.f32 	%f1999, %f833, %f1998;
	neg.ftz.f32 	%f834, %f1999;
	selp.f32	%f2000, 0f3F800000, 0f00000000, %p177;
	fma.rn.ftz.f32 	%f839, %f833, %f2000, 0f80000000;
	mul.ftz.f32 	%f2001, %f832, %f2000;
	neg.ftz.f32 	%f2002, %f2001;
	fma.rn.ftz.f32 	%f840, %f835, %f1998, %f2002;
	abs.f32 	%f841, %f834;
	fma.rn.ftz.f32 	%f848, %f833, 0f3DCCCCCD, %f1991;
	fma.rn.ftz.f32 	%f847, %f832, 0f3DCCCCCD, %f1990;
	fma.rn.ftz.f32 	%f846, %f835, 0f3DCCCCCD, %f1989;
	mov.f32 	%f2946, 0f00000000;
	setp.ltu.ftz.f32	%p178, %f846, 0f00000000;
	setp.ltu.ftz.f32	%p179, %f847, 0f00000000;
	or.pred  	%p180, %p178, %p179;
	setp.ltu.ftz.f32	%p181, %f848, 0f00000000;
	or.pred  	%p182, %p180, %p181;
	setp.gtu.ftz.f32	%p183, %f846, 0f44800000;
	or.pred  	%p184, %p182, %p183;
	setp.gtu.ftz.f32	%p185, %f847, 0f44800000;
	or.pred  	%p186, %p184, %p185;
	setp.gtu.ftz.f32	%p187, %f848, 0f44800000;
	or.pred  	%p1, %p186, %p187;
	mov.f32 	%f2003, 0f44800000;
	sub.ftz.f32 	%f849, %f2003, %f846;
	sub.ftz.f32 	%f850, %f2003, %f847;
	sub.ftz.f32 	%f851, %f2003, %f848;
	mul.ftz.f32 	%f852, %f839, %f839;
	fma.rn.ftz.f32 	%f2018, %f834, %f834, %f852;
	fma.rn.ftz.f32 	%f2019, %f840, %f840, %f2018;
	rsqrt.approx.ftz.f32 	%f2020, %f2019;
	mov.f32 	%f2947, %f2946;
	mov.f32 	%f2948, %f2946;

BB1_316:
	add.s32 	%r989, %r261, %r1613;
	xor.b32  	%r990, %r989, %r262;
	shl.b32 	%r991, %r990, 8;
	and.b32  	%r992, %r991, 65280;
	mul.wide.u32 	%rd66, %r992, 4;
	add.s64 	%rd67, %rd5, %rd66;
	ld.global.u32 	%r993, [%rd67];
	xor.b32  	%r994, %r263, %r993;
	cvt.rn.f32.s32	%f2008, %r994;
	add.ftz.f32 	%f2009, %f2008, 0f3F000000;
	mul.ftz.f32 	%f2010, %f2009, 0f3B800000;
	setp.ltu.ftz.f32	%p188, %f2010, 0f3F800000;
	add.ftz.f32 	%f2011, %f2010, 0fBF800000;
	selp.f32	%f860, %f2010, %f2011, %p188;
	xor.b32  	%r995, %r264, %r989;
	shl.b32 	%r996, %r995, 8;
	and.b32  	%r997, %r996, 65280;
	add.s32 	%r998, %r997, 1;
	mul.wide.u32 	%rd68, %r998, 4;
	add.s64 	%rd69, %rd5, %rd68;
	ld.global.u32 	%r999, [%rd69];
	xor.b32  	%r1000, %r265, %r999;
	cvt.rn.f32.s32	%f2012, %r1000;
	add.ftz.f32 	%f2013, %f2012, 0f3F000000;
	mul.ftz.f32 	%f2014, %f2013, 0f3B800000;
	setp.ltu.ftz.f32	%p189, %f2014, 0f3F800000;
	add.ftz.f32 	%f2015, %f2014, 0fBF800000;
	selp.f32	%f861, %f2014, %f2015, %p189;
	setp.neu.ftz.f32	%p190, %f841, 0f00000000;
	@%p190 bra 	BB1_319;

	abs.f32 	%f2016, %f839;
	setp.neu.ftz.f32	%p191, %f2016, 0f00000000;
	@%p191 bra 	BB1_319;

	abs.f32 	%f2017, %f840;
	setp.equ.ftz.f32	%p192, %f2017, 0f00000000;
	mov.f32 	%f2949, %f834;
	mov.f32 	%f2950, %f839;
	mov.f32 	%f2951, %f840;
	@%p192 bra 	BB1_320;

BB1_319:
	mul.ftz.f32 	%f2951, %f840, %f2020;
	mul.ftz.f32 	%f2950, %f839, %f2020;
	mul.ftz.f32 	%f2949, %f834, %f2020;

BB1_320:
	mul.ftz.f32 	%f2021, %f832, %f2951;
	neg.ftz.f32 	%f2022, %f2021;
	mul.ftz.f32 	%f2023, %f833, %f2949;
	neg.ftz.f32 	%f2024, %f2023;
	mul.ftz.f32 	%f2025, %f835, %f2950;
	neg.ftz.f32 	%f2026, %f2025;
	fma.rn.ftz.f32 	%f2027, %f2950, %f833, %f2022;
	fma.rn.ftz.f32 	%f2028, %f2949, %f832, %f2026;
	fma.rn.ftz.f32 	%f2029, %f2951, %f835, %f2024;
	mov.f32 	%f874, 0f3F800000;
	sub.ftz.f32 	%f2030, %f874, %f861;
	sqrt.approx.f32 	%f2031, %f2030;
	mul.ftz.f32 	%f2032, %f860, 0f40C90FDB;
	sin.approx.ftz.f32 	%f2033, %f2032;
	cos.approx.ftz.f32 	%f2034, %f2032;
	mul.ftz.f32 	%f2035, %f2031, %f2034;
	mul.ftz.f32 	%f2036, %f2031, %f2033;
	mul.ftz.f32 	%f2037, %f2029, %f2036;
	mul.ftz.f32 	%f2038, %f2028, %f2036;
	mul.ftz.f32 	%f2039, %f2027, %f2036;
	fma.rn.ftz.f32 	%f2040, %f2035, %f2949, %f2039;
	fma.rn.ftz.f32 	%f2041, %f2035, %f2951, %f2038;
	fma.rn.ftz.f32 	%f2042, %f2035, %f2950, %f2037;
	sqrt.approx.f32 	%f2043, %f861;
	fma.rn.ftz.f32 	%f2953, %f2043, %f832, %f2042;
	fma.rn.ftz.f32 	%f2957, %f2043, %f833, %f2041;
	fma.rn.ftz.f32 	%f875, %f2043, %f835, %f2040;
	abs.f32 	%f2044, %f875;
	setp.geu.ftz.f32	%p193, %f2044, 0f322BCC77;
	mov.f32 	%f898, %f875;
	@%p193 bra 	BB1_322;

	setp.ltu.ftz.f32	%p194, %f875, 0f00000000;
	selp.f32	%f898, 0fB22BCC77, 0f322BCC77, %p194;

BB1_322:
	abs.f32 	%f2045, %f2953;
	setp.geu.ftz.f32	%p195, %f2045, 0f322BCC77;
	@%p195 bra 	BB1_323;

	setp.ltu.ftz.f32	%p196, %f2953, 0f00000000;
	selp.f32	%f899, 0fB22BCC77, 0f322BCC77, %p196;
	bra.uni 	BB1_325;

BB1_323:
	mov.f32 	%f899, %f2953;

BB1_325:
	abs.f32 	%f2046, %f2957;
	setp.geu.ftz.f32	%p197, %f2046, 0f322BCC77;
	@%p197 bra 	BB1_326;

	setp.ltu.ftz.f32	%p198, %f2957, 0f00000000;
	selp.f32	%f900, 0fB22BCC77, 0f322BCC77, %p198;
	bra.uni 	BB1_328;

BB1_326:
	mov.f32 	%f900, %f2957;

BB1_328:
	mov.u32 	%r1623, 0;
	rcp.approx.ftz.f32 	%f905, %f898;
	rcp.approx.ftz.f32 	%f906, %f899;
	rcp.approx.ftz.f32 	%f907, %f900;
	setp.gtu.ftz.f32	%p199, %f898, 0f00000000;
	selp.b32	%r1002, 34, 4, %p199;
	setp.gtu.ftz.f32	%p200, %f899, 0f00000000;
	selp.b32	%r1003, 10752, 3072, %p200;
	add.s32 	%r1004, %r1002, %r1003;
	setp.gtu.ftz.f32	%p201, %f900, 0f00000000;
	selp.b32	%r1005, 3276800, 1310720, %p201;
	add.s32 	%r268, %r1004, %r1005;
	and.b32  	%r269, %r268, 2;
	shl.b32 	%r1006, %r269, 20;
	add.s32 	%r270, %r1006, -1048576;
	shr.u32 	%r1007, %r268, 8;
	and.b32  	%r271, %r1007, 2;
	shl.b32 	%r1008, %r271, 10;
	add.s32 	%r272, %r1008, -1024;
	bfe.u32 	%r1009, %r268, 16, 2;
	add.s32 	%r273, %r1009, -1;
	mov.f32 	%f914, %f846;
	mov.f32 	%f915, %f847;
	mov.f32 	%f916, %f848;
	@!%p1 bra 	BB1_331;
	bra.uni 	BB1_329;

BB1_329:
	mul.ftz.f32 	%f2047, %f846, %f905;
	neg.ftz.f32 	%f2048, %f2047;
	mul.ftz.f32 	%f2049, %f849, %f905;
	min.f32 	%f2050, %f2048, %f2049;
	max.f32 	%f2051, %f2048, %f2049;
	mul.ftz.f32 	%f2052, %f847, %f906;
	neg.ftz.f32 	%f2053, %f2052;
	mul.ftz.f32 	%f2054, %f850, %f906;
	min.f32 	%f2055, %f2053, %f2054;
	max.f32 	%f2056, %f2050, %f2055;
	max.f32 	%f2057, %f2053, %f2054;
	min.f32 	%f2058, %f2051, %f2057;
	mul.ftz.f32 	%f2059, %f848, %f907;
	neg.ftz.f32 	%f2060, %f2059;
	mul.ftz.f32 	%f2061, %f851, %f907;
	min.f32 	%f2062, %f2060, %f2061;
	max.f32 	%f909, %f2056, %f2062;
	max.f32 	%f2063, %f2060, %f2061;
	min.f32 	%f2064, %f2058, %f2063;
	setp.geu.ftz.f32	%p202, %f2064, %f909;
	setp.gtu.ftz.f32	%p203, %f2064, 0f00000000;
	and.pred  	%p204, %p202, %p203;
	mov.u32 	%r1749, 0;
	@!%p204 bra 	BB1_563;
	bra.uni 	BB1_330;

BB1_330:
	fma.rn.ftz.f32 	%f914, %f898, %f909, %f846;
	fma.rn.ftz.f32 	%f916, %f900, %f909, %f848;
	fma.rn.ftz.f32 	%f915, %f899, %f909, %f847;
	setp.ltu.ftz.f32	%p205, %f915, 0f3C23D70A;
	sub.ftz.f32 	%f2066, %f2003, 0f3F8147AE;
	setp.gtu.ftz.f32	%p206, %f915, %f2066;
	or.pred  	%p207, %p205, %p206;
	selp.u32	%r1011, 1, 0, %p207;
	setp.ltu.ftz.f32	%p208, %f916, 0f3C23D70A;
	setp.gtu.ftz.f32	%p209, %f916, %f2066;
	or.pred  	%p210, %p208, %p209;
	selp.b32	%r1623, 2, %r1011, %p210;

BB1_331:
	cvt.rzi.ftz.u32.f32	%r1013, %f914;
	shr.u32 	%r1014, %r1013, 5;
	mov.u32 	%r1015, 31;
	min.u32 	%r1016, %r1014, %r1015;
	shl.b32 	%r1017, %r1016, 20;
	cvt.rzi.ftz.u32.f32	%r1018, %f915;
	shr.u32 	%r1019, %r1018, 5;
	min.u32 	%r1020, %r1019, %r1015;
	shl.b32 	%r1021, %r1020, 10;
	add.s32 	%r1022, %r1021, %r1017;
	cvt.rzi.ftz.u32.f32	%r1023, %f916;
	shr.u32 	%r1024, %r1023, 5;
	min.u32 	%r1025, %r1024, %r1015;
	add.s32 	%r283, %r1022, %r1025;
	shr.u32 	%r1026, %r283, 20;
	bfe.u32 	%r277, %r268, 5, 1;
	add.s32 	%r1027, %r1026, %r277;
	bfe.u32 	%r1028, %r283, 10, 5;
	bfe.u32 	%r278, %r268, 13, 1;
	add.s32 	%r1029, %r1028, %r278;
	and.b32  	%r1030, %r283, 31;
	shr.u32 	%r279, %r268, 21;
	add.s32 	%r1031, %r1030, %r279;
	cvt.rn.f32.u32	%f2068, %r1031;
	cvt.rn.f32.u32	%f2069, %r1029;
	cvt.rn.f32.u32	%f2070, %r1027;
	neg.ftz.f32 	%f920, %f916;
	neg.ftz.f32 	%f919, %f915;
	neg.ftz.f32 	%f918, %f914;
	fma.rn.ftz.f32 	%f2071, %f918, 0f3D000000, %f2070;
	fma.rn.ftz.f32 	%f2072, %f919, 0f3D000000, %f2069;
	fma.rn.ftz.f32 	%f2073, %f920, 0f3D000000, %f2068;
	mul.ftz.f32 	%f932, %f907, %f2073;
	mul.ftz.f32 	%f931, %f906, %f2072;
	mul.ftz.f32 	%f930, %f905, %f2071;
	add.s32 	%r1032, %r269, -1;
	add.s32 	%r1033, %r271, -1;
	cvt.rn.f32.s32	%f2075, %r273;
	cvt.rn.f32.s32	%f2076, %r1033;
	cvt.rn.f32.s32	%f2077, %r1032;
	mov.f32 	%f2964, 0f00000000;
	shl.b32 	%r1034, %r1030, 5;
	and.b32  	%r1035, %r283, 31744;
	add.s32 	%r1036, %r1026, %r1035;
	add.s32 	%r1617, %r1036, %r1034;
	mul.ftz.f32 	%f926, %f905, %f2077;
	mul.ftz.f32 	%f927, %f906, %f2076;
	mul.ftz.f32 	%f928, %f907, %f2075;
	mov.u32 	%r1616, 6;

BB1_332:
	cvt.u64.u32	%rd70, %r1617;
	add.s64 	%rd71, %rd6, %rd70;
	ld.global.u8 	%rs50, [%rd71];
	setp.eq.s16	%p211, %rs50, 0;
	@%p211 bra 	BB1_333;
	bra.uni 	BB1_334;

BB1_333:
	mov.u32 	%r1742, %r1616;
	bra.uni 	BB1_555;

BB1_334:
	mov.f32 	%f2086, 0f40800000;
	mul.rn.f32 	%f2968, %f2964, %f2086;
	mov.u32 	%r1742, 0;
	mul.ftz.f32 	%f2087, %f900, %f2968;
	mul.ftz.f32 	%f2088, %f899, %f2968;
	mul.ftz.f32 	%f2089, %f898, %f2968;
	fma.rn.ftz.f32 	%f2078, %f914, 0f3E000000, %f2089;
	// inline asm
	cvt.rzi.u32.f32 	%r1037, %f2078;
	// inline asm
	fma.rn.ftz.f32 	%f2079, %f915, 0f3E000000, %f2088;
	// inline asm
	cvt.rzi.u32.f32 	%r1038, %f2079;
	// inline asm
	fma.rn.ftz.f32 	%f2080, %f916, 0f3E000000, %f2087;
	// inline asm
	cvt.rzi.u32.f32 	%r1039, %f2080;
	// inline asm
	shr.u32 	%r1046, %r283, 18;
	add.s32 	%r1047, %r1046, 3;
	max.u32 	%r1048, %r1037, %r1046;
	min.u32 	%r1049, %r1048, %r1047;
	shl.b32 	%r1050, %r1049, 20;
	bfe.u32 	%r1051, %r283, 8, 10;
	add.s32 	%r1052, %r1051, 3;
	max.u32 	%r1053, %r1038, %r1051;
	min.u32 	%r1054, %r1053, %r1052;
	shl.b32 	%r1055, %r1054, 10;
	add.s32 	%r1056, %r1055, %r1050;
	shl.b32 	%r1057, %r283, 2;
	and.b32  	%r1058, %r1057, 1020;
	add.s32 	%r1059, %r1058, 3;
	max.u32 	%r1060, %r1039, %r1058;
	min.u32 	%r1061, %r1060, %r1059;
	add.s32 	%r285, %r1056, %r1061;
	shr.u32 	%r1062, %r285, 20;
	add.s32 	%r1041, %r1062, %r277;
	bfe.u32 	%r1063, %r285, 10, 7;
	add.s32 	%r1042, %r1063, %r278;
	and.b32  	%r1064, %r285, 127;
	add.s32 	%r1043, %r1064, %r279;
	// inline asm
	cvt.rn.f32.u32 	%f2082, %r1041;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2083, %r1042;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2084, %r1043;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2085, %r1742;
	// inline asm
	tex.3d.v4.s32.s32	{%r1621, %r287, %r288, %r289}, [renderNoTAA_param_2, samp$19, {%r1062, %r1064, %r1063, %r1063}];
	add.s32 	%r292, %r1616, -1;
	setp.eq.s32	%p212, %r292, 0;
	@%p212 bra 	BB1_555;

	fma.rn.ftz.f32 	%f2091, %f920, 0f3E000000, %f2084;
	fma.rn.ftz.f32 	%f2092, %f919, 0f3E000000, %f2083;
	fma.rn.ftz.f32 	%f2093, %f918, 0f3E000000, %f2082;
	mul.ftz.f32 	%f944, %f905, %f2093;
	mul.ftz.f32 	%f945, %f906, %f2092;
	mul.ftz.f32 	%f946, %f907, %f2091;
	mov.u32 	%r294, %r285;

BB1_336:
	setp.eq.s32	%p213, %r1621, 0;
	@%p213 bra 	BB1_546;

	and.b32  	%r1065, %r1621, 1;
	setp.eq.b32	%p214, %r1065, 1;
	@!%p214 bra 	BB1_545;
	bra.uni 	BB1_338;

BB1_338:
	mov.u32 	%r1625, 0;
	mov.f32 	%f2102, 0f41000000;
	mul.rn.f32 	%f2103, %f2968, %f2102;
	fma.rn.ftz.f32 	%f2094, %f898, %f2103, %f914;
	// inline asm
	cvt.rzi.u32.f32 	%r1066, %f2094;
	// inline asm
	fma.rn.ftz.f32 	%f2095, %f899, %f2103, %f915;
	// inline asm
	cvt.rzi.u32.f32 	%r1067, %f2095;
	// inline asm
	fma.rn.ftz.f32 	%f2096, %f900, %f2103, %f916;
	// inline asm
	cvt.rzi.u32.f32 	%r1068, %f2096;
	// inline asm
	shr.u32 	%r1074, %r294, 17;
	add.s32 	%r1075, %r1074, 7;
	max.u32 	%r1076, %r1066, %r1074;
	min.u32 	%r1077, %r1076, %r1075;
	shl.b32 	%r1078, %r1077, 20;
	bfe.u32 	%r1079, %r294, 7, 10;
	add.s32 	%r1080, %r1079, 7;
	max.u32 	%r1081, %r1067, %r1079;
	min.u32 	%r1082, %r1081, %r1080;
	shl.b32 	%r1083, %r1082, 10;
	add.s32 	%r1084, %r1083, %r1078;
	shl.b32 	%r1085, %r294, 3;
	and.b32  	%r1086, %r1085, 1016;
	add.s32 	%r1087, %r1086, 7;
	max.u32 	%r1088, %r1068, %r1086;
	min.u32 	%r1089, %r1088, %r1087;
	add.s32 	%r1090, %r1084, %r1089;
	shr.u32 	%r1091, %r1090, 20;
	add.s32 	%r1070, %r1091, %r277;
	bfe.u32 	%r1092, %r1090, 10, 10;
	add.s32 	%r1071, %r1092, %r278;
	and.b32  	%r1093, %r1090, 1023;
	add.s32 	%r1072, %r1093, %r279;
	// inline asm
	cvt.rn.f32.u32 	%f2100, %r1072;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2099, %r1071;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2098, %r1070;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f2101, %r1625;
	// inline asm
	sub.ftz.f32 	%f2104, %f2098, %f914;
	sub.ftz.f32 	%f2105, %f2099, %f915;
	sub.ftz.f32 	%f2106, %f2100, %f916;
	mul.ftz.f32 	%f978, %f907, %f2106;
	mul.ftz.f32 	%f977, %f906, %f2105;
	mul.ftz.f32 	%f976, %f905, %f2104;
	and.b32  	%r1624, %r1090, 7347207;
	shl.b32 	%r1094, %r1621, 8;
	add.s32 	%r297, %r1094, -256;
	shr.u32 	%r1095, %r1624, 20;
	add.s32 	%r1096, %r1095, %r297;
	shr.u32 	%r1097, %r1090, 7;
	and.b32  	%r1098, %r1097, 56;
	add.s32 	%r1099, %r1096, %r1098;
	and.b32  	%r1100, %r1090, 7;
	shl.b32 	%r1101, %r1100, 6;
	add.s32 	%r1102, %r1099, %r1101;
	mul.wide.u32 	%rd73, %r1102, 2;
	add.s64 	%rd74, %rd7, %rd73;
	ld.global.u16 	%rs25, [%rd74];
	setp.eq.s16	%p215, %rs25, 0;
	@%p215 bra 	BB1_340;
	bra.uni 	BB1_339;

BB1_340:
	min.f32 	%f2108, %f977, %f978;
	min.f32 	%f953, %f976, %f2108;
	setp.neu.ftz.f32	%p216, %f953, %f976;
	@%p216 bra 	BB1_342;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_342:
	setp.neu.ftz.f32	%p217, %f953, %f977;
	@%p217 bra 	BB1_344;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1625, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_344:
	setp.neu.ftz.f32	%p218, %f953, %f978;
	@%p218 bra 	BB1_346;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1625, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_346:
	and.b32  	%r1106, %r1624, 1066394616;
	setp.ne.s32	%p219, %r1106, 0;
	@%p219 bra 	BB1_546;

	shr.u32 	%r1107, %r1624, 20;
	add.s32 	%r1108, %r1107, %r297;
	shr.u32 	%r1109, %r1624, 7;
	and.b32  	%r1110, %r1109, 56;
	add.s32 	%r1111, %r1108, %r1110;
	and.b32  	%r1112, %r1624, 7;
	shl.b32 	%r1113, %r1112, 6;
	add.s32 	%r1114, %r1111, %r1113;
	mul.wide.u32 	%rd75, %r1114, 2;
	add.s64 	%rd76, %rd7, %rd75;
	ld.global.u16 	%rs26, [%rd76];
	setp.eq.s16	%p220, %rs26, 0;
	@%p220 bra 	BB1_349;
	bra.uni 	BB1_348;

BB1_349:
	min.f32 	%f2109, %f977, %f978;
	min.f32 	%f981, %f976, %f2109;
	setp.neu.ftz.f32	%p221, %f981, %f976;
	@%p221 bra 	BB1_351;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_351:
	mov.u32 	%r1632, 0;
	setp.neu.ftz.f32	%p222, %f981, %f977;
	@%p222 bra 	BB1_353;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1632, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_353:
	setp.neu.ftz.f32	%p223, %f981, %f978;
	@%p223 bra 	BB1_355;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1632, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_355:
	and.b32  	%r1118, %r1624, 1066394616;
	setp.ne.s32	%p224, %r1118, 0;
	@%p224 bra 	BB1_546;

	shr.u32 	%r1119, %r1624, 20;
	add.s32 	%r1120, %r1119, %r297;
	shr.u32 	%r1121, %r1624, 7;
	and.b32  	%r1122, %r1121, 56;
	add.s32 	%r1123, %r1120, %r1122;
	and.b32  	%r1124, %r1624, 7;
	shl.b32 	%r1125, %r1124, 6;
	add.s32 	%r1126, %r1123, %r1125;
	mul.wide.u32 	%rd77, %r1126, 2;
	add.s64 	%rd78, %rd7, %rd77;
	ld.global.u16 	%rs27, [%rd78];
	setp.eq.s16	%p225, %rs27, 0;
	@%p225 bra 	BB1_358;
	bra.uni 	BB1_357;

BB1_358:
	min.f32 	%f2110, %f977, %f978;
	min.f32 	%f1009, %f976, %f2110;
	setp.neu.ftz.f32	%p226, %f1009, %f976;
	@%p226 bra 	BB1_360;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_360:
	mov.u32 	%r1637, 0;
	setp.neu.ftz.f32	%p227, %f1009, %f977;
	@%p227 bra 	BB1_362;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1637, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_362:
	setp.neu.ftz.f32	%p228, %f1009, %f978;
	@%p228 bra 	BB1_364;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1637, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_364:
	and.b32  	%r1130, %r1624, 1066394616;
	setp.ne.s32	%p229, %r1130, 0;
	@%p229 bra 	BB1_546;

	shr.u32 	%r1131, %r1624, 20;
	add.s32 	%r1132, %r1131, %r297;
	shr.u32 	%r1133, %r1624, 7;
	and.b32  	%r1134, %r1133, 56;
	add.s32 	%r1135, %r1132, %r1134;
	and.b32  	%r1136, %r1624, 7;
	shl.b32 	%r1137, %r1136, 6;
	add.s32 	%r1138, %r1135, %r1137;
	mul.wide.u32 	%rd79, %r1138, 2;
	add.s64 	%rd80, %rd7, %rd79;
	ld.global.u16 	%rs28, [%rd80];
	setp.eq.s16	%p230, %rs28, 0;
	@%p230 bra 	BB1_367;
	bra.uni 	BB1_366;

BB1_367:
	min.f32 	%f2111, %f977, %f978;
	min.f32 	%f1037, %f976, %f2111;
	setp.neu.ftz.f32	%p231, %f1037, %f976;
	@%p231 bra 	BB1_369;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_369:
	mov.u32 	%r1642, 0;
	setp.neu.ftz.f32	%p232, %f1037, %f977;
	@%p232 bra 	BB1_371;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1642, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_371:
	setp.neu.ftz.f32	%p233, %f1037, %f978;
	@%p233 bra 	BB1_373;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1642, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_373:
	and.b32  	%r1142, %r1624, 1066394616;
	setp.ne.s32	%p234, %r1142, 0;
	@%p234 bra 	BB1_546;

	shr.u32 	%r1143, %r1624, 20;
	add.s32 	%r1144, %r1143, %r297;
	shr.u32 	%r1145, %r1624, 7;
	and.b32  	%r1146, %r1145, 56;
	add.s32 	%r1147, %r1144, %r1146;
	and.b32  	%r1148, %r1624, 7;
	shl.b32 	%r1149, %r1148, 6;
	add.s32 	%r1150, %r1147, %r1149;
	mul.wide.u32 	%rd81, %r1150, 2;
	add.s64 	%rd82, %rd7, %rd81;
	ld.global.u16 	%rs29, [%rd82];
	setp.eq.s16	%p235, %rs29, 0;
	@%p235 bra 	BB1_376;
	bra.uni 	BB1_375;

BB1_376:
	min.f32 	%f2112, %f977, %f978;
	min.f32 	%f1065, %f976, %f2112;
	setp.neu.ftz.f32	%p236, %f1065, %f976;
	@%p236 bra 	BB1_378;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_378:
	mov.u32 	%r1647, 0;
	setp.neu.ftz.f32	%p237, %f1065, %f977;
	@%p237 bra 	BB1_380;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1647, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_380:
	setp.neu.ftz.f32	%p238, %f1065, %f978;
	@%p238 bra 	BB1_382;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1647, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_382:
	and.b32  	%r1154, %r1624, 1066394616;
	setp.ne.s32	%p239, %r1154, 0;
	@%p239 bra 	BB1_546;

	shr.u32 	%r1155, %r1624, 20;
	add.s32 	%r1156, %r1155, %r297;
	shr.u32 	%r1157, %r1624, 7;
	and.b32  	%r1158, %r1157, 56;
	add.s32 	%r1159, %r1156, %r1158;
	and.b32  	%r1160, %r1624, 7;
	shl.b32 	%r1161, %r1160, 6;
	add.s32 	%r1162, %r1159, %r1161;
	mul.wide.u32 	%rd83, %r1162, 2;
	add.s64 	%rd84, %rd7, %rd83;
	ld.global.u16 	%rs30, [%rd84];
	setp.eq.s16	%p240, %rs30, 0;
	@%p240 bra 	BB1_385;
	bra.uni 	BB1_384;

BB1_385:
	min.f32 	%f2113, %f977, %f978;
	min.f32 	%f1093, %f976, %f2113;
	setp.neu.ftz.f32	%p241, %f1093, %f976;
	@%p241 bra 	BB1_387;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_387:
	mov.u32 	%r1652, 0;
	setp.neu.ftz.f32	%p242, %f1093, %f977;
	@%p242 bra 	BB1_389;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1652, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_389:
	setp.neu.ftz.f32	%p243, %f1093, %f978;
	@%p243 bra 	BB1_391;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1652, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_391:
	and.b32  	%r1166, %r1624, 1066394616;
	setp.ne.s32	%p244, %r1166, 0;
	@%p244 bra 	BB1_546;

	shr.u32 	%r1167, %r1624, 20;
	add.s32 	%r1168, %r1167, %r297;
	shr.u32 	%r1169, %r1624, 7;
	and.b32  	%r1170, %r1169, 56;
	add.s32 	%r1171, %r1168, %r1170;
	and.b32  	%r1172, %r1624, 7;
	shl.b32 	%r1173, %r1172, 6;
	add.s32 	%r1174, %r1171, %r1173;
	mul.wide.u32 	%rd85, %r1174, 2;
	add.s64 	%rd86, %rd7, %rd85;
	ld.global.u16 	%rs31, [%rd86];
	setp.eq.s16	%p245, %rs31, 0;
	@%p245 bra 	BB1_394;
	bra.uni 	BB1_393;

BB1_394:
	min.f32 	%f2114, %f977, %f978;
	min.f32 	%f1121, %f976, %f2114;
	setp.neu.ftz.f32	%p246, %f1121, %f976;
	@%p246 bra 	BB1_396;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_396:
	mov.u32 	%r1657, 0;
	setp.neu.ftz.f32	%p247, %f1121, %f977;
	@%p247 bra 	BB1_398;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1657, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_398:
	setp.neu.ftz.f32	%p248, %f1121, %f978;
	@%p248 bra 	BB1_400;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1657, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_400:
	and.b32  	%r1178, %r1624, 1066394616;
	setp.ne.s32	%p249, %r1178, 0;
	@%p249 bra 	BB1_546;

	shr.u32 	%r1179, %r1624, 20;
	add.s32 	%r1180, %r1179, %r297;
	shr.u32 	%r1181, %r1624, 7;
	and.b32  	%r1182, %r1181, 56;
	add.s32 	%r1183, %r1180, %r1182;
	and.b32  	%r1184, %r1624, 7;
	shl.b32 	%r1185, %r1184, 6;
	add.s32 	%r1186, %r1183, %r1185;
	mul.wide.u32 	%rd87, %r1186, 2;
	add.s64 	%rd88, %rd7, %rd87;
	ld.global.u16 	%rs32, [%rd88];
	setp.eq.s16	%p250, %rs32, 0;
	@%p250 bra 	BB1_403;
	bra.uni 	BB1_402;

BB1_403:
	min.f32 	%f2115, %f977, %f978;
	min.f32 	%f1149, %f976, %f2115;
	setp.neu.ftz.f32	%p251, %f1149, %f976;
	@%p251 bra 	BB1_405;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_405:
	mov.u32 	%r1662, 0;
	setp.neu.ftz.f32	%p252, %f1149, %f977;
	@%p252 bra 	BB1_407;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1662, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_407:
	setp.neu.ftz.f32	%p253, %f1149, %f978;
	@%p253 bra 	BB1_409;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1662, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_409:
	and.b32  	%r1190, %r1624, 1066394616;
	setp.ne.s32	%p254, %r1190, 0;
	@%p254 bra 	BB1_546;

	shr.u32 	%r1191, %r1624, 20;
	add.s32 	%r1192, %r1191, %r297;
	shr.u32 	%r1193, %r1624, 7;
	and.b32  	%r1194, %r1193, 56;
	add.s32 	%r1195, %r1192, %r1194;
	and.b32  	%r1196, %r1624, 7;
	shl.b32 	%r1197, %r1196, 6;
	add.s32 	%r1198, %r1195, %r1197;
	mul.wide.u32 	%rd89, %r1198, 2;
	add.s64 	%rd90, %rd7, %rd89;
	ld.global.u16 	%rs33, [%rd90];
	setp.eq.s16	%p255, %rs33, 0;
	@%p255 bra 	BB1_412;
	bra.uni 	BB1_411;

BB1_412:
	min.f32 	%f2116, %f977, %f978;
	min.f32 	%f1177, %f976, %f2116;
	setp.neu.ftz.f32	%p256, %f1177, %f976;
	@%p256 bra 	BB1_414;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_414:
	mov.u32 	%r1667, 0;
	setp.neu.ftz.f32	%p257, %f1177, %f977;
	@%p257 bra 	BB1_416;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1667, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_416:
	setp.neu.ftz.f32	%p258, %f1177, %f978;
	@%p258 bra 	BB1_418;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1667, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_418:
	and.b32  	%r1202, %r1624, 1066394616;
	setp.ne.s32	%p259, %r1202, 0;
	@%p259 bra 	BB1_546;

	shr.u32 	%r1203, %r1624, 20;
	add.s32 	%r1204, %r1203, %r297;
	shr.u32 	%r1205, %r1624, 7;
	and.b32  	%r1206, %r1205, 56;
	add.s32 	%r1207, %r1204, %r1206;
	and.b32  	%r1208, %r1624, 7;
	shl.b32 	%r1209, %r1208, 6;
	add.s32 	%r1210, %r1207, %r1209;
	mul.wide.u32 	%rd91, %r1210, 2;
	add.s64 	%rd92, %rd7, %rd91;
	ld.global.u16 	%rs34, [%rd92];
	setp.eq.s16	%p260, %rs34, 0;
	@%p260 bra 	BB1_421;
	bra.uni 	BB1_420;

BB1_421:
	min.f32 	%f2117, %f977, %f978;
	min.f32 	%f1205, %f976, %f2117;
	setp.neu.ftz.f32	%p261, %f1205, %f976;
	@%p261 bra 	BB1_423;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_423:
	mov.u32 	%r1672, 0;
	setp.neu.ftz.f32	%p262, %f1205, %f977;
	@%p262 bra 	BB1_425;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1672, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_425:
	setp.neu.ftz.f32	%p263, %f1205, %f978;
	@%p263 bra 	BB1_427;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1672, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_427:
	and.b32  	%r1214, %r1624, 1066394616;
	setp.ne.s32	%p264, %r1214, 0;
	@%p264 bra 	BB1_546;

	shr.u32 	%r1215, %r1624, 20;
	add.s32 	%r1216, %r1215, %r297;
	shr.u32 	%r1217, %r1624, 7;
	and.b32  	%r1218, %r1217, 56;
	add.s32 	%r1219, %r1216, %r1218;
	and.b32  	%r1220, %r1624, 7;
	shl.b32 	%r1221, %r1220, 6;
	add.s32 	%r1222, %r1219, %r1221;
	mul.wide.u32 	%rd93, %r1222, 2;
	add.s64 	%rd94, %rd7, %rd93;
	ld.global.u16 	%rs35, [%rd94];
	setp.eq.s16	%p265, %rs35, 0;
	@%p265 bra 	BB1_430;
	bra.uni 	BB1_429;

BB1_430:
	min.f32 	%f2118, %f977, %f978;
	min.f32 	%f1233, %f976, %f2118;
	setp.neu.ftz.f32	%p266, %f1233, %f976;
	@%p266 bra 	BB1_432;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_432:
	mov.u32 	%r1677, 0;
	setp.neu.ftz.f32	%p267, %f1233, %f977;
	@%p267 bra 	BB1_434;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1677, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_434:
	setp.neu.ftz.f32	%p268, %f1233, %f978;
	@%p268 bra 	BB1_436;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1677, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_436:
	and.b32  	%r1226, %r1624, 1066394616;
	setp.ne.s32	%p269, %r1226, 0;
	@%p269 bra 	BB1_546;

	shr.u32 	%r1227, %r1624, 20;
	add.s32 	%r1228, %r1227, %r297;
	shr.u32 	%r1229, %r1624, 7;
	and.b32  	%r1230, %r1229, 56;
	add.s32 	%r1231, %r1228, %r1230;
	and.b32  	%r1232, %r1624, 7;
	shl.b32 	%r1233, %r1232, 6;
	add.s32 	%r1234, %r1231, %r1233;
	mul.wide.u32 	%rd95, %r1234, 2;
	add.s64 	%rd96, %rd7, %rd95;
	ld.global.u16 	%rs36, [%rd96];
	setp.eq.s16	%p270, %rs36, 0;
	@%p270 bra 	BB1_439;
	bra.uni 	BB1_438;

BB1_439:
	min.f32 	%f2119, %f977, %f978;
	min.f32 	%f1261, %f976, %f2119;
	setp.neu.ftz.f32	%p271, %f1261, %f976;
	@%p271 bra 	BB1_441;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_441:
	mov.u32 	%r1682, 0;
	setp.neu.ftz.f32	%p272, %f1261, %f977;
	@%p272 bra 	BB1_443;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1682, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_443:
	setp.neu.ftz.f32	%p273, %f1261, %f978;
	@%p273 bra 	BB1_445;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1682, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_445:
	and.b32  	%r1238, %r1624, 1066394616;
	setp.ne.s32	%p274, %r1238, 0;
	@%p274 bra 	BB1_546;

	shr.u32 	%r1239, %r1624, 20;
	add.s32 	%r1240, %r1239, %r297;
	shr.u32 	%r1241, %r1624, 7;
	and.b32  	%r1242, %r1241, 56;
	add.s32 	%r1243, %r1240, %r1242;
	and.b32  	%r1244, %r1624, 7;
	shl.b32 	%r1245, %r1244, 6;
	add.s32 	%r1246, %r1243, %r1245;
	mul.wide.u32 	%rd97, %r1246, 2;
	add.s64 	%rd98, %rd7, %rd97;
	ld.global.u16 	%rs37, [%rd98];
	setp.eq.s16	%p275, %rs37, 0;
	@%p275 bra 	BB1_448;
	bra.uni 	BB1_447;

BB1_448:
	min.f32 	%f2120, %f977, %f978;
	min.f32 	%f1289, %f976, %f2120;
	setp.neu.ftz.f32	%p276, %f1289, %f976;
	@%p276 bra 	BB1_450;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_450:
	mov.u32 	%r1687, 0;
	setp.neu.ftz.f32	%p277, %f1289, %f977;
	@%p277 bra 	BB1_452;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1687, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_452:
	setp.neu.ftz.f32	%p278, %f1289, %f978;
	@%p278 bra 	BB1_454;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1687, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_454:
	and.b32  	%r1250, %r1624, 1066394616;
	setp.ne.s32	%p279, %r1250, 0;
	@%p279 bra 	BB1_546;

	shr.u32 	%r1251, %r1624, 20;
	add.s32 	%r1252, %r1251, %r297;
	shr.u32 	%r1253, %r1624, 7;
	and.b32  	%r1254, %r1253, 56;
	add.s32 	%r1255, %r1252, %r1254;
	and.b32  	%r1256, %r1624, 7;
	shl.b32 	%r1257, %r1256, 6;
	add.s32 	%r1258, %r1255, %r1257;
	mul.wide.u32 	%rd99, %r1258, 2;
	add.s64 	%rd100, %rd7, %rd99;
	ld.global.u16 	%rs38, [%rd100];
	setp.eq.s16	%p280, %rs38, 0;
	@%p280 bra 	BB1_457;
	bra.uni 	BB1_456;

BB1_457:
	min.f32 	%f2121, %f977, %f978;
	min.f32 	%f1317, %f976, %f2121;
	setp.neu.ftz.f32	%p281, %f1317, %f976;
	@%p281 bra 	BB1_459;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_459:
	mov.u32 	%r1692, 0;
	setp.neu.ftz.f32	%p282, %f1317, %f977;
	@%p282 bra 	BB1_461;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1692, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_461:
	setp.neu.ftz.f32	%p283, %f1317, %f978;
	@%p283 bra 	BB1_463;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1692, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_463:
	and.b32  	%r1262, %r1624, 1066394616;
	setp.ne.s32	%p284, %r1262, 0;
	@%p284 bra 	BB1_546;

	shr.u32 	%r1263, %r1624, 20;
	add.s32 	%r1264, %r1263, %r297;
	shr.u32 	%r1265, %r1624, 7;
	and.b32  	%r1266, %r1265, 56;
	add.s32 	%r1267, %r1264, %r1266;
	and.b32  	%r1268, %r1624, 7;
	shl.b32 	%r1269, %r1268, 6;
	add.s32 	%r1270, %r1267, %r1269;
	mul.wide.u32 	%rd101, %r1270, 2;
	add.s64 	%rd102, %rd7, %rd101;
	ld.global.u16 	%rs39, [%rd102];
	setp.eq.s16	%p285, %rs39, 0;
	@%p285 bra 	BB1_466;
	bra.uni 	BB1_465;

BB1_466:
	min.f32 	%f2122, %f977, %f978;
	min.f32 	%f1345, %f976, %f2122;
	setp.neu.ftz.f32	%p286, %f1345, %f976;
	@%p286 bra 	BB1_468;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_468:
	mov.u32 	%r1697, 0;
	setp.neu.ftz.f32	%p287, %f1345, %f977;
	@%p287 bra 	BB1_470;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1697, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_470:
	setp.neu.ftz.f32	%p288, %f1345, %f978;
	@%p288 bra 	BB1_472;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1697, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_472:
	and.b32  	%r1274, %r1624, 1066394616;
	setp.ne.s32	%p289, %r1274, 0;
	@%p289 bra 	BB1_546;

	shr.u32 	%r1275, %r1624, 20;
	add.s32 	%r1276, %r1275, %r297;
	shr.u32 	%r1277, %r1624, 7;
	and.b32  	%r1278, %r1277, 56;
	add.s32 	%r1279, %r1276, %r1278;
	and.b32  	%r1280, %r1624, 7;
	shl.b32 	%r1281, %r1280, 6;
	add.s32 	%r1282, %r1279, %r1281;
	mul.wide.u32 	%rd103, %r1282, 2;
	add.s64 	%rd104, %rd7, %rd103;
	ld.global.u16 	%rs40, [%rd104];
	setp.eq.s16	%p290, %rs40, 0;
	@%p290 bra 	BB1_475;
	bra.uni 	BB1_474;

BB1_475:
	min.f32 	%f2123, %f977, %f978;
	min.f32 	%f1373, %f976, %f2123;
	setp.neu.ftz.f32	%p291, %f1373, %f976;
	@%p291 bra 	BB1_477;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_477:
	mov.u32 	%r1702, 0;
	setp.neu.ftz.f32	%p292, %f1373, %f977;
	@%p292 bra 	BB1_479;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1702, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_479:
	setp.neu.ftz.f32	%p293, %f1373, %f978;
	@%p293 bra 	BB1_481;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1702, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_481:
	and.b32  	%r1286, %r1624, 1066394616;
	setp.ne.s32	%p294, %r1286, 0;
	@%p294 bra 	BB1_546;

	shr.u32 	%r1287, %r1624, 20;
	add.s32 	%r1288, %r1287, %r297;
	shr.u32 	%r1289, %r1624, 7;
	and.b32  	%r1290, %r1289, 56;
	add.s32 	%r1291, %r1288, %r1290;
	and.b32  	%r1292, %r1624, 7;
	shl.b32 	%r1293, %r1292, 6;
	add.s32 	%r1294, %r1291, %r1293;
	mul.wide.u32 	%rd105, %r1294, 2;
	add.s64 	%rd106, %rd7, %rd105;
	ld.global.u16 	%rs41, [%rd106];
	setp.eq.s16	%p295, %rs41, 0;
	@%p295 bra 	BB1_484;
	bra.uni 	BB1_483;

BB1_484:
	min.f32 	%f2124, %f977, %f978;
	min.f32 	%f1401, %f976, %f2124;
	setp.neu.ftz.f32	%p296, %f1401, %f976;
	@%p296 bra 	BB1_486;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_486:
	mov.u32 	%r1707, 0;
	setp.neu.ftz.f32	%p297, %f1401, %f977;
	@%p297 bra 	BB1_488;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1707, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_488:
	setp.neu.ftz.f32	%p298, %f1401, %f978;
	@%p298 bra 	BB1_490;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1707, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_490:
	and.b32  	%r1298, %r1624, 1066394616;
	setp.ne.s32	%p299, %r1298, 0;
	@%p299 bra 	BB1_546;

	shr.u32 	%r1299, %r1624, 20;
	add.s32 	%r1300, %r1299, %r297;
	shr.u32 	%r1301, %r1624, 7;
	and.b32  	%r1302, %r1301, 56;
	add.s32 	%r1303, %r1300, %r1302;
	and.b32  	%r1304, %r1624, 7;
	shl.b32 	%r1305, %r1304, 6;
	add.s32 	%r1306, %r1303, %r1305;
	mul.wide.u32 	%rd107, %r1306, 2;
	add.s64 	%rd108, %rd7, %rd107;
	ld.global.u16 	%rs42, [%rd108];
	setp.eq.s16	%p300, %rs42, 0;
	@%p300 bra 	BB1_493;
	bra.uni 	BB1_492;

BB1_493:
	min.f32 	%f2125, %f977, %f978;
	min.f32 	%f1429, %f976, %f2125;
	setp.neu.ftz.f32	%p301, %f1429, %f976;
	@%p301 bra 	BB1_495;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_495:
	mov.u32 	%r1712, 0;
	setp.neu.ftz.f32	%p302, %f1429, %f977;
	@%p302 bra 	BB1_497;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1712, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_497:
	setp.neu.ftz.f32	%p303, %f1429, %f978;
	@%p303 bra 	BB1_499;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1712, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_499:
	and.b32  	%r1310, %r1624, 1066394616;
	setp.ne.s32	%p304, %r1310, 0;
	@%p304 bra 	BB1_546;

	shr.u32 	%r1311, %r1624, 20;
	add.s32 	%r1312, %r1311, %r297;
	shr.u32 	%r1313, %r1624, 7;
	and.b32  	%r1314, %r1313, 56;
	add.s32 	%r1315, %r1312, %r1314;
	and.b32  	%r1316, %r1624, 7;
	shl.b32 	%r1317, %r1316, 6;
	add.s32 	%r1318, %r1315, %r1317;
	mul.wide.u32 	%rd109, %r1318, 2;
	add.s64 	%rd110, %rd7, %rd109;
	ld.global.u16 	%rs43, [%rd110];
	setp.eq.s16	%p305, %rs43, 0;
	@%p305 bra 	BB1_502;
	bra.uni 	BB1_501;

BB1_502:
	min.f32 	%f2126, %f977, %f978;
	min.f32 	%f1457, %f976, %f2126;
	setp.neu.ftz.f32	%p306, %f1457, %f976;
	@%p306 bra 	BB1_504;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_504:
	mov.u32 	%r1717, 0;
	setp.neu.ftz.f32	%p307, %f1457, %f977;
	@%p307 bra 	BB1_506;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1717, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_506:
	setp.neu.ftz.f32	%p308, %f1457, %f978;
	@%p308 bra 	BB1_508;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1717, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_508:
	and.b32  	%r1322, %r1624, 1066394616;
	setp.ne.s32	%p309, %r1322, 0;
	@%p309 bra 	BB1_546;

	shr.u32 	%r1323, %r1624, 20;
	add.s32 	%r1324, %r1323, %r297;
	shr.u32 	%r1325, %r1624, 7;
	and.b32  	%r1326, %r1325, 56;
	add.s32 	%r1327, %r1324, %r1326;
	and.b32  	%r1328, %r1624, 7;
	shl.b32 	%r1329, %r1328, 6;
	add.s32 	%r1330, %r1327, %r1329;
	mul.wide.u32 	%rd111, %r1330, 2;
	add.s64 	%rd112, %rd7, %rd111;
	ld.global.u16 	%rs44, [%rd112];
	setp.eq.s16	%p310, %rs44, 0;
	@%p310 bra 	BB1_511;
	bra.uni 	BB1_510;

BB1_511:
	min.f32 	%f2127, %f977, %f978;
	min.f32 	%f1485, %f976, %f2127;
	setp.neu.ftz.f32	%p311, %f1485, %f976;
	@%p311 bra 	BB1_513;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_513:
	mov.u32 	%r1722, 0;
	setp.neu.ftz.f32	%p312, %f1485, %f977;
	@%p312 bra 	BB1_515;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1722, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_515:
	setp.neu.ftz.f32	%p313, %f1485, %f978;
	@%p313 bra 	BB1_517;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1722, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_517:
	and.b32  	%r1334, %r1624, 1066394616;
	setp.ne.s32	%p314, %r1334, 0;
	@%p314 bra 	BB1_546;

	shr.u32 	%r1335, %r1624, 20;
	add.s32 	%r1336, %r1335, %r297;
	shr.u32 	%r1337, %r1624, 7;
	and.b32  	%r1338, %r1337, 56;
	add.s32 	%r1339, %r1336, %r1338;
	and.b32  	%r1340, %r1624, 7;
	shl.b32 	%r1341, %r1340, 6;
	add.s32 	%r1342, %r1339, %r1341;
	mul.wide.u32 	%rd113, %r1342, 2;
	add.s64 	%rd114, %rd7, %rd113;
	ld.global.u16 	%rs45, [%rd114];
	setp.eq.s16	%p315, %rs45, 0;
	@%p315 bra 	BB1_520;
	bra.uni 	BB1_519;

BB1_520:
	min.f32 	%f2128, %f977, %f978;
	min.f32 	%f1513, %f976, %f2128;
	setp.neu.ftz.f32	%p316, %f1513, %f976;
	@%p316 bra 	BB1_522;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_522:
	mov.u32 	%r1727, 0;
	setp.neu.ftz.f32	%p317, %f1513, %f977;
	@%p317 bra 	BB1_524;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1727, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_524:
	setp.neu.ftz.f32	%p318, %f1513, %f978;
	@%p318 bra 	BB1_526;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1727, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_526:
	and.b32  	%r1346, %r1624, 1066394616;
	setp.ne.s32	%p319, %r1346, 0;
	@%p319 bra 	BB1_546;

	shr.u32 	%r1347, %r1624, 20;
	add.s32 	%r1348, %r1347, %r297;
	shr.u32 	%r1349, %r1624, 7;
	and.b32  	%r1350, %r1349, 56;
	add.s32 	%r1351, %r1348, %r1350;
	and.b32  	%r1352, %r1624, 7;
	shl.b32 	%r1353, %r1352, 6;
	add.s32 	%r1354, %r1351, %r1353;
	mul.wide.u32 	%rd115, %r1354, 2;
	add.s64 	%rd116, %rd7, %rd115;
	ld.global.u16 	%rs46, [%rd116];
	setp.eq.s16	%p320, %rs46, 0;
	@%p320 bra 	BB1_529;
	bra.uni 	BB1_528;

BB1_529:
	min.f32 	%f2129, %f977, %f978;
	min.f32 	%f1541, %f976, %f2129;
	setp.neu.ftz.f32	%p321, %f1541, %f976;
	@%p321 bra 	BB1_531;

	add.ftz.f32 	%f976, %f926, %f976;
	add.s32 	%r1624, %r1624, %r270;

BB1_531:
	mov.u32 	%r1732, 0;
	setp.neu.ftz.f32	%p322, %f1541, %f977;
	@%p322 bra 	BB1_533;

	add.ftz.f32 	%f977, %f927, %f977;
	mov.u32 	%r1732, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_533:
	setp.neu.ftz.f32	%p323, %f1541, %f978;
	@%p323 bra 	BB1_535;

	add.ftz.f32 	%f978, %f928, %f978;
	mov.u32 	%r1732, 2;
	add.s32 	%r1624, %r1624, %r273;

BB1_535:
	and.b32  	%r1358, %r1624, 1066394616;
	setp.ne.s32	%p324, %r1358, 0;
	@%p324 bra 	BB1_546;

	shr.u32 	%r1359, %r1624, 20;
	add.s32 	%r1360, %r1359, %r297;
	shr.u32 	%r1361, %r1624, 7;
	and.b32  	%r1362, %r1361, 56;
	add.s32 	%r1363, %r1360, %r1362;
	and.b32  	%r1364, %r1624, 7;
	shl.b32 	%r1365, %r1364, 6;
	add.s32 	%r1366, %r1363, %r1365;
	mul.wide.u32 	%rd117, %r1366, 2;
	add.s64 	%rd118, %rd7, %rd117;
	ld.global.u16 	%rs47, [%rd118];
	setp.eq.s16	%p325, %rs47, 0;
	@%p325 bra 	BB1_538;
	bra.uni 	BB1_537;

BB1_538:
	min.f32 	%f2130, %f977, %f978;
	min.f32 	%f1569, %f976, %f2130;
	setp.neu.ftz.f32	%p326, %f1569, %f976;
	@%p326 bra 	BB1_540;

	add.s32 	%r1624, %r1624, %r270;

BB1_540:
	mov.u32 	%r1735, 0;
	setp.neu.ftz.f32	%p327, %f1569, %f977;
	@%p327 bra 	BB1_542;

	mov.u32 	%r1735, 1;
	add.s32 	%r1624, %r1624, %r272;

BB1_542:
	setp.equ.ftz.f32	%p328, %f1569, %f978;
	selp.b32	%r1369, %r273, 0, %p328;
	add.s32 	%r502, %r1369, %r1624;
	and.b32  	%r1370, %r502, 1066394616;
	setp.ne.s32	%p329, %r1370, 0;
	@%p329 bra 	BB1_546;

	shr.u32 	%r1371, %r502, 20;
	add.s32 	%r1372, %r1371, %r297;
	shr.u32 	%r1373, %r502, 7;
	and.b32  	%r1374, %r1373, 56;
	add.s32 	%r1375, %r1372, %r1374;
	and.b32  	%r1376, %r502, 7;
	shl.b32 	%r1377, %r1376, 6;
	add.s32 	%r1378, %r1375, %r1377;
	mul.wide.u32 	%rd119, %r1378, 2;
	add.s64 	%rd120, %rd7, %rd119;
	ld.global.u16 	%rs48, [%rd120];
	setp.eq.s16	%p330, %rs48, 0;
	@%p330 bra 	BB1_546;
	bra.uni 	BB1_544;

BB1_546:
	min.f32 	%f2131, %f945, %f946;
	min.f32 	%f2968, %f944, %f2131;
	setp.neu.ftz.f32	%p332, %f2968, %f944;
	@%p332 bra 	BB1_548;

	add.ftz.f32 	%f944, %f926, %f944;
	add.s32 	%r294, %r294, %r270;

BB1_548:
	mov.u32 	%r1623, 0;
	setp.neu.ftz.f32	%p333, %f2968, %f945;
	@%p333 bra 	BB1_550;

	add.ftz.f32 	%f945, %f927, %f945;
	mov.u32 	%r1623, 1;
	add.s32 	%r294, %r294, %r272;

BB1_550:
	setp.neu.ftz.f32	%p334, %f2968, %f946;
	@%p334 bra 	BB1_552;

	add.ftz.f32 	%f946, %f928, %f946;
	mov.u32 	%r1623, 2;
	add.s32 	%r294, %r294, %r273;

BB1_552:
	xor.b32  	%r1382, %r294, %r285;
	and.b32  	%r1383, %r1382, 1070593020;
	setp.ne.s32	%p335, %r1383, 0;
	@%p335 bra 	BB1_553;

	shr.u32 	%r1385, %r294, 20;
	bfe.u32 	%r1386, %r294, 10, 7;
	and.b32  	%r1387, %r294, 127;
	tex.3d.v4.s32.s32	{%r1621, %r1388, %r1389, %r1390}, [renderNoTAA_param_2, samp$19, {%r1385, %r1387, %r1386, %r1386}];
	mov.u32 	%r1742, 0;
	add.s32 	%r292, %r292, -1;
	setp.ne.s32	%p336, %r292, 0;
	@%p336 bra 	BB1_336;
	bra.uni 	BB1_555;

BB1_553:
	mov.u32 	%r1742, %r292;

BB1_555:
	min.f32 	%f2132, %f931, %f932;
	min.f32 	%f2964, %f930, %f2132;
	setp.neu.ftz.f32	%p337, %f2964, %f930;
	@%p337 bra 	BB1_557;

	add.ftz.f32 	%f930, %f926, %f930;
	add.s32 	%r283, %r283, %r270;

BB1_557:
	mov.u32 	%r1623, 0;
	setp.neu.ftz.f32	%p338, %f2964, %f931;
	@%p338 bra 	BB1_559;

	add.ftz.f32 	%f931, %f927, %f931;
	mov.u32 	%r1623, 1;
	add.s32 	%r283, %r283, %r272;

BB1_559:
	setp.neu.ftz.f32	%p339, %f2964, %f932;
	@%p339 bra 	BB1_561;

	add.ftz.f32 	%f932, %f928, %f932;
	mov.u32 	%r1623, 2;
	add.s32 	%r283, %r283, %r273;

BB1_561:
	and.b32  	%r1395, %r283, -32537632;
	mov.u32 	%r1749, 0;
	setp.ne.s32	%p340, %r1395, 0;
	@%p340 bra 	BB1_563;

	shr.u32 	%r1397, %r283, 20;
	and.b32  	%r1398, %r283, 31;
	shl.b32 	%r1399, %r1398, 5;
	and.b32  	%r1400, %r283, 31744;
	add.s32 	%r1401, %r1397, %r1400;
	add.s32 	%r1617, %r1401, %r1399;
	add.s32 	%r1616, %r1742, -4;
	setp.gt.s32	%p341, %r1616, 0;
	@%p341 bra 	BB1_332;
	bra.uni 	BB1_563;

BB1_545:
	shr.u32 	%r1749, %r1621, 1;
	mov.u32 	%r1748, %r1623;
	bra.uni 	BB1_563;

BB1_339:
	cvt.u32.u16	%r1749, %rs25;
	mov.u32 	%r1748, %r1623;
	bra.uni 	BB1_563;

BB1_348:
	cvt.u32.u16	%r1749, %rs26;
	mov.u32 	%r1748, %r1625;
	bra.uni 	BB1_563;

BB1_357:
	cvt.u32.u16	%r1749, %rs27;
	mov.u32 	%r1748, %r1632;
	bra.uni 	BB1_563;

BB1_366:
	cvt.u32.u16	%r1749, %rs28;
	mov.u32 	%r1748, %r1637;
	bra.uni 	BB1_563;

BB1_375:
	cvt.u32.u16	%r1749, %rs29;
	mov.u32 	%r1748, %r1642;
	bra.uni 	BB1_563;

BB1_384:
	cvt.u32.u16	%r1749, %rs30;
	mov.u32 	%r1748, %r1647;
	bra.uni 	BB1_563;

BB1_393:
	cvt.u32.u16	%r1749, %rs31;
	mov.u32 	%r1748, %r1652;
	bra.uni 	BB1_563;

BB1_402:
	cvt.u32.u16	%r1749, %rs32;
	mov.u32 	%r1748, %r1657;
	bra.uni 	BB1_563;

BB1_411:
	cvt.u32.u16	%r1749, %rs33;
	mov.u32 	%r1748, %r1662;
	bra.uni 	BB1_563;

BB1_420:
	cvt.u32.u16	%r1749, %rs34;
	mov.u32 	%r1748, %r1667;
	bra.uni 	BB1_563;

BB1_429:
	cvt.u32.u16	%r1749, %rs35;
	mov.u32 	%r1748, %r1672;
	bra.uni 	BB1_563;

BB1_438:
	cvt.u32.u16	%r1749, %rs36;
	mov.u32 	%r1748, %r1677;
	bra.uni 	BB1_563;

BB1_447:
	cvt.u32.u16	%r1749, %rs37;
	mov.u32 	%r1748, %r1682;
	bra.uni 	BB1_563;

BB1_456:
	cvt.u32.u16	%r1749, %rs38;
	mov.u32 	%r1748, %r1687;
	bra.uni 	BB1_563;

BB1_465:
	cvt.u32.u16	%r1749, %rs39;
	mov.u32 	%r1748, %r1692;
	bra.uni 	BB1_563;

BB1_474:
	cvt.u32.u16	%r1749, %rs40;
	mov.u32 	%r1748, %r1697;
	bra.uni 	BB1_563;

BB1_483:
	cvt.u32.u16	%r1749, %rs41;
	mov.u32 	%r1748, %r1702;
	bra.uni 	BB1_563;

BB1_492:
	cvt.u32.u16	%r1749, %rs42;
	mov.u32 	%r1748, %r1707;
	bra.uni 	BB1_563;

BB1_501:
	cvt.u32.u16	%r1749, %rs43;
	mov.u32 	%r1748, %r1712;
	bra.uni 	BB1_563;

BB1_510:
	cvt.u32.u16	%r1749, %rs44;
	mov.u32 	%r1748, %r1717;
	bra.uni 	BB1_563;

BB1_519:
	cvt.u32.u16	%r1749, %rs45;
	mov.u32 	%r1748, %r1722;
	bra.uni 	BB1_563;

BB1_528:
	cvt.u32.u16	%r1749, %rs46;
	mov.u32 	%r1748, %r1727;
	bra.uni 	BB1_563;

BB1_537:
	cvt.u32.u16	%r1749, %rs47;
	mov.u32 	%r1748, %r1732;
	bra.uni 	BB1_563;

BB1_544:
	selp.b32	%r1748, 2, %r1735, %p328;
	cvt.u32.u16	%r1749, %rs48;

BB1_563:
	setp.eq.s32	%p342, %r1748, 0;
	@%p342 bra 	BB1_568;
	bra.uni 	BB1_564;

BB1_568:
	setp.gtu.ftz.f32	%p347, %f875, 0f00000000;
	selp.f32	%f3191, 0fBF800000, 0f3F800000, %p347;
	mov.f32 	%f3192, 0f00000000;
	mov.f32 	%f3193, %f3192;
	bra.uni 	BB1_569;

BB1_564:
	setp.eq.s32	%p343, %r1748, 1;
	@%p343 bra 	BB1_567;
	bra.uni 	BB1_565;

BB1_567:
	setp.gtu.ftz.f32	%p346, %f2953, 0f00000000;
	selp.f32	%f3192, 0fBF800000, 0f3F800000, %p346;
	mov.f32 	%f3191, 0f00000000;
	mov.f32 	%f3193, %f3191;
	bra.uni 	BB1_569;

BB1_565:
	setp.ne.s32	%p344, %r1748, 2;
	@%p344 bra 	BB1_569;

	setp.gtu.ftz.f32	%p345, %f2957, 0f00000000;
	selp.f32	%f3193, 0fBF800000, 0f3F800000, %p345;
	mov.f32 	%f3191, 0f00000000;
	mov.f32 	%f3192, %f3191;

BB1_569:
	setp.eq.s32	%p348, %r1749, 0;
	mov.f32 	%f3194, %f821;
	mov.f32 	%f3195, %f821;
	mov.f32 	%f3196, %f821;
	mov.f32 	%f3197, %f835;
	mov.f32 	%f3198, %f832;
	mov.f32 	%f3199, %f833;
	@%p348 bra 	BB1_571;

	bfe.u32 	%r1402, %r1749, 8, 4;
	cvt.rn.f32.u32	%f2139, %r1402;
	bfe.u32 	%r1403, %r1749, 4, 4;
	cvt.rn.f32.u32	%f2140, %r1403;
	and.b32  	%r1404, %r1749, 15;
	cvt.rn.f32.u32	%f2141, %r1404;
	mul.ftz.f32 	%f2142, %f2141, 0f3CADD6F3;
	mul.ftz.f32 	%f2143, %f2140, 0f3CADD6F3;
	mul.ftz.f32 	%f2144, %f2139, 0f3CADD6F3;
	mul.rn.f32 	%f3194, %f821, %f2144;
	mul.rn.f32 	%f3195, %f821, %f2143;
	mul.rn.f32 	%f3196, %f821, %f2142;
	mov.f32 	%f3197, %f3191;
	mov.f32 	%f3198, %f3192;
	mov.f32 	%f3199, %f3193;

BB1_571:
	setp.geu.ftz.f32	%p349, %f3197, 0fBF666666;
	@%p349 bra 	BB1_573;

	ld.const.v4.f32 	{%f3200, %f3201, %f3202, %f2148}, [%rd1+12];

BB1_573:
	setp.leu.ftz.f32	%p350, %f3197, 0f3F666666;
	@%p350 bra 	BB1_575;

	ld.const.v4.f32 	{%f3200, %f3201, %f3202, %f2152}, [%rd1+28];

BB1_575:
	setp.geu.ftz.f32	%p351, %f3198, 0fBF666666;
	@%p351 bra 	BB1_577;

	ld.const.v4.f32 	{%f3200, %f3201, %f3202, %f2156}, [%rd1+44];

BB1_577:
	setp.leu.ftz.f32	%p352, %f3198, 0f3F666666;
	@%p352 bra 	BB1_579;

	ld.const.v4.f32 	{%f3200, %f3201, %f3202, %f2160}, [%rd1+60];

BB1_579:
	setp.geu.ftz.f32	%p353, %f3199, 0fBF666666;
	@%p353 bra 	BB1_581;

	ld.const.v4.f32 	{%f3200, %f3201, %f3202, %f2164}, [%rd1+76];

BB1_581:
	setp.leu.ftz.f32	%p354, %f3199, 0f3F666666;
	@%p354 bra 	BB1_583;

	ld.const.v4.f32 	{%f3200, %f3201, %f3202, %f2168}, [%rd1+92];

BB1_583:
	fma.rn.ftz.f32 	%f2946, %f3194, %f3200, %f2946;
	fma.rn.ftz.f32 	%f2947, %f3195, %f3201, %f2947;
	fma.rn.ftz.f32 	%f2948, %f3196, %f3202, %f2948;
	add.s32 	%r1613, %r1613, 1;
	setp.lt.s32	%p355, %r1613, 6;
	@%p355 bra 	BB1_316;

	mul.ftz.f32 	%f2169, %f825, %f2948;
	mul.ftz.f32 	%f2170, %f824, %f2947;
	mul.ftz.f32 	%f2171, %f823, %f2946;
	mul.ftz.f32 	%f3219, %f2171, 0f3E2AAAAB;
	mul.ftz.f32 	%f3220, %f2170, 0f3E2AAAAB;
	mul.ftz.f32 	%f3221, %f2169, 0f3E2AAAAB;
	bra.uni 	BB1_591;

BB1_585:
	ld.const.u32 	%r530, [%rd1+8];
	ld.const.u32 	%r531, [%rd1+4];
	abs.ftz.f32 	%f1723, %f2699;
	setp.equ.ftz.f32	%p356, %f1723, 0f00000000;
	abs.ftz.f32 	%f1724, %f2701;
	setp.equ.ftz.f32	%p357, %f1724, 0f00000000;
	and.pred  	%p358, %p356, %p357;
	mov.b32 	 %r532, %f2699;
	mov.b32 	 %r1405, %f2701;
	and.b32  	%r533, %r1405, -2147483648;
	@%p358 bra 	BB1_589;
	bra.uni 	BB1_586;

BB1_589:
	shr.s32 	%r1412, %r532, 31;
	and.b32  	%r1413, %r1412, 1078530011;
	or.b32  	%r1414, %r1413, %r533;
	mov.b32 	 %f3218, %r1414;
	bra.uni 	BB1_590;

BB1_586:
	setp.equ.ftz.f32	%p359, %f1723, 0f7F800000;
	setp.equ.ftz.f32	%p360, %f1724, 0f7F800000;
	and.pred  	%p361, %p359, %p360;
	@%p361 bra 	BB1_588;
	bra.uni 	BB1_587;

BB1_588:
	shr.s32 	%r1408, %r532, 31;
	and.b32  	%r1409, %r1408, 13483017;
	add.s32 	%r1410, %r1409, 1061752795;
	or.b32  	%r1411, %r1410, %r533;
	mov.b32 	 %f3218, %r1411;
	bra.uni 	BB1_590;

BB1_587:
	max.ftz.f32 	%f2172, %f1724, %f1723;
	min.ftz.f32 	%f2173, %f1724, %f1723;
	div.approx.ftz.f32 	%f2174, %f2173, %f2172;
	mul.rn.ftz.f32 	%f2175, %f2174, %f2174;
	mov.f32 	%f2176, 0fC0B59883;
	mov.f32 	%f2177, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f2178, %f2175, %f2177, %f2176;
	mov.f32 	%f2179, 0fC0D21907;
	fma.rn.ftz.f32 	%f2180, %f2178, %f2175, %f2179;
	mul.ftz.f32 	%f2181, %f2175, %f2180;
	mul.ftz.f32 	%f2182, %f2174, %f2181;
	add.ftz.f32 	%f2183, %f2175, 0f41355DC0;
	mov.f32 	%f2184, 0f41E6BD60;
	fma.rn.ftz.f32 	%f2185, %f2183, %f2175, %f2184;
	mov.f32 	%f2186, 0f419D92C8;
	fma.rn.ftz.f32 	%f2187, %f2185, %f2175, %f2186;
	rcp.approx.ftz.f32 	%f2188, %f2187;
	fma.rn.ftz.f32 	%f2189, %f2182, %f2188, %f2174;
	mov.f32 	%f2190, 0f3FC90FDB;
	sub.ftz.f32 	%f2191, %f2190, %f2189;
	setp.gtu.ftz.f32	%p362, %f1724, %f1723;
	selp.f32	%f2192, %f2191, %f2189, %p362;
	mov.f32 	%f2193, 0f40490FDB;
	sub.ftz.f32 	%f2194, %f2193, %f2192;
	setp.lt.s32	%p363, %r532, 0;
	selp.f32	%f2195, %f2194, %f2192, %p363;
	mov.b32 	 %r1406, %f2195;
	or.b32  	%r1407, %r1406, %r533;
	mov.b32 	 %f2196, %r1407;
	add.ftz.f32 	%f2197, %f1723, %f1724;
	setp.gtu.ftz.f32	%p364, %f2197, 0f7F800000;
	selp.f32	%f3218, %f2197, %f2196, %p364;

BB1_590:
	ld.param.u64 	%rd130, [renderNoTAA_param_3];
	add.ftz.f32 	%f2202, %f3218, 0f40C90FDB;
	setp.ltu.ftz.f32	%p365, %f3218, 0f00000000;
	selp.f32	%f2203, %f2202, %f3218, %p365;
	cvt.rn.f32.u32	%f2204, %r531;
	mul.ftz.f32 	%f2205, %f2204, %f2203;
	fma.rn.ftz.f32 	%f2199, %f2205, 0f3E22F983, 0fBF000000;
	mov.f32 	%f2206, 0fBF800000;
	max.f32 	%f2207, %f2700, %f2206;
	mov.f32 	%f2208, 0f3F800000;
	min.f32 	%f2209, %f2207, %f2208;
	abs.ftz.f32 	%f2210, %f2209;
	sub.ftz.f32 	%f2211, %f2208, %f2210;
	mul.ftz.f32 	%f2212, %f2211, 0f3F000000;
	sqrt.approx.ftz.f32 	%f2213, %f2212;
	setp.gtu.ftz.f32	%p366, %f2210, 0f3F11EB85;
	selp.f32	%f2214, %f2213, %f2210, %p366;
	mul.ftz.f32 	%f2215, %f2214, %f2214;
	mov.f32 	%f2216, 0f3C94D2E9;
	mov.f32 	%f2217, 0f3D53F941;
	fma.rn.ftz.f32 	%f2218, %f2217, %f2215, %f2216;
	mov.f32 	%f2219, 0f3D3F841F;
	fma.rn.ftz.f32 	%f2220, %f2218, %f2215, %f2219;
	mov.f32 	%f2221, 0f3D994929;
	fma.rn.ftz.f32 	%f2222, %f2220, %f2215, %f2221;
	mov.f32 	%f2223, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f2224, %f2222, %f2215, %f2223;
	mul.ftz.f32 	%f2225, %f2215, %f2224;
	fma.rn.ftz.f32 	%f2226, %f2225, %f2214, %f2214;
	add.ftz.f32 	%f2227, %f2226, %f2226;
	mov.f32 	%f2228, 0f3FC90FDB;
	sub.ftz.f32 	%f2229, %f2228, %f2226;
	selp.f32	%f2230, %f2227, %f2229, %p366;
	setp.ltu.ftz.f32	%p367, %f2209, 0f00000000;
	mov.f32 	%f2231, 0f40490FDB;
	sub.ftz.f32 	%f2232, %f2231, %f2230;
	selp.f32	%f2233, %f2232, %f2230, %p367;
	cvt.rn.f32.u32	%f2234, %r530;
	mul.ftz.f32 	%f2235, %f2234, %f2233;
	fma.rn.ftz.f32 	%f2201, %f2235, 0f3EA2F983, 0fBF000000;
	// inline asm
	cvt.rmi.f32.f32 	%f2198, %f2199;
	// inline asm
	// inline asm
	cvt.rmi.f32.f32 	%f2200, %f2201;
	// inline asm
	cvt.rzi.ftz.s32.f32	%r1415, %f2199;
	cvt.rzi.ftz.s32.f32	%r1416, %f2201;
	mul.lo.s32 	%r1417, %r1416, %r531;
	add.s32 	%r1418, %r1417, %r1415;
	mul.lo.s32 	%r1419, %r530, %r531;
	rem.u32 	%r1420, %r1418, %r1419;
	add.s32 	%r1421, %r1415, 1;
	add.s32 	%r1422, %r1417, %r1421;
	rem.u32 	%r1423, %r1422, %r1419;
	add.s32 	%r1424, %r1416, 1;
	mul.lo.s32 	%r1425, %r1424, %r531;
	add.s32 	%r1426, %r1425, %r1415;
	rem.u32 	%r1427, %r1426, %r1419;
	add.s32 	%r1428, %r1425, %r1421;
	rem.u32 	%r1429, %r1428, %r1419;
	mul.wide.u32 	%rd122, %r1420, 16;
	add.s64 	%rd123, %rd130, %rd122;
	sub.ftz.f32 	%f2236, %f2199, %f2198;
	sub.ftz.f32 	%f2237, %f2208, %f2236;
	ld.global.v4.f32 	{%f2238, %f2239, %f2240, %f2241}, [%rd123];
	mul.ftz.f32 	%f2245, %f2237, %f2238;
	mul.ftz.f32 	%f2246, %f2237, %f2239;
	mul.ftz.f32 	%f2247, %f2237, %f2240;
	sub.ftz.f32 	%f2248, %f2201, %f2200;
	sub.ftz.f32 	%f2249, %f2208, %f2248;
	mul.wide.u32 	%rd124, %r1423, 16;
	add.s64 	%rd125, %rd130, %rd124;
	ld.global.v4.f32 	{%f2250, %f2251, %f2252, %f2253}, [%rd125];
	mul.ftz.f32 	%f2257, %f2236, %f2252;
	mul.ftz.f32 	%f2258, %f2236, %f2251;
	mul.ftz.f32 	%f2259, %f2236, %f2250;
	mul.ftz.f32 	%f2260, %f2249, %f2259;
	mul.ftz.f32 	%f2261, %f2249, %f2258;
	mul.ftz.f32 	%f2262, %f2249, %f2257;
	fma.rn.ftz.f32 	%f2263, %f2247, %f2249, %f2262;
	fma.rn.ftz.f32 	%f2264, %f2246, %f2249, %f2261;
	fma.rn.ftz.f32 	%f2265, %f2245, %f2249, %f2260;
	mul.wide.u32 	%rd126, %r1427, 16;
	add.s64 	%rd127, %rd130, %rd126;
	ld.global.v4.f32 	{%f2266, %f2267, %f2268, %f2269}, [%rd127];
	mul.ftz.f32 	%f2273, %f2237, %f2268;
	mul.ftz.f32 	%f2274, %f2237, %f2267;
	mul.ftz.f32 	%f2275, %f2237, %f2266;
	fma.rn.ftz.f32 	%f2276, %f2275, %f2248, %f2265;
	fma.rn.ftz.f32 	%f2277, %f2274, %f2248, %f2264;
	fma.rn.ftz.f32 	%f2278, %f2273, %f2248, %f2263;
	mul.wide.u32 	%rd128, %r1429, 16;
	add.s64 	%rd129, %rd130, %rd128;
	ld.global.v4.f32 	{%f2279, %f2280, %f2281, %f2282}, [%rd129];
	mul.ftz.f32 	%f2286, %f2236, %f2279;
	mul.ftz.f32 	%f2287, %f2236, %f2280;
	mul.ftz.f32 	%f2288, %f2236, %f2281;
	fma.rn.ftz.f32 	%f3221, %f2288, %f2248, %f2278;
	fma.rn.ftz.f32 	%f3220, %f2287, %f2248, %f2277;
	fma.rn.ftz.f32 	%f3219, %f2286, %f2248, %f2276;

BB1_591:
	mov.f32 	%f2289, 0f3F800000;
	fma.rn.ftz.f32 	%f2290, %f3219, 0f3FB66666, 0f3D4CCCCD;
	fma.rn.ftz.f32 	%f2291, %f3220, 0f3FB66666, 0f3D4CCCCD;
	fma.rn.ftz.f32 	%f2292, %f3221, 0f3FB66666, 0f3D4CCCCD;
	fma.rn.ftz.f32 	%f2293, %f3221, %f2292, 0f3B83126F;
	fma.rn.ftz.f32 	%f2294, %f3220, %f2291, 0f3B83126F;
	fma.rn.ftz.f32 	%f2295, %f3219, %f2290, 0f3B83126F;
	add.ftz.f32 	%f2296, %f2290, 0f3F0CCCCD;
	add.ftz.f32 	%f2297, %f2291, 0f3F0CCCCD;
	add.ftz.f32 	%f2298, %f2292, 0f3F0CCCCD;
	fma.rn.ftz.f32 	%f2299, %f3221, %f2298, 0f3D491D15;
	fma.rn.ftz.f32 	%f2300, %f3220, %f2297, 0f3D491D15;
	fma.rn.ftz.f32 	%f2301, %f3219, %f2296, 0f3D491D15;
	div.approx.ftz.f32 	%f2302, %f2295, %f2301;
	div.approx.ftz.f32 	%f2303, %f2294, %f2300;
	div.approx.ftz.f32 	%f2304, %f2293, %f2299;
	add.ftz.f32 	%f2305, %f2304, 0fBDA8240B;
	mul.ftz.f32 	%f2306, %f2305, 0f3FCADBE1;
	add.ftz.f32 	%f2307, %f2303, 0fBDA8240B;
	mul.ftz.f32 	%f2308, %f2307, 0f3FCADBE1;
	add.ftz.f32 	%f2309, %f2302, 0fBDA8240B;
	mul.ftz.f32 	%f2310, %f2309, 0f3FCADBE1;
	cvt.sat.f32.f32	%f1740, %f2310;
	cvt.sat.f32.f32	%f1741, %f2308;
	cvt.sat.f32.f32	%f1742, %f2306;
	mul.ftz.f32 	%f1744, %f1741, 0f3F870A3D;
	mul.ftz.f32 	%f1745, %f1742, 0f3F870A3D;
	mul.ftz.f32 	%f1743, %f1740, 0f3F870A3D;
	mov.f32 	%f2311, 0f3E555555;
	cvt.rzi.ftz.f32.f32	%f2312, %f2311;
	fma.rn.ftz.f32 	%f2313, %f2312, 0fC0000000, 0f3ED55555;
	abs.ftz.f32 	%f1747, %f2313;
	setp.equ.ftz.f32	%p368, %f1743, 0f3F800000;
	mov.f32 	%f3223, %f2289;
	@%p368 bra 	BB1_606;

	abs.ftz.f32 	%f1748, %f1743;
	setp.gtu.ftz.f32	%p369, %f1748, 0f7F800000;
	@%p369 bra 	BB1_605;

	mov.f32 	%f2314, 0f3ED55555;
	abs.ftz.f32 	%f1749, %f2314;
	setp.gtu.ftz.f32	%p370, %f1749, 0f7F800000;
	@%p370 bra 	BB1_605;
	bra.uni 	BB1_594;

BB1_605:
	add.ftz.f32 	%f3223, %f1743, 0f3ED55555;
	bra.uni 	BB1_606;

BB1_594:
	setp.equ.ftz.f32	%p371, %f1749, 0f7F800000;
	@%p371 bra 	BB1_604;
	bra.uni 	BB1_595;

BB1_604:
	setp.gtu.ftz.f32	%p389, %f1748, 0f3F800000;
	selp.f32	%f2389, 0f7F800000, 0f00000000, %p389;
	setp.equ.ftz.f32	%p390, %f1743, 0fBF800000;
	selp.f32	%f3223, 0f3F800000, %f2389, %p390;
	bra.uni 	BB1_606;

BB1_595:
	setp.equ.ftz.f32	%p372, %f1748, 0f7F800000;
	@%p372 bra 	BB1_603;
	bra.uni 	BB1_596;

BB1_603:
	setp.equ.ftz.f32	%p386, %f1747, 0f3F800000;
	setp.ltu.ftz.f32	%p387, %f1743, 0f00000000;
	and.pred  	%p388, %p387, %p386;
	selp.f32	%f3223, 0fFF800000, 0f7F800000, %p388;
	bra.uni 	BB1_606;

BB1_596:
	setp.equ.ftz.f32	%p373, %f1743, 0f00000000;
	@%p373 bra 	BB1_602;
	bra.uni 	BB1_597;

BB1_602:
	setp.equ.ftz.f32	%p385, %f1747, 0f3F800000;
	add.ftz.f32 	%f2388, %f1743, %f1743;
	selp.f32	%f3223, %f2388, 0f00000000, %p385;
	bra.uni 	BB1_606;

BB1_597:
	setp.geu.ftz.f32	%p374, %f1743, 0f00000000;
	@%p374 bra 	BB1_599;

	cvt.rzi.ftz.f32.f32	%f2317, %f2314;
	setp.neu.ftz.f32	%p375, %f2317, 0f3ED55555;
	mov.f32 	%f3223, 0f7FFFFFFF;
	@%p375 bra 	BB1_606;

BB1_599:
	mov.b32 	 %r1430, %f1748;
	and.b32  	%r1431, %r1430, 8388607;
	or.b32  	%r1432, %r1431, 1065353216;
	mov.b32 	 %f2322, %r1432;
	shr.u32 	%r1433, %r1430, 23;
	cvt.rn.f32.u32	%f2323, %r1433;
	add.ftz.f32 	%f2324, %f2323, 0fC2FE0000;
	setp.gtu.ftz.f32	%p376, %f2322, 0f3FB504F3;
	mul.ftz.f32 	%f2325, %f2322, 0f3F000000;
	add.ftz.f32 	%f2326, %f2324, 0f3F800000;
	selp.f32	%f2327, %f2325, %f2322, %p376;
	selp.f32	%f2328, %f2326, %f2324, %p376;
	add.ftz.f32 	%f2329, %f2327, 0fBF800000;
	add.ftz.f32 	%f2319, %f2327, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2318,%f2319;
	// inline asm
	add.ftz.f32 	%f2330, %f2329, %f2329;
	mul.ftz.f32 	%f2331, %f2330, %f2318;
	mul.ftz.f32 	%f2332, %f2331, %f2331;
	mov.f32 	%f2333, 0f3C4CAF63;
	mov.f32 	%f2334, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f2335, %f2334, %f2332, %f2333;
	mov.f32 	%f2336, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f2337, %f2335, %f2332, %f2336;
	mul.rn.ftz.f32 	%f2338, %f2337, %f2332;
	mul.rn.ftz.f32 	%f2339, %f2338, %f2331;
	sub.ftz.f32 	%f2340, %f2329, %f2331;
	neg.ftz.f32 	%f2341, %f2331;
	add.ftz.f32 	%f2342, %f2340, %f2340;
	fma.rn.ftz.f32 	%f2343, %f2341, %f2329, %f2342;
	mul.rn.ftz.f32 	%f2344, %f2318, %f2343;
	add.ftz.f32 	%f2345, %f2331, %f2339;
	sub.ftz.f32 	%f2346, %f2331, %f2345;
	add.ftz.f32 	%f2347, %f2339, %f2346;
	add.ftz.f32 	%f2348, %f2344, %f2347;
	add.ftz.f32 	%f2349, %f2345, %f2348;
	sub.ftz.f32 	%f2350, %f2345, %f2349;
	add.ftz.f32 	%f2351, %f2348, %f2350;
	mov.f32 	%f2352, 0f3F317200;
	mul.rn.ftz.f32 	%f2353, %f2328, %f2352;
	mov.f32 	%f2354, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f2355, %f2328, %f2354;
	add.ftz.f32 	%f2356, %f2353, %f2349;
	sub.ftz.f32 	%f2357, %f2353, %f2356;
	add.ftz.f32 	%f2358, %f2349, %f2357;
	add.ftz.f32 	%f2359, %f2351, %f2358;
	add.ftz.f32 	%f2360, %f2355, %f2359;
	add.ftz.f32 	%f2361, %f2356, %f2360;
	sub.ftz.f32 	%f2362, %f2356, %f2361;
	add.ftz.f32 	%f2363, %f2360, %f2362;
	setp.gtu.ftz.f32	%p377, %f1749, 0f77F684DF;
	selp.f32	%f2364, 0f38555555, 0f3ED55555, %p377;
	mul.rn.ftz.f32 	%f2365, %f2364, %f2361;
	neg.ftz.f32 	%f2366, %f2365;
	fma.rn.ftz.f32 	%f2367, %f2364, %f2361, %f2366;
	fma.rn.ftz.f32 	%f2368, %f2364, %f2363, %f2367;
	mov.f32 	%f2369, 0f00000000;
	fma.rn.ftz.f32 	%f2370, %f2369, %f2361, %f2368;
	add.rn.ftz.f32 	%f2371, %f2365, %f2370;
	neg.ftz.f32 	%f2372, %f2371;
	add.rn.ftz.f32 	%f2373, %f2365, %f2372;
	add.rn.ftz.f32 	%f2374, %f2373, %f2370;
	mov.b32 	 %r1434, %f2371;
	setp.eq.s32	%p378, %r1434, 1118925336;
	add.s32 	%r1435, %r1434, -1;
	mov.b32 	 %f2375, %r1435;
	add.ftz.f32 	%f2376, %f2374, 0f37000000;
	selp.f32	%f2377, %f2375, %f2371, %p378;
	selp.f32	%f1750, %f2376, %f2374, %p378;
	mul.ftz.f32 	%f2378, %f2377, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f2379, %f2378;
	mov.f32 	%f2380, 0fBF317200;
	fma.rn.ftz.f32 	%f2381, %f2379, %f2380, %f2377;
	mov.f32 	%f2382, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f2383, %f2379, %f2382, %f2381;
	mul.ftz.f32 	%f2321, %f2383, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2320,%f2321;
	// inline asm
	ex2.approx.ftz.f32 	%f2384, %f2379;
	mul.ftz.f32 	%f2385, %f2320, %f2384;
	setp.ltu.ftz.f32	%p379, %f2377, 0fC2D20000;
	selp.f32	%f2386, 0f00000000, %f2385, %p379;
	setp.gtu.ftz.f32	%p380, %f2377, 0f42D20000;
	selp.f32	%f3222, 0f7F800000, %f2386, %p380;
	setp.equ.ftz.f32	%p381, %f3222, 0f7F800000;
	@%p381 bra 	BB1_601;

	fma.rn.ftz.f32 	%f3222, %f3222, %f1750, %f3222;

BB1_601:
	setp.equ.ftz.f32	%p382, %f1747, 0f3F800000;
	setp.ltu.ftz.f32	%p383, %f1743, 0f00000000;
	and.pred  	%p384, %p383, %p382;
	mov.b32 	 %r1436, %f3222;
	xor.b32  	%r1437, %r1436, -2147483648;
	mov.b32 	 %f2387, %r1437;
	selp.f32	%f3223, %f2387, %f3222, %p384;

BB1_606:
	setp.equ.ftz.f32	%p391, %f1744, 0f3F800000;
	mov.f32 	%f3225, %f2289;
	@%p391 bra 	BB1_621;

	abs.ftz.f32 	%f1761, %f1744;
	setp.gtu.ftz.f32	%p392, %f1761, 0f7F800000;
	@%p392 bra 	BB1_620;

	mov.f32 	%f2391, 0f3ED55555;
	abs.ftz.f32 	%f1762, %f2391;
	setp.gtu.ftz.f32	%p393, %f1762, 0f7F800000;
	@%p393 bra 	BB1_620;
	bra.uni 	BB1_609;

BB1_620:
	add.ftz.f32 	%f3225, %f1744, 0f3ED55555;
	bra.uni 	BB1_621;

BB1_609:
	setp.equ.ftz.f32	%p394, %f1762, 0f7F800000;
	@%p394 bra 	BB1_619;
	bra.uni 	BB1_610;

BB1_619:
	setp.gtu.ftz.f32	%p412, %f1761, 0f3F800000;
	selp.f32	%f2466, 0f7F800000, 0f00000000, %p412;
	setp.equ.ftz.f32	%p413, %f1744, 0fBF800000;
	selp.f32	%f3225, 0f3F800000, %f2466, %p413;
	bra.uni 	BB1_621;

BB1_610:
	setp.equ.ftz.f32	%p395, %f1761, 0f7F800000;
	@%p395 bra 	BB1_618;
	bra.uni 	BB1_611;

BB1_618:
	setp.equ.ftz.f32	%p409, %f1747, 0f3F800000;
	setp.ltu.ftz.f32	%p410, %f1744, 0f00000000;
	and.pred  	%p411, %p410, %p409;
	selp.f32	%f3225, 0fFF800000, 0f7F800000, %p411;
	bra.uni 	BB1_621;

BB1_611:
	setp.equ.ftz.f32	%p396, %f1744, 0f00000000;
	@%p396 bra 	BB1_617;
	bra.uni 	BB1_612;

BB1_617:
	setp.equ.ftz.f32	%p408, %f1747, 0f3F800000;
	add.ftz.f32 	%f2465, %f1744, %f1744;
	selp.f32	%f3225, %f2465, 0f00000000, %p408;
	bra.uni 	BB1_621;

BB1_612:
	setp.geu.ftz.f32	%p397, %f1744, 0f00000000;
	@%p397 bra 	BB1_614;

	cvt.rzi.ftz.f32.f32	%f2394, %f2391;
	setp.neu.ftz.f32	%p398, %f2394, 0f3ED55555;
	mov.f32 	%f3225, 0f7FFFFFFF;
	@%p398 bra 	BB1_621;

BB1_614:
	mov.b32 	 %r1438, %f1761;
	and.b32  	%r1439, %r1438, 8388607;
	or.b32  	%r1440, %r1439, 1065353216;
	mov.b32 	 %f2399, %r1440;
	shr.u32 	%r1441, %r1438, 23;
	cvt.rn.f32.u32	%f2400, %r1441;
	add.ftz.f32 	%f2401, %f2400, 0fC2FE0000;
	setp.gtu.ftz.f32	%p399, %f2399, 0f3FB504F3;
	mul.ftz.f32 	%f2402, %f2399, 0f3F000000;
	add.ftz.f32 	%f2403, %f2401, 0f3F800000;
	selp.f32	%f2404, %f2402, %f2399, %p399;
	selp.f32	%f2405, %f2403, %f2401, %p399;
	add.ftz.f32 	%f2406, %f2404, 0fBF800000;
	add.ftz.f32 	%f2396, %f2404, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2395,%f2396;
	// inline asm
	add.ftz.f32 	%f2407, %f2406, %f2406;
	mul.ftz.f32 	%f2408, %f2407, %f2395;
	mul.ftz.f32 	%f2409, %f2408, %f2408;
	mov.f32 	%f2410, 0f3C4CAF63;
	mov.f32 	%f2411, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f2412, %f2411, %f2409, %f2410;
	mov.f32 	%f2413, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f2414, %f2412, %f2409, %f2413;
	mul.rn.ftz.f32 	%f2415, %f2414, %f2409;
	mul.rn.ftz.f32 	%f2416, %f2415, %f2408;
	sub.ftz.f32 	%f2417, %f2406, %f2408;
	neg.ftz.f32 	%f2418, %f2408;
	add.ftz.f32 	%f2419, %f2417, %f2417;
	fma.rn.ftz.f32 	%f2420, %f2418, %f2406, %f2419;
	mul.rn.ftz.f32 	%f2421, %f2395, %f2420;
	add.ftz.f32 	%f2422, %f2408, %f2416;
	sub.ftz.f32 	%f2423, %f2408, %f2422;
	add.ftz.f32 	%f2424, %f2416, %f2423;
	add.ftz.f32 	%f2425, %f2421, %f2424;
	add.ftz.f32 	%f2426, %f2422, %f2425;
	sub.ftz.f32 	%f2427, %f2422, %f2426;
	add.ftz.f32 	%f2428, %f2425, %f2427;
	mov.f32 	%f2429, 0f3F317200;
	mul.rn.ftz.f32 	%f2430, %f2405, %f2429;
	mov.f32 	%f2431, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f2432, %f2405, %f2431;
	add.ftz.f32 	%f2433, %f2430, %f2426;
	sub.ftz.f32 	%f2434, %f2430, %f2433;
	add.ftz.f32 	%f2435, %f2426, %f2434;
	add.ftz.f32 	%f2436, %f2428, %f2435;
	add.ftz.f32 	%f2437, %f2432, %f2436;
	add.ftz.f32 	%f2438, %f2433, %f2437;
	sub.ftz.f32 	%f2439, %f2433, %f2438;
	add.ftz.f32 	%f2440, %f2437, %f2439;
	setp.gtu.ftz.f32	%p400, %f1762, 0f77F684DF;
	selp.f32	%f2441, 0f38555555, 0f3ED55555, %p400;
	mul.rn.ftz.f32 	%f2442, %f2441, %f2438;
	neg.ftz.f32 	%f2443, %f2442;
	fma.rn.ftz.f32 	%f2444, %f2441, %f2438, %f2443;
	fma.rn.ftz.f32 	%f2445, %f2441, %f2440, %f2444;
	mov.f32 	%f2446, 0f00000000;
	fma.rn.ftz.f32 	%f2447, %f2446, %f2438, %f2445;
	add.rn.ftz.f32 	%f2448, %f2442, %f2447;
	neg.ftz.f32 	%f2449, %f2448;
	add.rn.ftz.f32 	%f2450, %f2442, %f2449;
	add.rn.ftz.f32 	%f2451, %f2450, %f2447;
	mov.b32 	 %r1442, %f2448;
	setp.eq.s32	%p401, %r1442, 1118925336;
	add.s32 	%r1443, %r1442, -1;
	mov.b32 	 %f2452, %r1443;
	add.ftz.f32 	%f2453, %f2451, 0f37000000;
	selp.f32	%f2454, %f2452, %f2448, %p401;
	selp.f32	%f1763, %f2453, %f2451, %p401;
	mul.ftz.f32 	%f2455, %f2454, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f2456, %f2455;
	mov.f32 	%f2457, 0fBF317200;
	fma.rn.ftz.f32 	%f2458, %f2456, %f2457, %f2454;
	mov.f32 	%f2459, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f2460, %f2456, %f2459, %f2458;
	mul.ftz.f32 	%f2398, %f2460, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2397,%f2398;
	// inline asm
	ex2.approx.ftz.f32 	%f2461, %f2456;
	mul.ftz.f32 	%f2462, %f2397, %f2461;
	setp.ltu.ftz.f32	%p402, %f2454, 0fC2D20000;
	selp.f32	%f2463, 0f00000000, %f2462, %p402;
	setp.gtu.ftz.f32	%p403, %f2454, 0f42D20000;
	selp.f32	%f3224, 0f7F800000, %f2463, %p403;
	setp.equ.ftz.f32	%p404, %f3224, 0f7F800000;
	@%p404 bra 	BB1_616;

	fma.rn.ftz.f32 	%f3224, %f3224, %f1763, %f3224;

BB1_616:
	setp.equ.ftz.f32	%p405, %f1747, 0f3F800000;
	setp.ltu.ftz.f32	%p406, %f1744, 0f00000000;
	and.pred  	%p407, %p406, %p405;
	mov.b32 	 %r1444, %f3224;
	xor.b32  	%r1445, %r1444, -2147483648;
	mov.b32 	 %f2464, %r1445;
	selp.f32	%f3225, %f2464, %f3224, %p407;

BB1_621:
	setp.equ.ftz.f32	%p414, %f1745, 0f3F800000;
	mov.f32 	%f3227, %f2289;
	@%p414 bra 	BB1_636;

	abs.ftz.f32 	%f1777, %f1745;
	setp.gtu.ftz.f32	%p415, %f1777, 0f7F800000;
	@%p415 bra 	BB1_635;

	mov.f32 	%f2468, 0f3ED55555;
	abs.ftz.f32 	%f1778, %f2468;
	setp.gtu.ftz.f32	%p416, %f1778, 0f7F800000;
	@%p416 bra 	BB1_635;
	bra.uni 	BB1_624;

BB1_635:
	add.ftz.f32 	%f3227, %f1745, 0f3ED55555;
	bra.uni 	BB1_636;

BB1_624:
	setp.equ.ftz.f32	%p417, %f1778, 0f7F800000;
	@%p417 bra 	BB1_634;
	bra.uni 	BB1_625;

BB1_634:
	setp.gtu.ftz.f32	%p435, %f1777, 0f3F800000;
	selp.f32	%f2543, 0f7F800000, 0f00000000, %p435;
	setp.equ.ftz.f32	%p436, %f1745, 0fBF800000;
	selp.f32	%f3227, 0f3F800000, %f2543, %p436;
	bra.uni 	BB1_636;

BB1_625:
	setp.equ.ftz.f32	%p418, %f1777, 0f7F800000;
	@%p418 bra 	BB1_633;
	bra.uni 	BB1_626;

BB1_633:
	setp.equ.ftz.f32	%p432, %f1747, 0f3F800000;
	setp.ltu.ftz.f32	%p433, %f1745, 0f00000000;
	and.pred  	%p434, %p433, %p432;
	selp.f32	%f3227, 0fFF800000, 0f7F800000, %p434;
	bra.uni 	BB1_636;

BB1_626:
	setp.equ.ftz.f32	%p419, %f1745, 0f00000000;
	@%p419 bra 	BB1_632;
	bra.uni 	BB1_627;

BB1_632:
	setp.equ.ftz.f32	%p431, %f1747, 0f3F800000;
	add.ftz.f32 	%f2542, %f1745, %f1745;
	selp.f32	%f3227, %f2542, 0f00000000, %p431;
	bra.uni 	BB1_636;

BB1_627:
	setp.geu.ftz.f32	%p420, %f1745, 0f00000000;
	@%p420 bra 	BB1_629;

	cvt.rzi.ftz.f32.f32	%f2471, %f2468;
	setp.neu.ftz.f32	%p421, %f2471, 0f3ED55555;
	mov.f32 	%f3227, 0f7FFFFFFF;
	@%p421 bra 	BB1_636;

BB1_629:
	mov.b32 	 %r1446, %f1777;
	and.b32  	%r1447, %r1446, 8388607;
	or.b32  	%r1448, %r1447, 1065353216;
	mov.b32 	 %f2476, %r1448;
	shr.u32 	%r1449, %r1446, 23;
	cvt.rn.f32.u32	%f2477, %r1449;
	add.ftz.f32 	%f2478, %f2477, 0fC2FE0000;
	setp.gtu.ftz.f32	%p422, %f2476, 0f3FB504F3;
	mul.ftz.f32 	%f2479, %f2476, 0f3F000000;
	add.ftz.f32 	%f2480, %f2478, 0f3F800000;
	selp.f32	%f2481, %f2479, %f2476, %p422;
	selp.f32	%f2482, %f2480, %f2478, %p422;
	add.ftz.f32 	%f2483, %f2481, 0fBF800000;
	add.ftz.f32 	%f2473, %f2481, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2472,%f2473;
	// inline asm
	add.ftz.f32 	%f2484, %f2483, %f2483;
	mul.ftz.f32 	%f2485, %f2484, %f2472;
	mul.ftz.f32 	%f2486, %f2485, %f2485;
	mov.f32 	%f2487, 0f3C4CAF63;
	mov.f32 	%f2488, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f2489, %f2488, %f2486, %f2487;
	mov.f32 	%f2490, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f2491, %f2489, %f2486, %f2490;
	mul.rn.ftz.f32 	%f2492, %f2491, %f2486;
	mul.rn.ftz.f32 	%f2493, %f2492, %f2485;
	sub.ftz.f32 	%f2494, %f2483, %f2485;
	neg.ftz.f32 	%f2495, %f2485;
	add.ftz.f32 	%f2496, %f2494, %f2494;
	fma.rn.ftz.f32 	%f2497, %f2495, %f2483, %f2496;
	mul.rn.ftz.f32 	%f2498, %f2472, %f2497;
	add.ftz.f32 	%f2499, %f2485, %f2493;
	sub.ftz.f32 	%f2500, %f2485, %f2499;
	add.ftz.f32 	%f2501, %f2493, %f2500;
	add.ftz.f32 	%f2502, %f2498, %f2501;
	add.ftz.f32 	%f2503, %f2499, %f2502;
	sub.ftz.f32 	%f2504, %f2499, %f2503;
	add.ftz.f32 	%f2505, %f2502, %f2504;
	mov.f32 	%f2506, 0f3F317200;
	mul.rn.ftz.f32 	%f2507, %f2482, %f2506;
	mov.f32 	%f2508, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f2509, %f2482, %f2508;
	add.ftz.f32 	%f2510, %f2507, %f2503;
	sub.ftz.f32 	%f2511, %f2507, %f2510;
	add.ftz.f32 	%f2512, %f2503, %f2511;
	add.ftz.f32 	%f2513, %f2505, %f2512;
	add.ftz.f32 	%f2514, %f2509, %f2513;
	add.ftz.f32 	%f2515, %f2510, %f2514;
	sub.ftz.f32 	%f2516, %f2510, %f2515;
	add.ftz.f32 	%f2517, %f2514, %f2516;
	setp.gtu.ftz.f32	%p423, %f1778, 0f77F684DF;
	selp.f32	%f2518, 0f38555555, 0f3ED55555, %p423;
	mul.rn.ftz.f32 	%f2519, %f2518, %f2515;
	neg.ftz.f32 	%f2520, %f2519;
	fma.rn.ftz.f32 	%f2521, %f2518, %f2515, %f2520;
	fma.rn.ftz.f32 	%f2522, %f2518, %f2517, %f2521;
	mov.f32 	%f2523, 0f00000000;
	fma.rn.ftz.f32 	%f2524, %f2523, %f2515, %f2522;
	add.rn.ftz.f32 	%f2525, %f2519, %f2524;
	neg.ftz.f32 	%f2526, %f2525;
	add.rn.ftz.f32 	%f2527, %f2519, %f2526;
	add.rn.ftz.f32 	%f2528, %f2527, %f2524;
	mov.b32 	 %r1450, %f2525;
	setp.eq.s32	%p424, %r1450, 1118925336;
	add.s32 	%r1451, %r1450, -1;
	mov.b32 	 %f2529, %r1451;
	add.ftz.f32 	%f2530, %f2528, 0f37000000;
	selp.f32	%f2531, %f2529, %f2525, %p424;
	selp.f32	%f1779, %f2530, %f2528, %p424;
	mul.ftz.f32 	%f2532, %f2531, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f2533, %f2532;
	mov.f32 	%f2534, 0fBF317200;
	fma.rn.ftz.f32 	%f2535, %f2533, %f2534, %f2531;
	mov.f32 	%f2536, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f2537, %f2533, %f2536, %f2535;
	mul.ftz.f32 	%f2475, %f2537, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2474,%f2475;
	// inline asm
	ex2.approx.ftz.f32 	%f2538, %f2533;
	mul.ftz.f32 	%f2539, %f2474, %f2538;
	setp.ltu.ftz.f32	%p425, %f2531, 0fC2D20000;
	selp.f32	%f2540, 0f00000000, %f2539, %p425;
	setp.gtu.ftz.f32	%p426, %f2531, 0f42D20000;
	selp.f32	%f3226, 0f7F800000, %f2540, %p426;
	setp.equ.ftz.f32	%p427, %f3226, 0f7F800000;
	@%p427 bra 	BB1_631;

	fma.rn.ftz.f32 	%f3226, %f3226, %f1779, %f3226;

BB1_631:
	setp.equ.ftz.f32	%p428, %f1747, 0f3F800000;
	setp.ltu.ftz.f32	%p429, %f1745, 0f00000000;
	and.pred  	%p430, %p429, %p428;
	mov.b32 	 %r1452, %f3226;
	xor.b32  	%r1453, %r1452, -2147483648;
	mov.b32 	 %f2541, %r1453;
	selp.f32	%f3227, %f2541, %f3226, %p430;

BB1_636:
	add.ftz.f32 	%f2544, %f3227, 0fBD6147AE;
	add.ftz.f32 	%f2545, %f3225, 0fBD6147AE;
	add.ftz.f32 	%f2546, %f3223, 0fBD6147AE;
	setp.ltu.ftz.f32	%p437, %f1740, 0f3B4D2E1C;
	selp.f32	%f2547, 0f3F800000, 0f00000000, %p437;
	setp.ltu.ftz.f32	%p438, %f1741, 0f3B4D2E1C;
	selp.f32	%f2548, 0f3F800000, 0f00000000, %p438;
	setp.ltu.ftz.f32	%p439, %f1742, 0f3B4D2E1C;
	selp.f32	%f2549, 0f3F800000, 0f00000000, %p439;
	neg.ftz.f32 	%f2550, %f2546;
	fma.rn.ftz.f32 	%f2551, %f1740, 0f414EB852, %f2550;
	mul.rn.f32 	%f2552, %f2551, %f2547;
	add.ftz.f32 	%f1793, %f2552, %f2546;
	neg.ftz.f32 	%f2556, %f2545;
	fma.rn.ftz.f32 	%f2557, %f1741, 0f414EB852, %f2556;
	mul.rn.f32 	%f2558, %f2557, %f2548;
	add.ftz.f32 	%f3230, %f2558, %f2545;
	neg.ftz.f32 	%f2559, %f2544;
	fma.rn.ftz.f32 	%f2560, %f1742, 0f414EB852, %f2559;
	mul.rn.f32 	%f2561, %f2560, %f2549;
	add.ftz.f32 	%f3231, %f2544, %f2561;
	suq.channel_order.b32 	%r1454, [renderNoTAA_param_0];
	setp.gt.s32	%p440, %r1454, 4277;
	@%p440 bra 	BB1_640;

	setp.eq.s32	%p443, %r1454, 4273;
	@%p443 bra 	BB1_645;
	bra.uni 	BB1_638;

BB1_645:
	mov.f32 	%f3229, 0f00000000;
	mov.f32 	%f3228, %f2289;
	mov.f32 	%f3230, %f3229;
	mov.f32 	%f3231, %f3229;
	bra.uni 	BB1_646;

BB1_640:
	setp.eq.s32	%p441, %r1454, 4278;
	@%p441 bra 	BB1_641;

	setp.ne.s32	%p442, %r1454, 4279;
	@%p442 bra 	BB1_643;

	mov.f32 	%f3228, %f2289;
	mov.f32 	%f3229, %f1793;
	bra.uni 	BB1_646;

BB1_638:
	setp.eq.s32	%p444, %r1454, 4275;
	@%p444 bra 	BB1_639;
	bra.uni 	BB1_643;

BB1_639:
	mov.f32 	%f3230, 0f00000000;
	mov.f32 	%f3229, 0f3F800000;
	mov.f32 	%f3228, %f1793;
	mov.f32 	%f3231, %f3230;
	bra.uni 	BB1_646;

BB1_641:
	mov.f32 	%f3228, %f3231;
	mov.f32 	%f3229, %f3230;
	mov.f32 	%f3230, %f1793;
	mov.f32 	%f3231, %f2289;
	bra.uni 	BB1_646;

BB1_643:
	mov.f32 	%f3228, %f1793;
	mov.f32 	%f3229, %f3230;
	mov.f32 	%f3230, %f3231;
	mov.f32 	%f3231, %f2289;

BB1_646:
	mov.b32	%r1476, %envreg4;
	mov.u32 	%r1475, %ntid.y;
	mov.u32 	%r1474, %ctaid.y;
	mov.u32 	%r1473, %tid.y;
	mad.lo.s32 	%r1472, %r1474, %r1475, %r1476;
	add.s32 	%r1471, %r1472, %r1473;
	mov.b32	%r1470, %envreg3;
	mov.u32 	%r1469, %ntid.x;
	mov.u32 	%r1468, %ctaid.x;
	mov.u32 	%r1467, %tid.x;
	mad.lo.s32 	%r1466, %r1468, %r1469, %r1470;
	add.s32 	%r1465, %r1466, %r1467;
	mov.b32 	 %r1455, %f3228;
	mov.b32 	 %r1456, %f3229;
	mov.b32 	 %r1457, %f3230;
	mov.b32 	 %r1458, %f3231;
	sust.p.2d.v4.b32.trap 	[renderNoTAA_param_0, {%r1465, %r1471}], {%r1455, %r1456, %r1457, %r1458};
	ret;
}

	// .globl	finalize
.entry finalize(
	.param .u64 .ptr .global .align 16 finalize_param_0,
	.param .u64 .ptr .global .align 16 finalize_param_1,
	.param .u64 .ptr .global .align 16 finalize_param_2,
	.param .u64 .ptr .const .align 16 finalize_param_3
)
{
	.reg .pred 	%p<19>;
	.reg .f32 	%f<565>;
	.reg .b32 	%r<70>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd3, [finalize_param_0];
	ld.param.u64 	%rd4, [finalize_param_1];
	ld.param.u64 	%rd5, [finalize_param_2];
	ld.param.u64 	%rd6, [finalize_param_3];
	mov.b32	%r22, %envreg3;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mad.lo.s32 	%r25, %r23, %r24, %r22;
	mov.u32 	%r26, %tid.x;
	add.s32 	%r1, %r25, %r26;
	cvt.u64.u32	%rd7, %r1;
	mov.u32 	%r27, %ctaid.y;
	mov.u32 	%r28, %ntid.y;
	mov.b32	%r29, %envreg4;
	mad.lo.s32 	%r30, %r27, %r28, %r29;
	mov.u32 	%r31, %tid.y;
	add.s32 	%r2, %r30, %r31;
	mul.wide.u32 	%rd8, %r2, 1600;
	add.s64 	%rd9, %rd8, %rd7;
	cvt.s64.s32 	%rd1, %rd9;
	shl.b64 	%rd10, %rd1, 4;
	add.s64 	%rd11, %rd5, %rd10;
	ld.global.v4.f32 	{%f102, %f103, %f104, %f105}, [%rd11];
	cvt.rn.f32.s32	%f106, %r1;
	cvt.rn.f32.s32	%f107, %r2;
	add.s64 	%rd2, %rd6, 32;
	ld.const.v4.f32 	{%f108, %f109, %f110, %f111}, [%rd6+48];
	ld.const.v4.f32 	{%f112, %f113, %f114, %f115}, [%rd6+32];
	sub.ftz.f32 	%f118, %f110, %f114;
	sub.ftz.f32 	%f121, %f109, %f113;
	sub.ftz.f32 	%f124, %f108, %f112;
	mul.ftz.f32 	%f125, %f106, 0f3A23D70A;
	fma.rn.ftz.f32 	%f126, %f124, %f125, %f112;
	fma.rn.ftz.f32 	%f127, %f121, %f125, %f113;
	fma.rn.ftz.f32 	%f128, %f118, %f125, %f114;
	ld.const.v4.f32 	{%f129, %f130, %f131, %f132}, [%rd6+64];
	sub.ftz.f32 	%f134, %f129, %f112;
	sub.ftz.f32 	%f136, %f130, %f113;
	sub.ftz.f32 	%f138, %f131, %f114;
	mul.ftz.f32 	%f139, %f107, 0f3A800000;
	ld.const.v4.f32 	{%f140, %f141, %f142, %f143}, [%rd6+16];
	fma.rn.ftz.f32 	%f144, %f138, %f139, %f128;
	sub.ftz.f32 	%f513, %f144, %f142;
	fma.rn.ftz.f32 	%f145, %f136, %f139, %f127;
	sub.ftz.f32 	%f512, %f145, %f141;
	fma.rn.ftz.f32 	%f146, %f134, %f139, %f126;
	sub.ftz.f32 	%f511, %f146, %f140;
	abs.f32 	%f147, %f511;
	setp.neu.ftz.f32	%p1, %f147, 0f00000000;
	@%p1 bra 	BB2_3;

	abs.f32 	%f148, %f512;
	setp.neu.ftz.f32	%p2, %f148, 0f00000000;
	@%p2 bra 	BB2_3;

	abs.f32 	%f149, %f513;
	setp.equ.ftz.f32	%p3, %f149, 0f00000000;
	@%p3 bra 	BB2_4;

BB2_3:
	mul.ftz.f32 	%f150, %f512, %f512;
	fma.rn.ftz.f32 	%f151, %f511, %f511, %f150;
	fma.rn.ftz.f32 	%f152, %f513, %f513, %f151;
	rsqrt.approx.ftz.f32 	%f153, %f152;
	mul.ftz.f32 	%f513, %f513, %f153;
	mul.ftz.f32 	%f512, %f512, %f153;
	mul.ftz.f32 	%f511, %f511, %f153;

BB2_4:
	fma.rn.ftz.f32 	%f161, %f105, %f511, %f140;
	ld.const.v4.f32 	{%f162, %f163, %f164, %f165}, [%rd2+176];
	fma.rn.ftz.f32 	%f167, %f105, %f512, %f141;
	mul.ftz.f32 	%f169, %f167, %f163;
	fma.rn.ftz.f32 	%f170, %f161, %f162, %f169;
	fma.rn.ftz.f32 	%f171, %f105, %f513, %f142;
	fma.rn.ftz.f32 	%f173, %f171, %f164, %f170;
	sub.ftz.f32 	%f175, %f173, %f165;
	ld.const.v4.f32 	{%f176, %f177, %f178, %f179}, [%rd2+192];
	mul.ftz.f32 	%f182, %f167, %f177;
	fma.rn.ftz.f32 	%f183, %f161, %f176, %f182;
	fma.rn.ftz.f32 	%f185, %f171, %f178, %f183;
	sub.ftz.f32 	%f187, %f185, %f179;
	ld.const.v4.f32 	{%f188, %f189, %f190, %f191}, [%rd2+208];
	mul.ftz.f32 	%f194, %f167, %f189;
	fma.rn.ftz.f32 	%f195, %f161, %f188, %f194;
	fma.rn.ftz.f32 	%f197, %f171, %f190, %f195;
	sub.ftz.f32 	%f199, %f197, %f191;
	ld.const.v4.f32 	{%f200, %f201, %f202, %f203}, [%rd2+224];
	mul.ftz.f32 	%f206, %f167, %f201;
	fma.rn.ftz.f32 	%f207, %f161, %f200, %f206;
	fma.rn.ftz.f32 	%f209, %f171, %f202, %f207;
	sub.ftz.f32 	%f211, %f209, %f203;
	add.ftz.f32 	%f212, %f175, %f187;
	div.approx.ftz.f32 	%f213, %f175, %f212;
	mul.ftz.f32 	%f155, %f213, 0f44C80000;
	add.ftz.f32 	%f214, %f199, %f211;
	div.approx.ftz.f32 	%f215, %f199, %f214;
	mul.ftz.f32 	%f157, %f215, 0f44800000;
	// inline asm
	cvt.rmi.f32.f32 	%f154, %f155;
	// inline asm
	sub.ftz.f32 	%f19, %f155, %f154;
	// inline asm
	cvt.rmi.f32.f32 	%f156, %f157;
	// inline asm
	sub.ftz.f32 	%f20, %f157, %f156;
	cvt.rzi.ftz.s32.f32	%r3, %f155;
	cvt.rzi.ftz.s32.f32	%r4, %f157;
	setp.eq.s32	%p4, %r3, 0;
	setp.eq.s32	%p5, %r4, 0;
	or.pred  	%p6, %p4, %p5;
	setp.gt.s32	%p7, %r3, 1598;
	or.pred  	%p8, %p6, %p7;
	setp.gt.s32	%p9, %r4, 1022;
	or.pred  	%p10, %p8, %p9;
	mov.f32 	%f160, 0f00000000;
	mov.f32 	%f514, %f160;
	mov.f32 	%f515, %f160;
	mov.f32 	%f516, %f160;
	@%p10 bra 	BB2_6;

	mov.u32 	%r32, 0;
	max.s32 	%r33, %r3, %r32;
	mov.u32 	%r34, 1599;
	min.s32 	%r35, %r33, %r34;
	add.s32 	%r36, %r3, 1;
	max.s32 	%r37, %r36, %r32;
	min.s32 	%r38, %r37, %r34;
	max.s32 	%r39, %r4, %r32;
	mov.u32 	%r40, 1023;
	min.s32 	%r41, %r39, %r40;
	add.s32 	%r42, %r4, 1;
	max.s32 	%r43, %r42, %r32;
	min.s32 	%r44, %r43, %r40;
	mov.f32 	%f216, 0f3F800000;
	sub.ftz.f32 	%f217, %f216, %f20;
	sub.ftz.f32 	%f218, %f216, %f19;
	mul.ftz.f32 	%f219, %f218, %f217;
	mul.lo.s32 	%r45, %r41, 1600;
	add.s32 	%r46, %r45, %r35;
	mul.wide.s32 	%rd12, %r46, 16;
	add.s64 	%rd13, %rd3, %rd12;
	ld.global.v4.f32 	{%f220, %f221, %f222, %f223}, [%rd13];
	mul.ftz.f32 	%f227, %f19, %f217;
	add.s32 	%r47, %r45, %r38;
	mul.wide.s32 	%rd14, %r47, 16;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.v4.f32 	{%f228, %f229, %f230, %f231}, [%rd15];
	mul.ftz.f32 	%f235, %f227, %f228;
	mul.ftz.f32 	%f236, %f227, %f229;
	mul.ftz.f32 	%f237, %f227, %f230;
	mul.ftz.f32 	%f238, %f218, %f20;
	mul.lo.s32 	%r48, %r44, 1600;
	add.s32 	%r49, %r48, %r35;
	mul.wide.s32 	%rd16, %r49, 16;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.v4.f32 	{%f239, %f240, %f241, %f242}, [%rd17];
	mul.ftz.f32 	%f246, %f19, %f20;
	add.s32 	%r50, %r48, %r38;
	mul.wide.s32 	%rd18, %r50, 16;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.v4.f32 	{%f247, %f248, %f249, %f250}, [%rd19];
	fma.rn.ftz.f32 	%f254, %f219, %f222, %f237;
	fma.rn.ftz.f32 	%f255, %f219, %f221, %f236;
	fma.rn.ftz.f32 	%f256, %f219, %f220, %f235;
	fma.rn.ftz.f32 	%f257, %f238, %f239, %f256;
	fma.rn.ftz.f32 	%f258, %f238, %f240, %f255;
	fma.rn.ftz.f32 	%f259, %f238, %f241, %f254;
	fma.rn.ftz.f32 	%f516, %f246, %f249, %f259;
	fma.rn.ftz.f32 	%f515, %f246, %f248, %f258;
	fma.rn.ftz.f32 	%f514, %f246, %f247, %f257;

BB2_6:
	mov.u32 	%r51, 0;
	mov.f32 	%f266, 0f40800000;
	min.f32 	%f267, %f266, %f102;
	min.f32 	%f268, %f266, %f103;
	min.f32 	%f269, %f266, %f104;
	add.ftz.f32 	%f270, %f268, %f268;
	add.ftz.f32 	%f271, %f267, %f270;
	add.ftz.f32 	%f272, %f269, %f271;
	mul.ftz.f32 	%f27, %f272, 0f3E800000;
	fma.rn.ftz.f32 	%f273, %f267, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f274, %f269, 0fC0000000, %f273;
	fma.rn.ftz.f32 	%f28, %f274, 0f3E800000, 0f3F008081;
	sub.ftz.f32 	%f275, %f270, %f267;
	sub.ftz.f32 	%f276, %f275, %f269;
	fma.rn.ftz.f32 	%f29, %f276, 0f3E800000, 0f3F008081;
	add.s32 	%r52, %r1, -1;
	max.s32 	%r5, %r51, %r52;
	add.s32 	%r53, %r2, -1;
	max.s32 	%r65, %r51, %r53;
	add.s32 	%r54, %r1, 1;
	mov.u32 	%r55, 1599;
	min.s32 	%r7, %r55, %r54;
	add.s32 	%r56, %r2, 1;
	mov.u32 	%r57, 1023;
	min.s32 	%r8, %r57, %r56;
	setp.gt.s32	%p11, %r65, %r8;
	mov.f32 	%f553, %f160;
	mov.f32 	%f554, %f160;
	mov.f32 	%f555, %f160;
	mov.f32 	%f556, %f160;
	mov.f32 	%f557, %f160;
	mov.f32 	%f558, %f160;
	@%p11 bra 	BB2_21;

	max.s32 	%r58, %r5, %r7;
	add.s32 	%r59, %r58, 1;
	sub.s32 	%r9, %r59, %r5;
	and.b32  	%r10, %r9, 3;
	add.s32 	%r11, %r5, 1;
	mov.f32 	%f553, 0f00000000;
	mov.f32 	%f554, %f553;
	mov.f32 	%f555, %f553;
	mov.f32 	%f556, %f553;
	mov.f32 	%f557, %f553;
	mov.f32 	%f558, %f553;

BB2_8:
	mov.u32 	%r12, %r65;
	setp.gt.s32	%p12, %r5, %r7;
	@%p12 bra 	BB2_20;

	setp.eq.s32	%p13, %r10, 0;
	mul.lo.s32 	%r13, %r12, 1600;
	mov.f32 	%f288, 0f00000000;
	@%p13 bra 	BB2_10;
	bra.uni 	BB2_11;

BB2_10:
	mov.u32 	%r69, %r5;
	mov.f32 	%f547, %f553;
	mov.f32 	%f548, %f554;
	mov.f32 	%f549, %f555;
	mov.f32 	%f550, %f556;
	mov.f32 	%f551, %f557;
	mov.f32 	%f552, %f558;
	mov.f32 	%f553, %f288;
	mov.f32 	%f554, %f288;
	mov.f32 	%f555, %f288;
	mov.f32 	%f556, %f288;
	mov.f32 	%f557, %f288;
	mov.f32 	%f558, %f288;
	bra.uni 	BB2_18;

BB2_11:
	setp.eq.s32	%p14, %r10, 1;
	@%p14 bra 	BB2_12;
	bra.uni 	BB2_13;

BB2_12:
	mov.u32 	%r67, %r5;
	bra.uni 	BB2_17;

BB2_13:
	setp.eq.s32	%p15, %r10, 2;
	@%p15 bra 	BB2_14;
	bra.uni 	BB2_15;

BB2_14:
	mov.u32 	%r66, %r5;
	bra.uni 	BB2_16;

BB2_15:
	add.s32 	%r60, %r5, %r13;
	mul.wide.s32 	%rd20, %r60, 16;
	add.s64 	%rd21, %rd5, %rd20;
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd21];
	min.f32 	%f295, %f266, %f289;
	min.f32 	%f297, %f266, %f290;
	min.f32 	%f299, %f266, %f291;
	add.ftz.f32 	%f300, %f297, %f297;
	add.ftz.f32 	%f301, %f295, %f300;
	add.ftz.f32 	%f302, %f299, %f301;
	fma.rn.ftz.f32 	%f303, %f295, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f304, %f299, 0fC0000000, %f303;
	sub.ftz.f32 	%f305, %f300, %f295;
	sub.ftz.f32 	%f306, %f305, %f299;
	mul.ftz.f32 	%f307, %f302, 0f3E800000;
	fma.rn.ftz.f32 	%f308, %f306, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f309, %f304, 0f3E800000, 0f3F008081;
	add.ftz.f32 	%f557, %f557, %f309;
	add.ftz.f32 	%f558, %f558, %f308;
	add.ftz.f32 	%f556, %f556, %f307;
	fma.rn.ftz.f32 	%f554, %f309, %f309, %f554;
	fma.rn.ftz.f32 	%f555, %f308, %f308, %f555;
	fma.rn.ftz.f32 	%f553, %f307, %f307, %f553;
	mov.u32 	%r66, %r11;

BB2_16:
	add.s32 	%r61, %r66, %r13;
	mul.wide.s32 	%rd22, %r61, 16;
	add.s64 	%rd23, %rd5, %rd22;
	ld.global.v4.f32 	{%f310, %f311, %f312, %f313}, [%rd23];
	min.f32 	%f316, %f266, %f310;
	min.f32 	%f318, %f266, %f311;
	min.f32 	%f320, %f266, %f312;
	add.ftz.f32 	%f321, %f318, %f318;
	add.ftz.f32 	%f322, %f316, %f321;
	add.ftz.f32 	%f323, %f320, %f322;
	fma.rn.ftz.f32 	%f324, %f316, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f325, %f320, 0fC0000000, %f324;
	sub.ftz.f32 	%f326, %f321, %f316;
	sub.ftz.f32 	%f327, %f326, %f320;
	mul.ftz.f32 	%f328, %f323, 0f3E800000;
	fma.rn.ftz.f32 	%f329, %f327, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f330, %f325, 0f3E800000, 0f3F008081;
	add.ftz.f32 	%f557, %f557, %f330;
	add.ftz.f32 	%f558, %f558, %f329;
	add.ftz.f32 	%f556, %f556, %f328;
	fma.rn.ftz.f32 	%f554, %f330, %f330, %f554;
	fma.rn.ftz.f32 	%f555, %f329, %f329, %f555;
	fma.rn.ftz.f32 	%f553, %f328, %f328, %f553;
	add.s32 	%r67, %r66, 1;

BB2_17:
	add.s32 	%r62, %r67, %r13;
	mul.wide.s32 	%rd24, %r62, 16;
	add.s64 	%rd25, %rd5, %rd24;
	ld.global.v4.f32 	{%f331, %f332, %f333, %f334}, [%rd25];
	min.f32 	%f337, %f266, %f331;
	min.f32 	%f339, %f266, %f332;
	min.f32 	%f341, %f266, %f333;
	add.ftz.f32 	%f342, %f339, %f339;
	add.ftz.f32 	%f343, %f337, %f342;
	add.ftz.f32 	%f344, %f341, %f343;
	fma.rn.ftz.f32 	%f345, %f337, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f346, %f341, 0fC0000000, %f345;
	sub.ftz.f32 	%f347, %f342, %f337;
	sub.ftz.f32 	%f348, %f347, %f341;
	mul.ftz.f32 	%f349, %f344, 0f3E800000;
	fma.rn.ftz.f32 	%f350, %f348, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f351, %f346, 0f3E800000, 0f3F008081;
	add.ftz.f32 	%f551, %f557, %f351;
	add.ftz.f32 	%f552, %f558, %f350;
	add.ftz.f32 	%f550, %f556, %f349;
	fma.rn.ftz.f32 	%f548, %f351, %f351, %f554;
	fma.rn.ftz.f32 	%f549, %f350, %f350, %f555;
	fma.rn.ftz.f32 	%f547, %f349, %f349, %f553;
	add.s32 	%r69, %r67, 1;
	mov.f32 	%f553, %f547;
	mov.f32 	%f554, %f548;
	mov.f32 	%f555, %f549;
	mov.f32 	%f556, %f550;
	mov.f32 	%f557, %f551;
	mov.f32 	%f558, %f552;

BB2_18:
	setp.lt.u32	%p16, %r9, 4;
	@%p16 bra 	BB2_20;

BB2_19:
	add.s32 	%r63, %r69, %r13;
	mul.wide.s32 	%rd26, %r63, 16;
	add.s64 	%rd27, %rd5, %rd26;
	ld.global.v4.f32 	{%f352, %f353, %f354, %f355}, [%rd27];
	min.f32 	%f358, %f266, %f352;
	min.f32 	%f360, %f266, %f353;
	min.f32 	%f362, %f266, %f354;
	add.ftz.f32 	%f363, %f360, %f360;
	add.ftz.f32 	%f364, %f358, %f363;
	add.ftz.f32 	%f365, %f362, %f364;
	fma.rn.ftz.f32 	%f366, %f358, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f367, %f362, 0fC0000000, %f366;
	sub.ftz.f32 	%f368, %f363, %f358;
	sub.ftz.f32 	%f369, %f368, %f362;
	fma.rn.ftz.f32 	%f370, %f367, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f371, %f369, 0f3E800000, 0f3F008081;
	mul.ftz.f32 	%f372, %f365, 0f3E800000;
	add.ftz.f32 	%f373, %f550, %f372;
	add.ftz.f32 	%f374, %f552, %f371;
	add.ftz.f32 	%f375, %f551, %f370;
	fma.rn.ftz.f32 	%f376, %f372, %f372, %f547;
	fma.rn.ftz.f32 	%f377, %f371, %f371, %f549;
	fma.rn.ftz.f32 	%f378, %f370, %f370, %f548;
	ld.global.v4.f32 	{%f379, %f380, %f381, %f382}, [%rd27+16];
	min.f32 	%f384, %f266, %f379;
	min.f32 	%f386, %f266, %f380;
	min.f32 	%f388, %f266, %f381;
	add.ftz.f32 	%f389, %f386, %f386;
	add.ftz.f32 	%f390, %f384, %f389;
	add.ftz.f32 	%f391, %f388, %f390;
	fma.rn.ftz.f32 	%f392, %f384, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f393, %f388, 0fC0000000, %f392;
	sub.ftz.f32 	%f394, %f389, %f384;
	sub.ftz.f32 	%f395, %f394, %f388;
	mul.ftz.f32 	%f396, %f391, 0f3E800000;
	fma.rn.ftz.f32 	%f397, %f395, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f398, %f393, 0f3E800000, 0f3F008081;
	add.ftz.f32 	%f399, %f375, %f398;
	add.ftz.f32 	%f400, %f374, %f397;
	add.ftz.f32 	%f401, %f373, %f396;
	fma.rn.ftz.f32 	%f402, %f398, %f398, %f378;
	fma.rn.ftz.f32 	%f403, %f397, %f397, %f377;
	fma.rn.ftz.f32 	%f404, %f396, %f396, %f376;
	ld.global.v4.f32 	{%f405, %f406, %f407, %f408}, [%rd27+32];
	min.f32 	%f410, %f266, %f405;
	min.f32 	%f412, %f266, %f406;
	min.f32 	%f414, %f266, %f407;
	add.ftz.f32 	%f415, %f412, %f412;
	add.ftz.f32 	%f416, %f410, %f415;
	add.ftz.f32 	%f417, %f414, %f416;
	fma.rn.ftz.f32 	%f418, %f410, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f419, %f414, 0fC0000000, %f418;
	sub.ftz.f32 	%f420, %f415, %f410;
	sub.ftz.f32 	%f421, %f420, %f414;
	fma.rn.ftz.f32 	%f422, %f419, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f423, %f421, 0f3E800000, 0f3F008081;
	mul.ftz.f32 	%f424, %f417, 0f3E800000;
	add.ftz.f32 	%f425, %f401, %f424;
	add.ftz.f32 	%f426, %f400, %f423;
	add.ftz.f32 	%f427, %f399, %f422;
	fma.rn.ftz.f32 	%f428, %f424, %f424, %f404;
	fma.rn.ftz.f32 	%f429, %f423, %f423, %f403;
	fma.rn.ftz.f32 	%f430, %f422, %f422, %f402;
	ld.global.v4.f32 	{%f431, %f432, %f433, %f434}, [%rd27+48];
	min.f32 	%f436, %f266, %f431;
	min.f32 	%f438, %f266, %f432;
	min.f32 	%f440, %f266, %f433;
	add.ftz.f32 	%f441, %f438, %f438;
	add.ftz.f32 	%f442, %f436, %f441;
	add.ftz.f32 	%f443, %f440, %f442;
	fma.rn.ftz.f32 	%f444, %f436, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f445, %f440, 0fC0000000, %f444;
	sub.ftz.f32 	%f446, %f441, %f436;
	sub.ftz.f32 	%f447, %f446, %f440;
	mul.ftz.f32 	%f448, %f443, 0f3E800000;
	fma.rn.ftz.f32 	%f449, %f447, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f450, %f445, 0f3E800000, 0f3F008081;
	add.ftz.f32 	%f551, %f427, %f450;
	add.ftz.f32 	%f552, %f426, %f449;
	add.ftz.f32 	%f550, %f425, %f448;
	fma.rn.ftz.f32 	%f548, %f450, %f450, %f430;
	fma.rn.ftz.f32 	%f549, %f449, %f449, %f429;
	fma.rn.ftz.f32 	%f547, %f448, %f448, %f428;
	add.s32 	%r20, %r69, 4;
	add.s32 	%r64, %r69, 3;
	setp.lt.s32	%p17, %r64, %r7;
	mov.u32 	%r69, %r20;
	mov.f32 	%f553, %f547;
	mov.f32 	%f554, %f548;
	mov.f32 	%f555, %f549;
	mov.f32 	%f556, %f550;
	mov.f32 	%f557, %f551;
	mov.f32 	%f558, %f552;
	@%p17 bra 	BB2_19;

BB2_20:
	add.s32 	%r65, %r12, 1;
	setp.lt.s32	%p18, %r12, %r8;
	@%p18 bra 	BB2_8;

BB2_21:
	mov.f32 	%f451, 0f3DE38E39;
	mul.rn.f32 	%f452, %f556, %f451;
	mul.rn.f32 	%f453, %f557, %f451;
	mul.rn.f32 	%f454, %f558, %f451;
	mul.rn.f32 	%f455, %f555, %f451;
	mul.rn.f32 	%f456, %f554, %f451;
	mul.rn.f32 	%f457, %f553, %f451;
	neg.ftz.f32 	%f458, %f454;
	neg.ftz.f32 	%f459, %f453;
	neg.ftz.f32 	%f460, %f452;
	fma.rn.ftz.f32 	%f461, %f460, %f452, %f457;
	max.f32 	%f463, %f160, %f461;
	fma.rn.ftz.f32 	%f464, %f459, %f453, %f456;
	max.f32 	%f465, %f160, %f464;
	fma.rn.ftz.f32 	%f466, %f458, %f454, %f455;
	max.f32 	%f467, %f160, %f466;
	sqrt.approx.f32 	%f468, %f467;
	sqrt.approx.f32 	%f469, %f465;
	sqrt.approx.f32 	%f470, %f463;
	min.f32 	%f472, %f266, %f514;
	min.f32 	%f473, %f266, %f515;
	min.f32 	%f474, %f266, %f516;
	add.ftz.f32 	%f475, %f473, %f473;
	add.ftz.f32 	%f476, %f472, %f475;
	add.ftz.f32 	%f477, %f474, %f476;
	mul.ftz.f32 	%f478, %f477, 0f3E800000;
	fma.rn.ftz.f32 	%f479, %f472, 0f40000000, 0f00000000;
	fma.rn.ftz.f32 	%f480, %f474, 0fC0000000, %f479;
	fma.rn.ftz.f32 	%f481, %f480, 0f3E800000, 0f3F008081;
	sub.ftz.f32 	%f482, %f475, %f472;
	sub.ftz.f32 	%f483, %f482, %f474;
	fma.rn.ftz.f32 	%f484, %f483, 0f3E800000, 0f3F008081;
	fma.rn.ftz.f32 	%f485, %f470, 0fBFA00000, %f452;
	fma.rn.ftz.f32 	%f486, %f470, 0f3FA00000, %f452;
	max.f32 	%f487, %f478, %f485;
	fma.rn.ftz.f32 	%f488, %f469, 0fBFA00000, %f453;
	fma.rn.ftz.f32 	%f489, %f469, 0f3FA00000, %f453;
	max.f32 	%f490, %f481, %f488;
	fma.rn.ftz.f32 	%f491, %f468, 0fBFA00000, %f454;
	fma.rn.ftz.f32 	%f492, %f468, 0f3FA00000, %f454;
	max.f32 	%f493, %f484, %f491;
	min.f32 	%f494, %f493, %f492;
	min.f32 	%f495, %f490, %f489;
	min.f32 	%f496, %f487, %f486;
	mul.ftz.f32 	%f497, %f29, 0f3DCCCCCD;
	mul.ftz.f32 	%f498, %f28, 0f3DCCCCCD;
	mul.ftz.f32 	%f499, %f27, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%f500, %f496, 0f3F666666, %f499;
	fma.rn.ftz.f32 	%f501, %f495, 0f3F666666, %f498;
	add.ftz.f32 	%f502, %f501, 0fBF008081;
	fma.rn.ftz.f32 	%f503, %f494, 0f3F666666, %f497;
	add.ftz.f32 	%f504, %f503, 0fBF008081;
	add.ftz.f32 	%f505, %f500, %f502;
	sub.ftz.f32 	%f506, %f500, %f502;
	sub.ftz.f32 	%f507, %f506, %f504;
	add.ftz.f32 	%f508, %f500, %f504;
	sub.ftz.f32 	%f509, %f505, %f504;
	mov.f32 	%f510, 0f3F800000;
	add.s64 	%rd29, %rd4, %rd10;
	st.global.v4.f32 	[%rd29], {%f509, %f508, %f507, %f510};
	ret;
}

	// .globl	unsharpen
.entry unsharpen(
	.param .surfref unsharpen_param_0,
	.param .u64 .ptr .global .align 16 unsharpen_param_1
)
{
	.reg .pred 	%p<85>;
	.reg .f32 	%f<460>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd3, [unsharpen_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r7, %r5, %r6;
	cvt.s64.s32	%rd1, %r7;
	mov.u32 	%r8, %ctaid.y;
	mov.u32 	%r9, %ntid.y;
	mov.b32	%r10, %envreg4;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %tid.y;
	add.s32 	%r1, %r11, %r12;
	setp.eq.s32	%p1, %r7, 0;
	setp.eq.s32	%p2, %r1, 0;
	or.pred  	%p3, %p1, %p2;
	setp.gt.s32	%p4, %r7, 1598;
	or.pred  	%p5, %p3, %p4;
	setp.gt.s32	%p6, %r1, 1022;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB3_57;

	mul.wide.s32 	%rd4, %r1, 1600;
	add.s64 	%rd5, %rd4, %rd1;
	shl.b64 	%rd6, %rd5, 32;
	add.s64 	%rd7, %rd6, -6876242640896;
	shr.s64 	%rd8, %rd7, 32;
	shl.b64 	%rd9, %rd8, 4;
	add.s64 	%rd10, %rd3, %rd9;
	add.s64 	%rd11, %rd5, 4294965696;
	cvt.s64.s32 	%rd12, %rd11;
	shl.b64 	%rd13, %rd12, 4;
	add.s64 	%rd14, %rd3, %rd13;
	add.s64 	%rd15, %rd6, -6867652706304;
	shr.s64 	%rd16, %rd15, 32;
	shl.b64 	%rd17, %rd16, 4;
	add.s64 	%rd18, %rd3, %rd17;
	add.s64 	%rd19, %rd6, 6876242640896;
	shr.s64 	%rd20, %rd19, 32;
	shl.b64 	%rd21, %rd20, 4;
	add.s64 	%rd22, %rd3, %rd21;
	add.s64 	%rd23, %rd6, 6867652706304;
	shr.s64 	%rd24, %rd23, 32;
	shl.b64 	%rd25, %rd24, 4;
	add.s64 	%rd26, %rd3, %rd25;
	cvt.s64.s32 	%rd27, %rd5;
	shl.b64 	%rd28, %rd27, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.v4.f32 	{%f78, %f79, %f80, %f81}, [%rd14];
	mul.ftz.f32 	%f85, %f80, 0f3F000000;
	mul.ftz.f32 	%f86, %f79, 0f3F000000;
	mul.ftz.f32 	%f87, %f78, 0f3F000000;
	ld.global.v4.f32 	{%f88, %f89, %f90, %f91}, [%rd10];
	fma.rn.ftz.f32 	%f95, %f88, 0f3EB33333, %f87;
	fma.rn.ftz.f32 	%f96, %f89, 0f3EB33333, %f86;
	fma.rn.ftz.f32 	%f97, %f90, 0f3EB33333, %f85;
	ld.global.v4.f32 	{%f98, %f99, %f100, %f101}, [%rd18];
	fma.rn.ftz.f32 	%f105, %f100, 0f3EB33333, %f97;
	fma.rn.ftz.f32 	%f106, %f99, 0f3EB33333, %f96;
	fma.rn.ftz.f32 	%f107, %f98, 0f3EB33333, %f95;
	ld.global.v4.f32 	{%f108, %f109, %f110, %f111}, [%rd14+25616];
	fma.rn.ftz.f32 	%f115, %f108, 0f3F000000, %f107;
	fma.rn.ftz.f32 	%f116, %f109, 0f3F000000, %f106;
	fma.rn.ftz.f32 	%f117, %f110, 0f3F000000, %f105;
	ld.global.v4.f32 	{%f118, %f119, %f120, %f121}, [%rd22];
	fma.rn.ftz.f32 	%f125, %f120, 0f3EB33333, %f117;
	fma.rn.ftz.f32 	%f126, %f119, 0f3EB33333, %f116;
	fma.rn.ftz.f32 	%f127, %f118, 0f3EB33333, %f115;
	ld.global.v4.f32 	{%f128, %f129, %f130, %f131}, [%rd14+51200];
	fma.rn.ftz.f32 	%f135, %f128, 0f3F000000, %f127;
	fma.rn.ftz.f32 	%f136, %f129, 0f3F000000, %f126;
	fma.rn.ftz.f32 	%f137, %f130, 0f3F000000, %f125;
	ld.global.v4.f32 	{%f138, %f139, %f140, %f141}, [%rd26];
	fma.rn.ftz.f32 	%f145, %f140, 0f3EB33333, %f137;
	fma.rn.ftz.f32 	%f146, %f139, 0f3EB33333, %f136;
	fma.rn.ftz.f32 	%f147, %f138, 0f3EB33333, %f135;
	ld.global.v4.f32 	{%f148, %f149, %f150, %f151}, [%rd14+25584];
	fma.rn.ftz.f32 	%f155, %f148, 0f3F000000, %f147;
	fma.rn.ftz.f32 	%f156, %f149, 0f3F000000, %f146;
	fma.rn.ftz.f32 	%f157, %f150, 0f3F000000, %f145;
	mul.ftz.f32 	%f158, %f157, 0fBF000000;
	mul.ftz.f32 	%f159, %f156, 0fBF000000;
	mul.ftz.f32 	%f160, %f155, 0fBF000000;
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd29];
	fma.rn.ftz.f32 	%f166, %f161, 0f402CCCCD, %f160;
	fma.rn.ftz.f32 	%f168, %f162, 0f402CCCCD, %f159;
	fma.rn.ftz.f32 	%f170, %f163, 0f402CCCCD, %f158;
	max.f32 	%f171, %f163, %f170;
	max.f32 	%f172, %f162, %f168;
	max.f32 	%f173, %f161, %f166;
	mov.f32 	%f77, 0f3F800000;
	fma.rn.ftz.f32 	%f174, %f173, 0f3FB66666, 0f3D4CCCCD;
	fma.rn.ftz.f32 	%f175, %f172, 0f3FB66666, 0f3D4CCCCD;
	fma.rn.ftz.f32 	%f176, %f171, 0f3FB66666, 0f3D4CCCCD;
	fma.rn.ftz.f32 	%f177, %f171, %f176, 0f3B83126F;
	fma.rn.ftz.f32 	%f178, %f172, %f175, 0f3B83126F;
	fma.rn.ftz.f32 	%f179, %f173, %f174, 0f3B83126F;
	add.ftz.f32 	%f180, %f174, 0f3F0CCCCD;
	add.ftz.f32 	%f181, %f175, 0f3F0CCCCD;
	add.ftz.f32 	%f182, %f176, 0f3F0CCCCD;
	fma.rn.ftz.f32 	%f183, %f171, %f182, 0f3D491D15;
	fma.rn.ftz.f32 	%f184, %f172, %f181, 0f3D491D15;
	fma.rn.ftz.f32 	%f185, %f173, %f180, 0f3D491D15;
	div.approx.ftz.f32 	%f186, %f179, %f185;
	div.approx.ftz.f32 	%f187, %f178, %f184;
	div.approx.ftz.f32 	%f188, %f177, %f183;
	add.ftz.f32 	%f189, %f188, 0fBDA8240B;
	mul.ftz.f32 	%f190, %f189, 0f3FCADBE1;
	add.ftz.f32 	%f191, %f187, 0fBDA8240B;
	mul.ftz.f32 	%f192, %f191, 0f3FCADBE1;
	add.ftz.f32 	%f193, %f186, 0fBDA8240B;
	mul.ftz.f32 	%f194, %f193, 0f3FCADBE1;
	cvt.sat.f32.f32	%f4, %f194;
	cvt.sat.f32.f32	%f5, %f192;
	cvt.sat.f32.f32	%f6, %f190;
	mul.ftz.f32 	%f9, %f6, 0f3F870A3D;
	mul.ftz.f32 	%f8, %f5, 0f3F870A3D;
	mul.ftz.f32 	%f7, %f4, 0f3F870A3D;
	mov.f32 	%f195, 0f3E555555;
	cvt.rzi.ftz.f32.f32	%f196, %f195;
	fma.rn.ftz.f32 	%f197, %f196, 0fC0000000, 0f3ED55555;
	abs.ftz.f32 	%f11, %f197;
	setp.equ.ftz.f32	%p8, %f7, 0f3F800000;
	mov.f32 	%f451, %f77;
	@%p8 bra 	BB3_16;

	abs.ftz.f32 	%f12, %f7;
	setp.gtu.ftz.f32	%p9, %f12, 0f7F800000;
	@%p9 bra 	BB3_15;

	mov.f32 	%f198, 0f3ED55555;
	abs.ftz.f32 	%f13, %f198;
	setp.gtu.ftz.f32	%p10, %f13, 0f7F800000;
	@%p10 bra 	BB3_15;
	bra.uni 	BB3_4;

BB3_15:
	add.ftz.f32 	%f451, %f7, 0f3ED55555;
	bra.uni 	BB3_16;

BB3_4:
	setp.equ.ftz.f32	%p11, %f13, 0f7F800000;
	@%p11 bra 	BB3_14;
	bra.uni 	BB3_5;

BB3_14:
	setp.gtu.ftz.f32	%p29, %f12, 0f3F800000;
	selp.f32	%f273, 0f7F800000, 0f00000000, %p29;
	setp.equ.ftz.f32	%p30, %f7, 0fBF800000;
	selp.f32	%f451, 0f3F800000, %f273, %p30;
	bra.uni 	BB3_16;

BB3_5:
	setp.equ.ftz.f32	%p12, %f12, 0f7F800000;
	@%p12 bra 	BB3_13;
	bra.uni 	BB3_6;

BB3_13:
	setp.equ.ftz.f32	%p26, %f11, 0f3F800000;
	setp.ltu.ftz.f32	%p27, %f7, 0f00000000;
	and.pred  	%p28, %p27, %p26;
	selp.f32	%f451, 0fFF800000, 0f7F800000, %p28;
	bra.uni 	BB3_16;

BB3_6:
	setp.equ.ftz.f32	%p13, %f7, 0f00000000;
	@%p13 bra 	BB3_12;
	bra.uni 	BB3_7;

BB3_12:
	setp.equ.ftz.f32	%p25, %f11, 0f3F800000;
	add.ftz.f32 	%f272, %f7, %f7;
	selp.f32	%f451, %f272, 0f00000000, %p25;
	bra.uni 	BB3_16;

BB3_7:
	setp.geu.ftz.f32	%p14, %f7, 0f00000000;
	@%p14 bra 	BB3_9;

	cvt.rzi.ftz.f32.f32	%f201, %f198;
	setp.neu.ftz.f32	%p15, %f201, 0f3ED55555;
	mov.f32 	%f451, 0f7FFFFFFF;
	@%p15 bra 	BB3_16;

BB3_9:
	mov.b32 	 %r13, %f12;
	and.b32  	%r14, %r13, 8388607;
	or.b32  	%r15, %r14, 1065353216;
	mov.b32 	 %f206, %r15;
	shr.u32 	%r16, %r13, 23;
	cvt.rn.f32.u32	%f207, %r16;
	add.ftz.f32 	%f208, %f207, 0fC2FE0000;
	setp.gtu.ftz.f32	%p16, %f206, 0f3FB504F3;
	mul.ftz.f32 	%f209, %f206, 0f3F000000;
	add.ftz.f32 	%f210, %f208, 0f3F800000;
	selp.f32	%f211, %f209, %f206, %p16;
	selp.f32	%f212, %f210, %f208, %p16;
	add.ftz.f32 	%f213, %f211, 0fBF800000;
	add.ftz.f32 	%f203, %f211, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f202,%f203;
	// inline asm
	add.ftz.f32 	%f214, %f213, %f213;
	mul.ftz.f32 	%f215, %f214, %f202;
	mul.ftz.f32 	%f216, %f215, %f215;
	mov.f32 	%f217, 0f3C4CAF63;
	mov.f32 	%f218, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f219, %f218, %f216, %f217;
	mov.f32 	%f220, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f221, %f219, %f216, %f220;
	mul.rn.ftz.f32 	%f222, %f221, %f216;
	mul.rn.ftz.f32 	%f223, %f222, %f215;
	sub.ftz.f32 	%f224, %f213, %f215;
	neg.ftz.f32 	%f225, %f215;
	add.ftz.f32 	%f226, %f224, %f224;
	fma.rn.ftz.f32 	%f227, %f225, %f213, %f226;
	mul.rn.ftz.f32 	%f228, %f202, %f227;
	add.ftz.f32 	%f229, %f215, %f223;
	sub.ftz.f32 	%f230, %f215, %f229;
	add.ftz.f32 	%f231, %f223, %f230;
	add.ftz.f32 	%f232, %f228, %f231;
	add.ftz.f32 	%f233, %f229, %f232;
	sub.ftz.f32 	%f234, %f229, %f233;
	add.ftz.f32 	%f235, %f232, %f234;
	mov.f32 	%f236, 0f3F317200;
	mul.rn.ftz.f32 	%f237, %f212, %f236;
	mov.f32 	%f238, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f239, %f212, %f238;
	add.ftz.f32 	%f240, %f237, %f233;
	sub.ftz.f32 	%f241, %f237, %f240;
	add.ftz.f32 	%f242, %f233, %f241;
	add.ftz.f32 	%f243, %f235, %f242;
	add.ftz.f32 	%f244, %f239, %f243;
	add.ftz.f32 	%f245, %f240, %f244;
	sub.ftz.f32 	%f246, %f240, %f245;
	add.ftz.f32 	%f247, %f244, %f246;
	setp.gtu.ftz.f32	%p17, %f13, 0f77F684DF;
	selp.f32	%f248, 0f38555555, 0f3ED55555, %p17;
	mul.rn.ftz.f32 	%f249, %f248, %f245;
	neg.ftz.f32 	%f250, %f249;
	fma.rn.ftz.f32 	%f251, %f248, %f245, %f250;
	fma.rn.ftz.f32 	%f252, %f248, %f247, %f251;
	mov.f32 	%f253, 0f00000000;
	fma.rn.ftz.f32 	%f254, %f253, %f245, %f252;
	add.rn.ftz.f32 	%f255, %f249, %f254;
	neg.ftz.f32 	%f256, %f255;
	add.rn.ftz.f32 	%f257, %f249, %f256;
	add.rn.ftz.f32 	%f258, %f257, %f254;
	mov.b32 	 %r17, %f255;
	setp.eq.s32	%p18, %r17, 1118925336;
	add.s32 	%r18, %r17, -1;
	mov.b32 	 %f259, %r18;
	add.ftz.f32 	%f260, %f258, 0f37000000;
	selp.f32	%f261, %f259, %f255, %p18;
	selp.f32	%f14, %f260, %f258, %p18;
	mul.ftz.f32 	%f262, %f261, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f263, %f262;
	mov.f32 	%f264, 0fBF317200;
	fma.rn.ftz.f32 	%f265, %f263, %f264, %f261;
	mov.f32 	%f266, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f267, %f263, %f266, %f265;
	mul.ftz.f32 	%f205, %f267, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f204,%f205;
	// inline asm
	ex2.approx.ftz.f32 	%f268, %f263;
	mul.ftz.f32 	%f269, %f204, %f268;
	setp.ltu.ftz.f32	%p19, %f261, 0fC2D20000;
	selp.f32	%f270, 0f00000000, %f269, %p19;
	setp.gtu.ftz.f32	%p20, %f261, 0f42D20000;
	selp.f32	%f450, 0f7F800000, %f270, %p20;
	setp.equ.ftz.f32	%p21, %f450, 0f7F800000;
	@%p21 bra 	BB3_11;

	fma.rn.ftz.f32 	%f450, %f450, %f14, %f450;

BB3_11:
	setp.equ.ftz.f32	%p22, %f11, 0f3F800000;
	setp.ltu.ftz.f32	%p23, %f7, 0f00000000;
	and.pred  	%p24, %p23, %p22;
	mov.b32 	 %r19, %f450;
	xor.b32  	%r20, %r19, -2147483648;
	mov.b32 	 %f271, %r20;
	selp.f32	%f451, %f271, %f450, %p24;

BB3_16:
	setp.equ.ftz.f32	%p31, %f8, 0f3F800000;
	mov.f32 	%f453, %f77;
	@%p31 bra 	BB3_31;

	abs.ftz.f32 	%f25, %f8;
	setp.gtu.ftz.f32	%p32, %f25, 0f7F800000;
	@%p32 bra 	BB3_30;

	mov.f32 	%f275, 0f3ED55555;
	abs.ftz.f32 	%f26, %f275;
	setp.gtu.ftz.f32	%p33, %f26, 0f7F800000;
	@%p33 bra 	BB3_30;
	bra.uni 	BB3_19;

BB3_30:
	add.ftz.f32 	%f453, %f8, 0f3ED55555;
	bra.uni 	BB3_31;

BB3_19:
	setp.equ.ftz.f32	%p34, %f26, 0f7F800000;
	@%p34 bra 	BB3_29;
	bra.uni 	BB3_20;

BB3_29:
	setp.gtu.ftz.f32	%p52, %f25, 0f3F800000;
	selp.f32	%f350, 0f7F800000, 0f00000000, %p52;
	setp.equ.ftz.f32	%p53, %f8, 0fBF800000;
	selp.f32	%f453, 0f3F800000, %f350, %p53;
	bra.uni 	BB3_31;

BB3_20:
	setp.equ.ftz.f32	%p35, %f25, 0f7F800000;
	@%p35 bra 	BB3_28;
	bra.uni 	BB3_21;

BB3_28:
	setp.equ.ftz.f32	%p49, %f11, 0f3F800000;
	setp.ltu.ftz.f32	%p50, %f8, 0f00000000;
	and.pred  	%p51, %p50, %p49;
	selp.f32	%f453, 0fFF800000, 0f7F800000, %p51;
	bra.uni 	BB3_31;

BB3_21:
	setp.equ.ftz.f32	%p36, %f8, 0f00000000;
	@%p36 bra 	BB3_27;
	bra.uni 	BB3_22;

BB3_27:
	setp.equ.ftz.f32	%p48, %f11, 0f3F800000;
	add.ftz.f32 	%f349, %f8, %f8;
	selp.f32	%f453, %f349, 0f00000000, %p48;
	bra.uni 	BB3_31;

BB3_22:
	setp.geu.ftz.f32	%p37, %f8, 0f00000000;
	@%p37 bra 	BB3_24;

	cvt.rzi.ftz.f32.f32	%f278, %f275;
	setp.neu.ftz.f32	%p38, %f278, 0f3ED55555;
	mov.f32 	%f453, 0f7FFFFFFF;
	@%p38 bra 	BB3_31;

BB3_24:
	mov.b32 	 %r21, %f25;
	and.b32  	%r22, %r21, 8388607;
	or.b32  	%r23, %r22, 1065353216;
	mov.b32 	 %f283, %r23;
	shr.u32 	%r24, %r21, 23;
	cvt.rn.f32.u32	%f284, %r24;
	add.ftz.f32 	%f285, %f284, 0fC2FE0000;
	setp.gtu.ftz.f32	%p39, %f283, 0f3FB504F3;
	mul.ftz.f32 	%f286, %f283, 0f3F000000;
	add.ftz.f32 	%f287, %f285, 0f3F800000;
	selp.f32	%f288, %f286, %f283, %p39;
	selp.f32	%f289, %f287, %f285, %p39;
	add.ftz.f32 	%f290, %f288, 0fBF800000;
	add.ftz.f32 	%f280, %f288, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f279,%f280;
	// inline asm
	add.ftz.f32 	%f291, %f290, %f290;
	mul.ftz.f32 	%f292, %f291, %f279;
	mul.ftz.f32 	%f293, %f292, %f292;
	mov.f32 	%f294, 0f3C4CAF63;
	mov.f32 	%f295, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f296, %f295, %f293, %f294;
	mov.f32 	%f297, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f298, %f296, %f293, %f297;
	mul.rn.ftz.f32 	%f299, %f298, %f293;
	mul.rn.ftz.f32 	%f300, %f299, %f292;
	sub.ftz.f32 	%f301, %f290, %f292;
	neg.ftz.f32 	%f302, %f292;
	add.ftz.f32 	%f303, %f301, %f301;
	fma.rn.ftz.f32 	%f304, %f302, %f290, %f303;
	mul.rn.ftz.f32 	%f305, %f279, %f304;
	add.ftz.f32 	%f306, %f292, %f300;
	sub.ftz.f32 	%f307, %f292, %f306;
	add.ftz.f32 	%f308, %f300, %f307;
	add.ftz.f32 	%f309, %f305, %f308;
	add.ftz.f32 	%f310, %f306, %f309;
	sub.ftz.f32 	%f311, %f306, %f310;
	add.ftz.f32 	%f312, %f309, %f311;
	mov.f32 	%f313, 0f3F317200;
	mul.rn.ftz.f32 	%f314, %f289, %f313;
	mov.f32 	%f315, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f316, %f289, %f315;
	add.ftz.f32 	%f317, %f314, %f310;
	sub.ftz.f32 	%f318, %f314, %f317;
	add.ftz.f32 	%f319, %f310, %f318;
	add.ftz.f32 	%f320, %f312, %f319;
	add.ftz.f32 	%f321, %f316, %f320;
	add.ftz.f32 	%f322, %f317, %f321;
	sub.ftz.f32 	%f323, %f317, %f322;
	add.ftz.f32 	%f324, %f321, %f323;
	setp.gtu.ftz.f32	%p40, %f26, 0f77F684DF;
	selp.f32	%f325, 0f38555555, 0f3ED55555, %p40;
	mul.rn.ftz.f32 	%f326, %f325, %f322;
	neg.ftz.f32 	%f327, %f326;
	fma.rn.ftz.f32 	%f328, %f325, %f322, %f327;
	fma.rn.ftz.f32 	%f329, %f325, %f324, %f328;
	mov.f32 	%f330, 0f00000000;
	fma.rn.ftz.f32 	%f331, %f330, %f322, %f329;
	add.rn.ftz.f32 	%f332, %f326, %f331;
	neg.ftz.f32 	%f333, %f332;
	add.rn.ftz.f32 	%f334, %f326, %f333;
	add.rn.ftz.f32 	%f335, %f334, %f331;
	mov.b32 	 %r25, %f332;
	setp.eq.s32	%p41, %r25, 1118925336;
	add.s32 	%r26, %r25, -1;
	mov.b32 	 %f336, %r26;
	add.ftz.f32 	%f337, %f335, 0f37000000;
	selp.f32	%f338, %f336, %f332, %p41;
	selp.f32	%f27, %f337, %f335, %p41;
	mul.ftz.f32 	%f339, %f338, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f340, %f339;
	mov.f32 	%f341, 0fBF317200;
	fma.rn.ftz.f32 	%f342, %f340, %f341, %f338;
	mov.f32 	%f343, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f344, %f340, %f343, %f342;
	mul.ftz.f32 	%f282, %f344, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f281,%f282;
	// inline asm
	ex2.approx.ftz.f32 	%f345, %f340;
	mul.ftz.f32 	%f346, %f281, %f345;
	setp.ltu.ftz.f32	%p42, %f338, 0fC2D20000;
	selp.f32	%f347, 0f00000000, %f346, %p42;
	setp.gtu.ftz.f32	%p43, %f338, 0f42D20000;
	selp.f32	%f452, 0f7F800000, %f347, %p43;
	setp.equ.ftz.f32	%p44, %f452, 0f7F800000;
	@%p44 bra 	BB3_26;

	fma.rn.ftz.f32 	%f452, %f452, %f27, %f452;

BB3_26:
	setp.equ.ftz.f32	%p45, %f11, 0f3F800000;
	setp.ltu.ftz.f32	%p46, %f8, 0f00000000;
	and.pred  	%p47, %p46, %p45;
	mov.b32 	 %r27, %f452;
	xor.b32  	%r28, %r27, -2147483648;
	mov.b32 	 %f348, %r28;
	selp.f32	%f453, %f348, %f452, %p47;

BB3_31:
	setp.equ.ftz.f32	%p54, %f9, 0f3F800000;
	mov.f32 	%f455, %f77;
	@%p54 bra 	BB3_46;

	abs.ftz.f32 	%f41, %f9;
	setp.gtu.ftz.f32	%p55, %f41, 0f7F800000;
	@%p55 bra 	BB3_45;

	mov.f32 	%f352, 0f3ED55555;
	abs.ftz.f32 	%f42, %f352;
	setp.gtu.ftz.f32	%p56, %f42, 0f7F800000;
	@%p56 bra 	BB3_45;
	bra.uni 	BB3_34;

BB3_45:
	add.ftz.f32 	%f455, %f9, 0f3ED55555;
	bra.uni 	BB3_46;

BB3_34:
	setp.equ.ftz.f32	%p57, %f42, 0f7F800000;
	@%p57 bra 	BB3_44;
	bra.uni 	BB3_35;

BB3_44:
	setp.gtu.ftz.f32	%p75, %f41, 0f3F800000;
	selp.f32	%f427, 0f7F800000, 0f00000000, %p75;
	setp.equ.ftz.f32	%p76, %f9, 0fBF800000;
	selp.f32	%f455, 0f3F800000, %f427, %p76;
	bra.uni 	BB3_46;

BB3_35:
	setp.equ.ftz.f32	%p58, %f41, 0f7F800000;
	@%p58 bra 	BB3_43;
	bra.uni 	BB3_36;

BB3_43:
	setp.equ.ftz.f32	%p72, %f11, 0f3F800000;
	setp.ltu.ftz.f32	%p73, %f9, 0f00000000;
	and.pred  	%p74, %p73, %p72;
	selp.f32	%f455, 0fFF800000, 0f7F800000, %p74;
	bra.uni 	BB3_46;

BB3_36:
	setp.equ.ftz.f32	%p59, %f9, 0f00000000;
	@%p59 bra 	BB3_42;
	bra.uni 	BB3_37;

BB3_42:
	setp.equ.ftz.f32	%p71, %f11, 0f3F800000;
	add.ftz.f32 	%f426, %f9, %f9;
	selp.f32	%f455, %f426, 0f00000000, %p71;
	bra.uni 	BB3_46;

BB3_37:
	setp.geu.ftz.f32	%p60, %f9, 0f00000000;
	@%p60 bra 	BB3_39;

	cvt.rzi.ftz.f32.f32	%f355, %f352;
	setp.neu.ftz.f32	%p61, %f355, 0f3ED55555;
	mov.f32 	%f455, 0f7FFFFFFF;
	@%p61 bra 	BB3_46;

BB3_39:
	mov.b32 	 %r29, %f41;
	and.b32  	%r30, %r29, 8388607;
	or.b32  	%r31, %r30, 1065353216;
	mov.b32 	 %f360, %r31;
	shr.u32 	%r32, %r29, 23;
	cvt.rn.f32.u32	%f361, %r32;
	add.ftz.f32 	%f362, %f361, 0fC2FE0000;
	setp.gtu.ftz.f32	%p62, %f360, 0f3FB504F3;
	mul.ftz.f32 	%f363, %f360, 0f3F000000;
	add.ftz.f32 	%f364, %f362, 0f3F800000;
	selp.f32	%f365, %f363, %f360, %p62;
	selp.f32	%f366, %f364, %f362, %p62;
	add.ftz.f32 	%f367, %f365, 0fBF800000;
	add.ftz.f32 	%f357, %f365, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f356,%f357;
	// inline asm
	add.ftz.f32 	%f368, %f367, %f367;
	mul.ftz.f32 	%f369, %f368, %f356;
	mul.ftz.f32 	%f370, %f369, %f369;
	mov.f32 	%f371, 0f3C4CAF63;
	mov.f32 	%f372, 0f3B18F0FE;
	fma.rn.ftz.f32 	%f373, %f372, %f370, %f371;
	mov.f32 	%f374, 0f3DAAAABD;
	fma.rn.ftz.f32 	%f375, %f373, %f370, %f374;
	mul.rn.ftz.f32 	%f376, %f375, %f370;
	mul.rn.ftz.f32 	%f377, %f376, %f369;
	sub.ftz.f32 	%f378, %f367, %f369;
	neg.ftz.f32 	%f379, %f369;
	add.ftz.f32 	%f380, %f378, %f378;
	fma.rn.ftz.f32 	%f381, %f379, %f367, %f380;
	mul.rn.ftz.f32 	%f382, %f356, %f381;
	add.ftz.f32 	%f383, %f369, %f377;
	sub.ftz.f32 	%f384, %f369, %f383;
	add.ftz.f32 	%f385, %f377, %f384;
	add.ftz.f32 	%f386, %f382, %f385;
	add.ftz.f32 	%f387, %f383, %f386;
	sub.ftz.f32 	%f388, %f383, %f387;
	add.ftz.f32 	%f389, %f386, %f388;
	mov.f32 	%f390, 0f3F317200;
	mul.rn.ftz.f32 	%f391, %f366, %f390;
	mov.f32 	%f392, 0f35BFBE8E;
	mul.rn.ftz.f32 	%f393, %f366, %f392;
	add.ftz.f32 	%f394, %f391, %f387;
	sub.ftz.f32 	%f395, %f391, %f394;
	add.ftz.f32 	%f396, %f387, %f395;
	add.ftz.f32 	%f397, %f389, %f396;
	add.ftz.f32 	%f398, %f393, %f397;
	add.ftz.f32 	%f399, %f394, %f398;
	sub.ftz.f32 	%f400, %f394, %f399;
	add.ftz.f32 	%f401, %f398, %f400;
	setp.gtu.ftz.f32	%p63, %f42, 0f77F684DF;
	selp.f32	%f402, 0f38555555, 0f3ED55555, %p63;
	mul.rn.ftz.f32 	%f403, %f402, %f399;
	neg.ftz.f32 	%f404, %f403;
	fma.rn.ftz.f32 	%f405, %f402, %f399, %f404;
	fma.rn.ftz.f32 	%f406, %f402, %f401, %f405;
	mov.f32 	%f407, 0f00000000;
	fma.rn.ftz.f32 	%f408, %f407, %f399, %f406;
	add.rn.ftz.f32 	%f409, %f403, %f408;
	neg.ftz.f32 	%f410, %f409;
	add.rn.ftz.f32 	%f411, %f403, %f410;
	add.rn.ftz.f32 	%f412, %f411, %f408;
	mov.b32 	 %r33, %f409;
	setp.eq.s32	%p64, %r33, 1118925336;
	add.s32 	%r34, %r33, -1;
	mov.b32 	 %f413, %r34;
	add.ftz.f32 	%f414, %f412, 0f37000000;
	selp.f32	%f415, %f413, %f409, %p64;
	selp.f32	%f43, %f414, %f412, %p64;
	mul.ftz.f32 	%f416, %f415, 0f3FB8AA3B;
	cvt.rzi.ftz.f32.f32	%f417, %f416;
	mov.f32 	%f418, 0fBF317200;
	fma.rn.ftz.f32 	%f419, %f417, %f418, %f415;
	mov.f32 	%f420, 0fB5BFBE8E;
	fma.rn.ftz.f32 	%f421, %f417, %f420, %f419;
	mul.ftz.f32 	%f359, %f421, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f358,%f359;
	// inline asm
	ex2.approx.ftz.f32 	%f422, %f417;
	mul.ftz.f32 	%f423, %f358, %f422;
	setp.ltu.ftz.f32	%p65, %f415, 0fC2D20000;
	selp.f32	%f424, 0f00000000, %f423, %p65;
	setp.gtu.ftz.f32	%p66, %f415, 0f42D20000;
	selp.f32	%f454, 0f7F800000, %f424, %p66;
	setp.equ.ftz.f32	%p67, %f454, 0f7F800000;
	@%p67 bra 	BB3_41;

	fma.rn.ftz.f32 	%f454, %f454, %f43, %f454;

BB3_41:
	setp.equ.ftz.f32	%p68, %f11, 0f3F800000;
	setp.ltu.ftz.f32	%p69, %f9, 0f00000000;
	and.pred  	%p70, %p69, %p68;
	mov.b32 	 %r35, %f454;
	xor.b32  	%r36, %r35, -2147483648;
	mov.b32 	 %f425, %r36;
	selp.f32	%f455, %f425, %f454, %p70;

BB3_46:
	add.ftz.f32 	%f428, %f455, 0fBD6147AE;
	add.ftz.f32 	%f429, %f453, 0fBD6147AE;
	add.ftz.f32 	%f430, %f451, 0fBD6147AE;
	setp.ltu.ftz.f32	%p77, %f4, 0f3B4D2E1C;
	selp.f32	%f431, 0f3F800000, 0f00000000, %p77;
	setp.ltu.ftz.f32	%p78, %f5, 0f3B4D2E1C;
	selp.f32	%f432, 0f3F800000, 0f00000000, %p78;
	setp.ltu.ftz.f32	%p79, %f6, 0f3B4D2E1C;
	selp.f32	%f433, 0f3F800000, 0f00000000, %p79;
	neg.ftz.f32 	%f434, %f430;
	fma.rn.ftz.f32 	%f435, %f4, 0f414EB852, %f434;
	mul.rn.f32 	%f436, %f435, %f431;
	add.ftz.f32 	%f57, %f436, %f430;
	neg.ftz.f32 	%f440, %f429;
	fma.rn.ftz.f32 	%f441, %f5, 0f414EB852, %f440;
	mul.rn.f32 	%f442, %f441, %f432;
	add.ftz.f32 	%f458, %f442, %f429;
	neg.ftz.f32 	%f443, %f428;
	fma.rn.ftz.f32 	%f444, %f6, 0f414EB852, %f443;
	mul.rn.f32 	%f445, %f444, %f433;
	add.ftz.f32 	%f459, %f428, %f445;
	suq.channel_order.b32 	%r37, [unsharpen_param_0];
	setp.gt.s32	%p80, %r37, 4277;
	@%p80 bra 	BB3_50;

	setp.eq.s32	%p83, %r37, 4273;
	@%p83 bra 	BB3_55;
	bra.uni 	BB3_48;

BB3_55:
	mov.f32 	%f457, 0f00000000;
	mov.f32 	%f456, %f77;
	mov.f32 	%f458, %f457;
	mov.f32 	%f459, %f457;
	bra.uni 	BB3_56;

BB3_50:
	setp.eq.s32	%p81, %r37, 4278;
	@%p81 bra 	BB3_51;

	setp.ne.s32	%p82, %r37, 4279;
	@%p82 bra 	BB3_53;

	mov.f32 	%f456, %f77;
	mov.f32 	%f457, %f57;
	bra.uni 	BB3_56;

BB3_48:
	setp.eq.s32	%p84, %r37, 4275;
	@%p84 bra 	BB3_49;
	bra.uni 	BB3_53;

BB3_49:
	mov.f32 	%f458, 0f00000000;
	mov.f32 	%f457, 0f3F800000;
	mov.f32 	%f456, %f57;
	mov.f32 	%f459, %f458;
	bra.uni 	BB3_56;

BB3_51:
	mov.f32 	%f456, %f459;
	mov.f32 	%f457, %f458;
	mov.f32 	%f458, %f57;
	mov.f32 	%f459, %f77;
	bra.uni 	BB3_56;

BB3_53:
	mov.f32 	%f456, %f57;
	mov.f32 	%f457, %f458;
	mov.f32 	%f458, %f459;
	mov.f32 	%f459, %f77;

BB3_56:
	mov.b32 	 %r38, %f456;
	mov.b32 	 %r39, %f457;
	mov.b32 	 %r40, %f458;
	mov.b32 	 %r41, %f459;
	cvt.u32.u64	%r42, %rd1;
	sust.p.2d.v4.b32.trap 	[unsharpen_param_0, {%r42, %r1}], {%r38, %r39, %r40, %r41};

BB3_57:
	ret;
}

	// .globl	traceBatch
.entry traceBatch(
	.param .texref traceBatch_param_0,
	.param .u64 .ptr .global .align 2 traceBatch_param_1,
	.param .u64 .ptr .global .align 2 traceBatch_param_2,
	.param .u64 .ptr .global .align 2 traceBatch_param_3,
	.param .u64 .ptr .global .align 2 traceBatch_param_4,
	.param .u32 traceBatch_param_5,
	.param .u64 .ptr .global .align 16 traceBatch_param_6,
	.param .u64 .ptr .global .align 4 traceBatch_param_7,
	.param .u64 .ptr .global .align 1 traceBatch_param_8
)
{
	.reg .pred 	%p<170>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<1452>;
	.reg .b32 	%r<834>;
	.reg .b64 	%rd<76>;


	ld.param.u64 	%rd4, [traceBatch_param_1];
	ld.param.u32 	%r257, [traceBatch_param_5];
	ld.param.u64 	%rd5, [traceBatch_param_6];
	mov.b32	%r258, %envreg3;
	mov.u32 	%r259, %ctaid.x;
	mov.u32 	%r260, %ntid.x;
	mad.lo.s32 	%r261, %r259, %r260, %r258;
	mov.u32 	%r262, %tid.x;
	add.s32 	%r1, %r261, %r262;
	setp.ge.u32	%p1, %r1, %r257;
	@%p1 bra 	BB4_309;

	mul.wide.s32 	%rd8, %r1, 2;
	shl.b64 	%rd9, %rd8, 4;
	and.b64  	%rd10, %rd9, 68719476704;
	add.s64 	%rd11, %rd5, %rd10;
	or.b64  	%rd12, %rd8, 1;
	and.b64  	%rd2, %rd12, 4294967295;
	or.b64  	%rd13, %rd9, 16;
	and.b64  	%rd14, %rd13, 68719476720;
	add.s64 	%rd15, %rd5, %rd14;
	ld.global.v4.f32 	{%f56, %f57, %f58, %f891}, [%rd11];
	ld.global.v4.f32 	{%f39, %f40, %f41, %f895}, [%rd15];
	abs.f32 	%f896, %f39;
	setp.geu.ftz.f32	%p2, %f896, 0f322BCC77;
	@%p2 bra 	BB4_3;

	setp.ltu.ftz.f32	%p3, %f39, 0f00000000;
	selp.f32	%f39, 0fB22BCC77, 0f322BCC77, %p3;

BB4_3:
	abs.f32 	%f897, %f40;
	setp.geu.ftz.f32	%p4, %f897, 0f322BCC77;
	@%p4 bra 	BB4_5;

	setp.ltu.ftz.f32	%p5, %f40, 0f00000000;
	selp.f32	%f40, 0fB22BCC77, 0f322BCC77, %p5;

BB4_5:
	abs.f32 	%f898, %f41;
	setp.geu.ftz.f32	%p6, %f898, 0f322BCC77;
	@%p6 bra 	BB4_7;

	setp.ltu.ftz.f32	%p7, %f41, 0f00000000;
	selp.f32	%f41, 0fB22BCC77, 0f322BCC77, %p7;

BB4_7:
	mov.u32 	%r709, 0;
	rcp.approx.ftz.f32 	%f46, %f39;
	rcp.approx.ftz.f32 	%f47, %f40;
	rcp.approx.ftz.f32 	%f48, %f41;
	setp.gtu.ftz.f32	%p8, %f39, 0f00000000;
	selp.b32	%r264, 34, 4, %p8;
	setp.gtu.ftz.f32	%p9, %f40, 0f00000000;
	selp.b32	%r265, 10752, 3072, %p9;
	add.s32 	%r266, %r264, %r265;
	setp.gtu.ftz.f32	%p10, %f41, 0f00000000;
	selp.b32	%r267, 3276800, 1310720, %p10;
	add.s32 	%r2, %r266, %r267;
	and.b32  	%r3, %r2, 2;
	shl.b32 	%r268, %r3, 20;
	add.s32 	%r4, %r268, -1048576;
	shr.u32 	%r269, %r2, 8;
	and.b32  	%r5, %r269, 2;
	shl.b32 	%r270, %r5, 10;
	add.s32 	%r6, %r270, -1024;
	bfe.u32 	%r271, %r2, 16, 2;
	add.s32 	%r7, %r271, -1;
	setp.ltu.ftz.f32	%p11, %f57, 0f00000000;
	setp.ltu.ftz.f32	%p12, %f56, 0f00000000;
	or.pred  	%p13, %p12, %p11;
	setp.ltu.ftz.f32	%p14, %f58, 0f00000000;
	or.pred  	%p15, %p13, %p14;
	setp.gtu.ftz.f32	%p16, %f56, 0f44800000;
	or.pred  	%p17, %p15, %p16;
	setp.gtu.ftz.f32	%p18, %f57, 0f44800000;
	or.pred  	%p19, %p17, %p18;
	setp.gtu.ftz.f32	%p20, %f58, 0f44800000;
	or.pred  	%p21, %p19, %p20;
	mov.f32 	%f1222, 0f00000000;
	mov.f32 	%f55, %f1222;
	@!%p21 bra 	BB4_10;
	bra.uni 	BB4_8;

BB4_8:
	mul.ftz.f32 	%f904, %f56, %f46;
	neg.ftz.f32 	%f905, %f904;
	mov.f32 	%f906, 0f44800000;
	sub.ftz.f32 	%f907, %f906, %f56;
	mul.ftz.f32 	%f908, %f907, %f46;
	min.f32 	%f909, %f905, %f908;
	max.f32 	%f910, %f905, %f908;
	mul.ftz.f32 	%f911, %f57, %f47;
	neg.ftz.f32 	%f912, %f911;
	sub.ftz.f32 	%f913, %f906, %f57;
	mul.ftz.f32 	%f914, %f913, %f47;
	min.f32 	%f915, %f912, %f914;
	max.f32 	%f916, %f909, %f915;
	max.f32 	%f917, %f912, %f914;
	min.f32 	%f918, %f910, %f917;
	mul.ftz.f32 	%f919, %f58, %f48;
	neg.ftz.f32 	%f920, %f919;
	sub.ftz.f32 	%f921, %f906, %f58;
	mul.ftz.f32 	%f922, %f921, %f48;
	min.f32 	%f923, %f920, %f922;
	max.f32 	%f55, %f916, %f923;
	max.f32 	%f924, %f920, %f922;
	min.f32 	%f925, %f918, %f924;
	setp.geu.ftz.f32	%p22, %f925, %f55;
	setp.gtu.ftz.f32	%p23, %f925, 0f00000000;
	and.pred  	%p24, %p22, %p23;
	mov.u32 	%r833, 0;
	@!%p24 bra 	BB4_308;
	bra.uni 	BB4_9;

BB4_9:
	fma.rn.ftz.f32 	%f56, %f39, %f55, %f56;
	fma.rn.ftz.f32 	%f58, %f41, %f55, %f58;
	fma.rn.ftz.f32 	%f57, %f40, %f55, %f57;
	setp.ltu.ftz.f32	%p25, %f57, 0f3C23D70A;
	sub.ftz.f32 	%f931, %f906, 0f3F8147AE;
	setp.gtu.ftz.f32	%p26, %f57, %f931;
	or.pred  	%p27, %p25, %p26;
	selp.u32	%r273, 1, 0, %p27;
	setp.ltu.ftz.f32	%p28, %f58, 0f3C23D70A;
	setp.gtu.ftz.f32	%p29, %f58, %f931;
	or.pred  	%p30, %p28, %p29;
	selp.b32	%r709, 2, %r273, %p30;

BB4_10:
	cvt.rzi.ftz.u32.f32	%r275, %f56;
	shr.u32 	%r276, %r275, 5;
	mov.u32 	%r277, 31;
	min.u32 	%r278, %r276, %r277;
	shl.b32 	%r279, %r278, 20;
	cvt.rzi.ftz.u32.f32	%r280, %f57;
	shr.u32 	%r281, %r280, 5;
	min.u32 	%r282, %r281, %r277;
	shl.b32 	%r283, %r282, 10;
	add.s32 	%r284, %r283, %r279;
	cvt.rzi.ftz.u32.f32	%r285, %f58;
	shr.u32 	%r286, %r285, 5;
	min.u32 	%r287, %r286, %r277;
	add.s32 	%r14, %r284, %r287;
	shr.u32 	%r288, %r14, 20;
	bfe.u32 	%r289, %r2, 5, 1;
	add.s32 	%r290, %r288, %r289;
	bfe.u32 	%r291, %r14, 10, 5;
	bfe.u32 	%r292, %r2, 13, 1;
	add.s32 	%r293, %r291, %r292;
	and.b32  	%r294, %r14, 31;
	shr.u32 	%r295, %r2, 21;
	add.s32 	%r296, %r294, %r295;
	cvt.rn.f32.u32	%f933, %r296;
	cvt.rn.f32.u32	%f934, %r293;
	cvt.rn.f32.u32	%f935, %r290;
	neg.ftz.f32 	%f937, %f58;
	neg.ftz.f32 	%f938, %f57;
	neg.ftz.f32 	%f939, %f56;
	fma.rn.ftz.f32 	%f940, %f939, 0f3D000000, %f935;
	fma.rn.ftz.f32 	%f941, %f938, 0f3D000000, %f934;
	fma.rn.ftz.f32 	%f942, %f937, 0f3D000000, %f933;
	mul.ftz.f32 	%f70, %f48, %f942;
	mul.ftz.f32 	%f69, %f47, %f941;
	mul.ftz.f32 	%f68, %f46, %f940;
	add.s32 	%r297, %r3, -1;
	add.s32 	%r298, %r5, -1;
	cvt.rn.f32.s32	%f944, %r7;
	cvt.rn.f32.s32	%f945, %r298;
	cvt.rn.f32.s32	%f946, %r297;
	shl.b32 	%r299, %r294, 5;
	and.b32  	%r300, %r14, 31744;
	add.s32 	%r301, %r288, %r300;
	add.s32 	%r703, %r301, %r299;
	mul.ftz.f32 	%f64, %f46, %f946;
	mul.ftz.f32 	%f65, %f47, %f945;
	mul.ftz.f32 	%f66, %f48, %f944;
	mov.u32 	%r702, 999995;

BB4_11:
	ld.param.u64 	%rd73, [traceBatch_param_8];
	cvt.u64.u32	%rd16, %r703;
	add.s64 	%rd17, %rd73, %rd16;
	ld.global.u8 	%rs25, [%rd17];
	setp.eq.s16	%p31, %rs25, 0;
	@%p31 bra 	BB4_12;
	bra.uni 	BB4_13;

BB4_12:
	mov.u32 	%r827, %r702;
	bra.uni 	BB4_300;

BB4_13:
	mov.f32 	%f955, 0f40800000;
	mul.rn.f32 	%f1226, %f1222, %f955;
	mov.u32 	%r827, 0;
	mul.ftz.f32 	%f956, %f41, %f1226;
	mul.ftz.f32 	%f957, %f40, %f1226;
	mul.ftz.f32 	%f958, %f39, %f1226;
	fma.rn.ftz.f32 	%f947, %f56, 0f3E000000, %f958;
	// inline asm
	cvt.rzi.u32.f32 	%r302, %f947;
	// inline asm
	fma.rn.ftz.f32 	%f948, %f57, 0f3E000000, %f957;
	// inline asm
	cvt.rzi.u32.f32 	%r303, %f948;
	// inline asm
	fma.rn.ftz.f32 	%f949, %f58, 0f3E000000, %f956;
	// inline asm
	cvt.rzi.u32.f32 	%r304, %f949;
	// inline asm
	shr.u32 	%r311, %r14, 18;
	add.s32 	%r312, %r311, 3;
	max.u32 	%r313, %r302, %r311;
	min.u32 	%r314, %r313, %r312;
	shl.b32 	%r315, %r314, 20;
	bfe.u32 	%r316, %r14, 8, 10;
	add.s32 	%r317, %r316, 3;
	max.u32 	%r318, %r303, %r316;
	min.u32 	%r319, %r318, %r317;
	shl.b32 	%r320, %r319, 10;
	add.s32 	%r321, %r320, %r315;
	shl.b32 	%r322, %r14, 2;
	and.b32  	%r323, %r322, 1020;
	add.s32 	%r324, %r323, 3;
	max.u32 	%r325, %r304, %r323;
	min.u32 	%r326, %r325, %r324;
	add.s32 	%r16, %r321, %r326;
	shr.u32 	%r327, %r16, 20;
	bfe.u32 	%r333, %r2, 5, 1;
	add.s32 	%r306, %r327, %r333;
	bfe.u32 	%r334, %r16, 10, 7;
	bfe.u32 	%r335, %r2, 13, 1;
	add.s32 	%r307, %r334, %r335;
	and.b32  	%r336, %r16, 127;
	add.s32 	%r308, %r336, %r295;
	// inline asm
	cvt.rn.f32.u32 	%f951, %r306;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f952, %r307;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f953, %r308;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f954, %r827;
	// inline asm
	tex.3d.v4.s32.s32	{%r707, %r18, %r19, %r20}, [traceBatch_param_0, samp$19, {%r327, %r336, %r334, %r334}];
	add.s32 	%r23, %r702, -1;
	setp.eq.s32	%p35, %r23, 0;
	@%p35 bra 	BB4_300;

	neg.ftz.f32 	%f1076, %f56;
	neg.ftz.f32 	%f1075, %f57;
	neg.ftz.f32 	%f1074, %f58;
	fma.rn.ftz.f32 	%f964, %f1074, 0f3E000000, %f953;
	fma.rn.ftz.f32 	%f965, %f1075, 0f3E000000, %f952;
	fma.rn.ftz.f32 	%f966, %f1076, 0f3E000000, %f951;
	mul.ftz.f32 	%f82, %f46, %f966;
	mul.ftz.f32 	%f83, %f47, %f965;
	mul.ftz.f32 	%f84, %f48, %f964;
	mov.u32 	%r25, %r16;

BB4_15:
	setp.eq.s32	%p36, %r707, 0;
	@%p36 bra 	BB4_288;

	and.b32  	%r338, %r707, 1;
	setp.eq.b32	%p37, %r338, 1;
	@!%p37 bra 	BB4_287;
	bra.uni 	BB4_17;

BB4_17:
	mov.f32 	%f975, 0f41000000;
	mul.rn.f32 	%f86, %f1226, %f975;
	mov.u32 	%r346, 0;
	fma.rn.ftz.f32 	%f967, %f39, %f86, %f56;
	// inline asm
	cvt.rzi.u32.f32 	%r339, %f967;
	// inline asm
	fma.rn.ftz.f32 	%f968, %f40, %f86, %f57;
	// inline asm
	cvt.rzi.u32.f32 	%r340, %f968;
	// inline asm
	fma.rn.ftz.f32 	%f969, %f41, %f86, %f58;
	// inline asm
	cvt.rzi.u32.f32 	%r341, %f969;
	// inline asm
	shr.u32 	%r347, %r25, 17;
	add.s32 	%r348, %r347, 7;
	max.u32 	%r349, %r339, %r347;
	min.u32 	%r350, %r349, %r348;
	shl.b32 	%r351, %r350, 20;
	bfe.u32 	%r352, %r25, 7, 10;
	add.s32 	%r353, %r352, 7;
	max.u32 	%r354, %r340, %r352;
	min.u32 	%r355, %r354, %r353;
	shl.b32 	%r356, %r355, 10;
	add.s32 	%r357, %r356, %r351;
	shl.b32 	%r358, %r25, 3;
	and.b32  	%r359, %r358, 1016;
	add.s32 	%r360, %r359, 7;
	max.u32 	%r361, %r341, %r359;
	min.u32 	%r362, %r361, %r360;
	add.s32 	%r363, %r357, %r362;
	shr.u32 	%r364, %r363, 20;
	bfe.u32 	%r370, %r2, 5, 1;
	add.s32 	%r343, %r364, %r370;
	bfe.u32 	%r371, %r363, 10, 10;
	bfe.u32 	%r372, %r2, 13, 1;
	add.s32 	%r344, %r371, %r372;
	and.b32  	%r373, %r363, 1023;
	add.s32 	%r345, %r373, %r295;
	// inline asm
	cvt.rn.f32.u32 	%f973, %r345;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f972, %r344;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f971, %r343;
	// inline asm
	// inline asm
	cvt.rn.f32.u32 	%f974, %r346;
	// inline asm
	sub.ftz.f32 	%f976, %f971, %f56;
	sub.ftz.f32 	%f977, %f972, %f57;
	sub.ftz.f32 	%f978, %f973, %f58;
	mul.ftz.f32 	%f1241, %f48, %f978;
	mul.ftz.f32 	%f1237, %f47, %f977;
	mul.ftz.f32 	%f1233, %f46, %f976;
	and.b32  	%r710, %r363, 7347207;
	shl.b32 	%r375, %r707, 8;
	add.s32 	%r28, %r375, -256;
	shr.u32 	%r376, %r710, 20;
	add.s32 	%r377, %r376, %r28;
	shr.u32 	%r378, %r363, 7;
	and.b32  	%r379, %r378, 56;
	add.s32 	%r380, %r377, %r379;
	and.b32  	%r381, %r363, 7;
	shl.b32 	%r382, %r381, 6;
	add.s32 	%r383, %r380, %r382;
	mul.wide.u32 	%rd19, %r383, 2;
	add.s64 	%rd20, %rd4, %rd19;
	ld.global.u16 	%rs1, [%rd20];
	setp.eq.s16	%p41, %rs1, 0;
	@%p41 bra 	BB4_19;
	bra.uni 	BB4_18;

BB4_19:
	min.f32 	%f982, %f1237, %f1241;
	min.f32 	%f96, %f1233, %f982;
	setp.neu.ftz.f32	%p42, %f96, %f1233;
	@%p42 bra 	BB4_21;

	add.ftz.f32 	%f1233, %f64, %f1233;
	add.s32 	%r710, %r710, %r4;

BB4_21:
	mov.u32 	%r713, 0;
	setp.neu.ftz.f32	%p43, %f96, %f1237;
	@%p43 bra 	BB4_23;

	add.ftz.f32 	%f1237, %f65, %f1237;
	mov.u32 	%r713, 1;
	add.s32 	%r710, %r710, %r6;

BB4_23:
	setp.neu.ftz.f32	%p44, %f96, %f1241;
	@%p44 bra 	BB4_25;

	add.ftz.f32 	%f1241, %f66, %f1241;
	mov.u32 	%r713, 2;
	add.s32 	%r710, %r710, %r7;

BB4_25:
	and.b32  	%r387, %r710, 1066394616;
	setp.ne.s32	%p45, %r387, 0;
	@%p45 bra 	BB4_288;

	shr.u32 	%r388, %r710, 20;
	add.s32 	%r389, %r388, %r28;
	shr.u32 	%r390, %r710, 7;
	and.b32  	%r391, %r390, 56;
	add.s32 	%r392, %r389, %r391;
	and.b32  	%r393, %r710, 7;
	shl.b32 	%r394, %r393, 6;
	add.s32 	%r395, %r392, %r394;
	mul.wide.u32 	%rd21, %r395, 2;
	add.s64 	%rd22, %rd4, %rd21;
	ld.global.u16 	%rs2, [%rd22];
	setp.eq.s16	%p46, %rs2, 0;
	@%p46 bra 	BB4_28;
	bra.uni 	BB4_27;

BB4_28:
	min.f32 	%f985, %f1237, %f1241;
	min.f32 	%f128, %f1233, %f985;
	setp.neu.ftz.f32	%p47, %f128, %f1233;
	@%p47 bra 	BB4_29;

	add.ftz.f32 	%f1242, %f64, %f1233;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_31;

BB4_29:
	mov.f32 	%f1242, %f1233;

BB4_31:
	min.f32 	%f1078, %f1237, %f1241;
	min.f32 	%f1077, %f1233, %f1078;
	mov.u32 	%r718, 0;
	setp.neu.ftz.f32	%p48, %f1077, %f1237;
	@%p48 bra 	BB4_32;

	add.ftz.f32 	%f1246, %f65, %f1237;
	mov.u32 	%r718, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_34;

BB4_32:
	mov.f32 	%f1246, %f1237;

BB4_34:
	min.f32 	%f1080, %f1237, %f1241;
	min.f32 	%f1079, %f1233, %f1080;
	setp.neu.ftz.f32	%p49, %f1079, %f1241;
	@%p49 bra 	BB4_35;

	add.ftz.f32 	%f1250, %f66, %f1241;
	mov.u32 	%r718, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_37;

BB4_35:
	mov.f32 	%f1250, %f1241;

BB4_37:
	and.b32  	%r399, %r710, 1066394616;
	setp.ne.s32	%p50, %r399, 0;
	@%p50 bra 	BB4_288;

	shr.u32 	%r400, %r710, 20;
	add.s32 	%r401, %r400, %r28;
	shr.u32 	%r402, %r710, 7;
	and.b32  	%r403, %r402, 56;
	add.s32 	%r404, %r401, %r403;
	and.b32  	%r405, %r710, 7;
	shl.b32 	%r406, %r405, 6;
	add.s32 	%r407, %r404, %r406;
	mul.wide.u32 	%rd23, %r407, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.u16 	%rs3, [%rd24];
	setp.eq.s16	%p51, %rs3, 0;
	@%p51 bra 	BB4_40;
	bra.uni 	BB4_39;

BB4_40:
	min.f32 	%f988, %f1246, %f1250;
	min.f32 	%f160, %f1242, %f988;
	setp.neu.ftz.f32	%p52, %f160, %f1242;
	@%p52 bra 	BB4_41;

	add.ftz.f32 	%f1251, %f64, %f1242;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_43;

BB4_41:
	mov.f32 	%f1251, %f1242;

BB4_43:
	min.f32 	%f1084, %f1246, %f1250;
	min.f32 	%f1083, %f1242, %f1084;
	mov.u32 	%r723, 0;
	setp.neu.ftz.f32	%p53, %f1083, %f1246;
	@%p53 bra 	BB4_44;

	add.ftz.f32 	%f1255, %f65, %f1246;
	mov.u32 	%r723, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_46;

BB4_44:
	mov.f32 	%f1255, %f1246;

BB4_46:
	min.f32 	%f1086, %f1246, %f1250;
	min.f32 	%f1085, %f1242, %f1086;
	setp.neu.ftz.f32	%p54, %f1085, %f1250;
	@%p54 bra 	BB4_47;

	add.ftz.f32 	%f1259, %f66, %f1250;
	mov.u32 	%r723, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_49;

BB4_47:
	mov.f32 	%f1259, %f1250;

BB4_49:
	and.b32  	%r411, %r710, 1066394616;
	setp.ne.s32	%p55, %r411, 0;
	@%p55 bra 	BB4_288;

	shr.u32 	%r412, %r710, 20;
	add.s32 	%r413, %r412, %r28;
	shr.u32 	%r414, %r710, 7;
	and.b32  	%r415, %r414, 56;
	add.s32 	%r416, %r413, %r415;
	and.b32  	%r417, %r710, 7;
	shl.b32 	%r418, %r417, 6;
	add.s32 	%r419, %r416, %r418;
	mul.wide.u32 	%rd25, %r419, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.u16 	%rs4, [%rd26];
	setp.eq.s16	%p56, %rs4, 0;
	@%p56 bra 	BB4_52;
	bra.uni 	BB4_51;

BB4_52:
	min.f32 	%f991, %f1255, %f1259;
	min.f32 	%f192, %f1251, %f991;
	setp.neu.ftz.f32	%p57, %f192, %f1251;
	@%p57 bra 	BB4_53;

	add.ftz.f32 	%f1260, %f64, %f1251;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_55;

BB4_53:
	mov.f32 	%f1260, %f1251;

BB4_55:
	min.f32 	%f1090, %f1255, %f1259;
	min.f32 	%f1089, %f1251, %f1090;
	mov.u32 	%r728, 0;
	setp.neu.ftz.f32	%p58, %f1089, %f1255;
	@%p58 bra 	BB4_56;

	add.ftz.f32 	%f1264, %f65, %f1255;
	mov.u32 	%r728, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_58;

BB4_56:
	mov.f32 	%f1264, %f1255;

BB4_58:
	min.f32 	%f1092, %f1255, %f1259;
	min.f32 	%f1091, %f1251, %f1092;
	setp.neu.ftz.f32	%p59, %f1091, %f1259;
	@%p59 bra 	BB4_59;

	add.ftz.f32 	%f1268, %f66, %f1259;
	mov.u32 	%r728, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_61;

BB4_59:
	mov.f32 	%f1268, %f1259;

BB4_61:
	and.b32  	%r423, %r710, 1066394616;
	setp.ne.s32	%p60, %r423, 0;
	@%p60 bra 	BB4_288;

	shr.u32 	%r424, %r710, 20;
	add.s32 	%r425, %r424, %r28;
	shr.u32 	%r426, %r710, 7;
	and.b32  	%r427, %r426, 56;
	add.s32 	%r428, %r425, %r427;
	and.b32  	%r429, %r710, 7;
	shl.b32 	%r430, %r429, 6;
	add.s32 	%r431, %r428, %r430;
	mul.wide.u32 	%rd27, %r431, 2;
	add.s64 	%rd28, %rd4, %rd27;
	ld.global.u16 	%rs5, [%rd28];
	setp.eq.s16	%p61, %rs5, 0;
	@%p61 bra 	BB4_64;
	bra.uni 	BB4_63;

BB4_64:
	min.f32 	%f994, %f1264, %f1268;
	min.f32 	%f224, %f1260, %f994;
	setp.neu.ftz.f32	%p62, %f224, %f1260;
	@%p62 bra 	BB4_65;

	add.ftz.f32 	%f1269, %f64, %f1260;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_67;

BB4_65:
	mov.f32 	%f1269, %f1260;

BB4_67:
	min.f32 	%f1096, %f1264, %f1268;
	min.f32 	%f1095, %f1260, %f1096;
	mov.u32 	%r733, 0;
	setp.neu.ftz.f32	%p63, %f1095, %f1264;
	@%p63 bra 	BB4_68;

	add.ftz.f32 	%f1273, %f65, %f1264;
	mov.u32 	%r733, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_70;

BB4_68:
	mov.f32 	%f1273, %f1264;

BB4_70:
	min.f32 	%f1098, %f1264, %f1268;
	min.f32 	%f1097, %f1260, %f1098;
	setp.neu.ftz.f32	%p64, %f1097, %f1268;
	@%p64 bra 	BB4_71;

	add.ftz.f32 	%f1277, %f66, %f1268;
	mov.u32 	%r733, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_73;

BB4_71:
	mov.f32 	%f1277, %f1268;

BB4_73:
	and.b32  	%r435, %r710, 1066394616;
	setp.ne.s32	%p65, %r435, 0;
	@%p65 bra 	BB4_288;

	shr.u32 	%r436, %r710, 20;
	add.s32 	%r437, %r436, %r28;
	shr.u32 	%r438, %r710, 7;
	and.b32  	%r439, %r438, 56;
	add.s32 	%r440, %r437, %r439;
	and.b32  	%r441, %r710, 7;
	shl.b32 	%r442, %r441, 6;
	add.s32 	%r443, %r440, %r442;
	mul.wide.u32 	%rd29, %r443, 2;
	add.s64 	%rd30, %rd4, %rd29;
	ld.global.u16 	%rs6, [%rd30];
	setp.eq.s16	%p66, %rs6, 0;
	@%p66 bra 	BB4_76;
	bra.uni 	BB4_75;

BB4_76:
	min.f32 	%f997, %f1273, %f1277;
	min.f32 	%f256, %f1269, %f997;
	setp.neu.ftz.f32	%p67, %f256, %f1269;
	@%p67 bra 	BB4_77;

	add.ftz.f32 	%f1278, %f64, %f1269;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_79;

BB4_77:
	mov.f32 	%f1278, %f1269;

BB4_79:
	min.f32 	%f1102, %f1273, %f1277;
	min.f32 	%f1101, %f1269, %f1102;
	mov.u32 	%r738, 0;
	setp.neu.ftz.f32	%p68, %f1101, %f1273;
	@%p68 bra 	BB4_80;

	add.ftz.f32 	%f1282, %f65, %f1273;
	mov.u32 	%r738, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_82;

BB4_80:
	mov.f32 	%f1282, %f1273;

BB4_82:
	min.f32 	%f1104, %f1273, %f1277;
	min.f32 	%f1103, %f1269, %f1104;
	setp.neu.ftz.f32	%p69, %f1103, %f1277;
	@%p69 bra 	BB4_83;

	add.ftz.f32 	%f1286, %f66, %f1277;
	mov.u32 	%r738, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_85;

BB4_83:
	mov.f32 	%f1286, %f1277;

BB4_85:
	and.b32  	%r447, %r710, 1066394616;
	setp.ne.s32	%p70, %r447, 0;
	@%p70 bra 	BB4_288;

	shr.u32 	%r448, %r710, 20;
	add.s32 	%r449, %r448, %r28;
	shr.u32 	%r450, %r710, 7;
	and.b32  	%r451, %r450, 56;
	add.s32 	%r452, %r449, %r451;
	and.b32  	%r453, %r710, 7;
	shl.b32 	%r454, %r453, 6;
	add.s32 	%r455, %r452, %r454;
	mul.wide.u32 	%rd31, %r455, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.u16 	%rs7, [%rd32];
	setp.eq.s16	%p71, %rs7, 0;
	@%p71 bra 	BB4_88;
	bra.uni 	BB4_87;

BB4_88:
	min.f32 	%f1000, %f1282, %f1286;
	min.f32 	%f288, %f1278, %f1000;
	setp.neu.ftz.f32	%p72, %f288, %f1278;
	@%p72 bra 	BB4_89;

	add.ftz.f32 	%f1287, %f64, %f1278;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_91;

BB4_89:
	mov.f32 	%f1287, %f1278;

BB4_91:
	min.f32 	%f1108, %f1282, %f1286;
	min.f32 	%f1107, %f1278, %f1108;
	mov.u32 	%r743, 0;
	setp.neu.ftz.f32	%p73, %f1107, %f1282;
	@%p73 bra 	BB4_92;

	add.ftz.f32 	%f1291, %f65, %f1282;
	mov.u32 	%r743, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_94;

BB4_92:
	mov.f32 	%f1291, %f1282;

BB4_94:
	min.f32 	%f1110, %f1282, %f1286;
	min.f32 	%f1109, %f1278, %f1110;
	setp.neu.ftz.f32	%p74, %f1109, %f1286;
	@%p74 bra 	BB4_95;

	add.ftz.f32 	%f1295, %f66, %f1286;
	mov.u32 	%r743, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_97;

BB4_95:
	mov.f32 	%f1295, %f1286;

BB4_97:
	and.b32  	%r459, %r710, 1066394616;
	setp.ne.s32	%p75, %r459, 0;
	@%p75 bra 	BB4_288;

	shr.u32 	%r460, %r710, 20;
	add.s32 	%r461, %r460, %r28;
	shr.u32 	%r462, %r710, 7;
	and.b32  	%r463, %r462, 56;
	add.s32 	%r464, %r461, %r463;
	and.b32  	%r465, %r710, 7;
	shl.b32 	%r466, %r465, 6;
	add.s32 	%r467, %r464, %r466;
	mul.wide.u32 	%rd33, %r467, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.u16 	%rs8, [%rd34];
	setp.eq.s16	%p76, %rs8, 0;
	@%p76 bra 	BB4_100;
	bra.uni 	BB4_99;

BB4_100:
	min.f32 	%f1003, %f1291, %f1295;
	min.f32 	%f320, %f1287, %f1003;
	setp.neu.ftz.f32	%p77, %f320, %f1287;
	@%p77 bra 	BB4_101;

	add.ftz.f32 	%f1296, %f64, %f1287;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_103;

BB4_101:
	mov.f32 	%f1296, %f1287;

BB4_103:
	min.f32 	%f1114, %f1291, %f1295;
	min.f32 	%f1113, %f1287, %f1114;
	mov.u32 	%r748, 0;
	setp.neu.ftz.f32	%p78, %f1113, %f1291;
	@%p78 bra 	BB4_104;

	add.ftz.f32 	%f1300, %f65, %f1291;
	mov.u32 	%r748, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_106;

BB4_104:
	mov.f32 	%f1300, %f1291;

BB4_106:
	min.f32 	%f1116, %f1291, %f1295;
	min.f32 	%f1115, %f1287, %f1116;
	setp.neu.ftz.f32	%p79, %f1115, %f1295;
	@%p79 bra 	BB4_107;

	add.ftz.f32 	%f1304, %f66, %f1295;
	mov.u32 	%r748, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_109;

BB4_107:
	mov.f32 	%f1304, %f1295;

BB4_109:
	and.b32  	%r471, %r710, 1066394616;
	setp.ne.s32	%p80, %r471, 0;
	@%p80 bra 	BB4_288;

	shr.u32 	%r472, %r710, 20;
	add.s32 	%r473, %r472, %r28;
	shr.u32 	%r474, %r710, 7;
	and.b32  	%r475, %r474, 56;
	add.s32 	%r476, %r473, %r475;
	and.b32  	%r477, %r710, 7;
	shl.b32 	%r478, %r477, 6;
	add.s32 	%r479, %r476, %r478;
	mul.wide.u32 	%rd35, %r479, 2;
	add.s64 	%rd36, %rd4, %rd35;
	ld.global.u16 	%rs9, [%rd36];
	setp.eq.s16	%p81, %rs9, 0;
	@%p81 bra 	BB4_112;
	bra.uni 	BB4_111;

BB4_112:
	min.f32 	%f1006, %f1300, %f1304;
	min.f32 	%f352, %f1296, %f1006;
	setp.neu.ftz.f32	%p82, %f352, %f1296;
	@%p82 bra 	BB4_113;

	add.ftz.f32 	%f1305, %f64, %f1296;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_115;

BB4_113:
	mov.f32 	%f1305, %f1296;

BB4_115:
	min.f32 	%f1120, %f1300, %f1304;
	min.f32 	%f1119, %f1296, %f1120;
	mov.u32 	%r753, 0;
	setp.neu.ftz.f32	%p83, %f1119, %f1300;
	@%p83 bra 	BB4_116;

	add.ftz.f32 	%f1309, %f65, %f1300;
	mov.u32 	%r753, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_118;

BB4_116:
	mov.f32 	%f1309, %f1300;

BB4_118:
	min.f32 	%f1122, %f1300, %f1304;
	min.f32 	%f1121, %f1296, %f1122;
	setp.neu.ftz.f32	%p84, %f1121, %f1304;
	@%p84 bra 	BB4_119;

	add.ftz.f32 	%f1313, %f66, %f1304;
	mov.u32 	%r753, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_121;

BB4_119:
	mov.f32 	%f1313, %f1304;

BB4_121:
	and.b32  	%r483, %r710, 1066394616;
	setp.ne.s32	%p85, %r483, 0;
	@%p85 bra 	BB4_288;

	shr.u32 	%r484, %r710, 20;
	add.s32 	%r485, %r484, %r28;
	shr.u32 	%r486, %r710, 7;
	and.b32  	%r487, %r486, 56;
	add.s32 	%r488, %r485, %r487;
	and.b32  	%r489, %r710, 7;
	shl.b32 	%r490, %r489, 6;
	add.s32 	%r491, %r488, %r490;
	mul.wide.u32 	%rd37, %r491, 2;
	add.s64 	%rd38, %rd4, %rd37;
	ld.global.u16 	%rs10, [%rd38];
	setp.eq.s16	%p86, %rs10, 0;
	@%p86 bra 	BB4_124;
	bra.uni 	BB4_123;

BB4_124:
	min.f32 	%f1009, %f1309, %f1313;
	min.f32 	%f384, %f1305, %f1009;
	setp.neu.ftz.f32	%p87, %f384, %f1305;
	@%p87 bra 	BB4_125;

	add.ftz.f32 	%f1314, %f64, %f1305;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_127;

BB4_125:
	mov.f32 	%f1314, %f1305;

BB4_127:
	min.f32 	%f1126, %f1309, %f1313;
	min.f32 	%f1125, %f1305, %f1126;
	mov.u32 	%r758, 0;
	setp.neu.ftz.f32	%p88, %f1125, %f1309;
	@%p88 bra 	BB4_128;

	add.ftz.f32 	%f1318, %f65, %f1309;
	mov.u32 	%r758, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_130;

BB4_128:
	mov.f32 	%f1318, %f1309;

BB4_130:
	min.f32 	%f1128, %f1309, %f1313;
	min.f32 	%f1127, %f1305, %f1128;
	setp.neu.ftz.f32	%p89, %f1127, %f1313;
	@%p89 bra 	BB4_131;

	add.ftz.f32 	%f1322, %f66, %f1313;
	mov.u32 	%r758, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_133;

BB4_131:
	mov.f32 	%f1322, %f1313;

BB4_133:
	and.b32  	%r495, %r710, 1066394616;
	setp.ne.s32	%p90, %r495, 0;
	@%p90 bra 	BB4_288;

	shr.u32 	%r496, %r710, 20;
	add.s32 	%r497, %r496, %r28;
	shr.u32 	%r498, %r710, 7;
	and.b32  	%r499, %r498, 56;
	add.s32 	%r500, %r497, %r499;
	and.b32  	%r501, %r710, 7;
	shl.b32 	%r502, %r501, 6;
	add.s32 	%r503, %r500, %r502;
	mul.wide.u32 	%rd39, %r503, 2;
	add.s64 	%rd40, %rd4, %rd39;
	ld.global.u16 	%rs11, [%rd40];
	setp.eq.s16	%p91, %rs11, 0;
	@%p91 bra 	BB4_136;
	bra.uni 	BB4_135;

BB4_136:
	min.f32 	%f1012, %f1318, %f1322;
	min.f32 	%f416, %f1314, %f1012;
	setp.neu.ftz.f32	%p92, %f416, %f1314;
	@%p92 bra 	BB4_137;

	add.ftz.f32 	%f1323, %f64, %f1314;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_139;

BB4_137:
	mov.f32 	%f1323, %f1314;

BB4_139:
	min.f32 	%f1132, %f1318, %f1322;
	min.f32 	%f1131, %f1314, %f1132;
	mov.u32 	%r763, 0;
	setp.neu.ftz.f32	%p93, %f1131, %f1318;
	@%p93 bra 	BB4_140;

	add.ftz.f32 	%f1327, %f65, %f1318;
	mov.u32 	%r763, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_142;

BB4_140:
	mov.f32 	%f1327, %f1318;

BB4_142:
	min.f32 	%f1134, %f1318, %f1322;
	min.f32 	%f1133, %f1314, %f1134;
	setp.neu.ftz.f32	%p94, %f1133, %f1322;
	@%p94 bra 	BB4_143;

	add.ftz.f32 	%f1331, %f66, %f1322;
	mov.u32 	%r763, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_145;

BB4_143:
	mov.f32 	%f1331, %f1322;

BB4_145:
	and.b32  	%r507, %r710, 1066394616;
	setp.ne.s32	%p95, %r507, 0;
	@%p95 bra 	BB4_288;

	shr.u32 	%r508, %r710, 20;
	add.s32 	%r509, %r508, %r28;
	shr.u32 	%r510, %r710, 7;
	and.b32  	%r511, %r510, 56;
	add.s32 	%r512, %r509, %r511;
	and.b32  	%r513, %r710, 7;
	shl.b32 	%r514, %r513, 6;
	add.s32 	%r515, %r512, %r514;
	mul.wide.u32 	%rd41, %r515, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.u16 	%rs12, [%rd42];
	setp.eq.s16	%p96, %rs12, 0;
	@%p96 bra 	BB4_148;
	bra.uni 	BB4_147;

BB4_148:
	min.f32 	%f1015, %f1327, %f1331;
	min.f32 	%f448, %f1323, %f1015;
	setp.neu.ftz.f32	%p97, %f448, %f1323;
	@%p97 bra 	BB4_149;

	add.ftz.f32 	%f1332, %f64, %f1323;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_151;

BB4_149:
	mov.f32 	%f1332, %f1323;

BB4_151:
	min.f32 	%f1138, %f1327, %f1331;
	min.f32 	%f1137, %f1323, %f1138;
	mov.u32 	%r768, 0;
	setp.neu.ftz.f32	%p98, %f1137, %f1327;
	@%p98 bra 	BB4_152;

	add.ftz.f32 	%f1336, %f65, %f1327;
	mov.u32 	%r768, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_154;

BB4_152:
	mov.f32 	%f1336, %f1327;

BB4_154:
	min.f32 	%f1140, %f1327, %f1331;
	min.f32 	%f1139, %f1323, %f1140;
	setp.neu.ftz.f32	%p99, %f1139, %f1331;
	@%p99 bra 	BB4_155;

	add.ftz.f32 	%f1340, %f66, %f1331;
	mov.u32 	%r768, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_157;

BB4_155:
	mov.f32 	%f1340, %f1331;

BB4_157:
	and.b32  	%r519, %r710, 1066394616;
	setp.ne.s32	%p100, %r519, 0;
	@%p100 bra 	BB4_288;

	shr.u32 	%r520, %r710, 20;
	add.s32 	%r521, %r520, %r28;
	shr.u32 	%r522, %r710, 7;
	and.b32  	%r523, %r522, 56;
	add.s32 	%r524, %r521, %r523;
	and.b32  	%r525, %r710, 7;
	shl.b32 	%r526, %r525, 6;
	add.s32 	%r527, %r524, %r526;
	mul.wide.u32 	%rd43, %r527, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.u16 	%rs13, [%rd44];
	setp.eq.s16	%p101, %rs13, 0;
	@%p101 bra 	BB4_160;
	bra.uni 	BB4_159;

BB4_160:
	min.f32 	%f1018, %f1336, %f1340;
	min.f32 	%f480, %f1332, %f1018;
	setp.neu.ftz.f32	%p102, %f480, %f1332;
	@%p102 bra 	BB4_161;

	add.ftz.f32 	%f1341, %f64, %f1332;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_163;

BB4_161:
	mov.f32 	%f1341, %f1332;

BB4_163:
	min.f32 	%f1144, %f1336, %f1340;
	min.f32 	%f1143, %f1332, %f1144;
	mov.u32 	%r773, 0;
	setp.neu.ftz.f32	%p103, %f1143, %f1336;
	@%p103 bra 	BB4_164;

	add.ftz.f32 	%f1345, %f65, %f1336;
	mov.u32 	%r773, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_166;

BB4_164:
	mov.f32 	%f1345, %f1336;

BB4_166:
	min.f32 	%f1146, %f1336, %f1340;
	min.f32 	%f1145, %f1332, %f1146;
	setp.neu.ftz.f32	%p104, %f1145, %f1340;
	@%p104 bra 	BB4_167;

	add.ftz.f32 	%f1349, %f66, %f1340;
	mov.u32 	%r773, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_169;

BB4_167:
	mov.f32 	%f1349, %f1340;

BB4_169:
	and.b32  	%r531, %r710, 1066394616;
	setp.ne.s32	%p105, %r531, 0;
	@%p105 bra 	BB4_288;

	shr.u32 	%r532, %r710, 20;
	add.s32 	%r533, %r532, %r28;
	shr.u32 	%r534, %r710, 7;
	and.b32  	%r535, %r534, 56;
	add.s32 	%r536, %r533, %r535;
	and.b32  	%r537, %r710, 7;
	shl.b32 	%r538, %r537, 6;
	add.s32 	%r539, %r536, %r538;
	mul.wide.u32 	%rd45, %r539, 2;
	add.s64 	%rd46, %rd4, %rd45;
	ld.global.u16 	%rs14, [%rd46];
	setp.eq.s16	%p106, %rs14, 0;
	@%p106 bra 	BB4_172;
	bra.uni 	BB4_171;

BB4_172:
	min.f32 	%f1021, %f1345, %f1349;
	min.f32 	%f512, %f1341, %f1021;
	setp.neu.ftz.f32	%p107, %f512, %f1341;
	@%p107 bra 	BB4_173;

	add.ftz.f32 	%f1350, %f64, %f1341;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_175;

BB4_173:
	mov.f32 	%f1350, %f1341;

BB4_175:
	min.f32 	%f1150, %f1345, %f1349;
	min.f32 	%f1149, %f1341, %f1150;
	mov.u32 	%r778, 0;
	setp.neu.ftz.f32	%p108, %f1149, %f1345;
	@%p108 bra 	BB4_176;

	add.ftz.f32 	%f1354, %f65, %f1345;
	mov.u32 	%r778, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_178;

BB4_176:
	mov.f32 	%f1354, %f1345;

BB4_178:
	min.f32 	%f1152, %f1345, %f1349;
	min.f32 	%f1151, %f1341, %f1152;
	setp.neu.ftz.f32	%p109, %f1151, %f1349;
	@%p109 bra 	BB4_179;

	add.ftz.f32 	%f1358, %f66, %f1349;
	mov.u32 	%r778, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_181;

BB4_179:
	mov.f32 	%f1358, %f1349;

BB4_181:
	and.b32  	%r543, %r710, 1066394616;
	setp.ne.s32	%p110, %r543, 0;
	@%p110 bra 	BB4_288;

	shr.u32 	%r544, %r710, 20;
	add.s32 	%r545, %r544, %r28;
	shr.u32 	%r546, %r710, 7;
	and.b32  	%r547, %r546, 56;
	add.s32 	%r548, %r545, %r547;
	and.b32  	%r549, %r710, 7;
	shl.b32 	%r550, %r549, 6;
	add.s32 	%r551, %r548, %r550;
	mul.wide.u32 	%rd47, %r551, 2;
	add.s64 	%rd48, %rd4, %rd47;
	ld.global.u16 	%rs15, [%rd48];
	setp.eq.s16	%p111, %rs15, 0;
	@%p111 bra 	BB4_184;
	bra.uni 	BB4_183;

BB4_184:
	min.f32 	%f1024, %f1354, %f1358;
	min.f32 	%f544, %f1350, %f1024;
	setp.neu.ftz.f32	%p112, %f544, %f1350;
	@%p112 bra 	BB4_185;

	add.ftz.f32 	%f1359, %f64, %f1350;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_187;

BB4_185:
	mov.f32 	%f1359, %f1350;

BB4_187:
	min.f32 	%f1156, %f1354, %f1358;
	min.f32 	%f1155, %f1350, %f1156;
	mov.u32 	%r783, 0;
	setp.neu.ftz.f32	%p113, %f1155, %f1354;
	@%p113 bra 	BB4_188;

	add.ftz.f32 	%f1363, %f65, %f1354;
	mov.u32 	%r783, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_190;

BB4_188:
	mov.f32 	%f1363, %f1354;

BB4_190:
	min.f32 	%f1158, %f1354, %f1358;
	min.f32 	%f1157, %f1350, %f1158;
	setp.neu.ftz.f32	%p114, %f1157, %f1358;
	@%p114 bra 	BB4_191;

	add.ftz.f32 	%f1367, %f66, %f1358;
	mov.u32 	%r783, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_193;

BB4_191:
	mov.f32 	%f1367, %f1358;

BB4_193:
	and.b32  	%r555, %r710, 1066394616;
	setp.ne.s32	%p115, %r555, 0;
	@%p115 bra 	BB4_288;

	shr.u32 	%r556, %r710, 20;
	add.s32 	%r557, %r556, %r28;
	shr.u32 	%r558, %r710, 7;
	and.b32  	%r559, %r558, 56;
	add.s32 	%r560, %r557, %r559;
	and.b32  	%r561, %r710, 7;
	shl.b32 	%r562, %r561, 6;
	add.s32 	%r563, %r560, %r562;
	mul.wide.u32 	%rd49, %r563, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.u16 	%rs16, [%rd50];
	setp.eq.s16	%p116, %rs16, 0;
	@%p116 bra 	BB4_196;
	bra.uni 	BB4_195;

BB4_196:
	min.f32 	%f1027, %f1363, %f1367;
	min.f32 	%f576, %f1359, %f1027;
	setp.neu.ftz.f32	%p117, %f576, %f1359;
	@%p117 bra 	BB4_197;

	add.ftz.f32 	%f1368, %f64, %f1359;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_199;

BB4_197:
	mov.f32 	%f1368, %f1359;

BB4_199:
	min.f32 	%f1162, %f1363, %f1367;
	min.f32 	%f1161, %f1359, %f1162;
	mov.u32 	%r788, 0;
	setp.neu.ftz.f32	%p118, %f1161, %f1363;
	@%p118 bra 	BB4_200;

	add.ftz.f32 	%f1372, %f65, %f1363;
	mov.u32 	%r788, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_202;

BB4_200:
	mov.f32 	%f1372, %f1363;

BB4_202:
	min.f32 	%f1164, %f1363, %f1367;
	min.f32 	%f1163, %f1359, %f1164;
	setp.neu.ftz.f32	%p119, %f1163, %f1367;
	@%p119 bra 	BB4_203;

	add.ftz.f32 	%f1376, %f66, %f1367;
	mov.u32 	%r788, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_205;

BB4_203:
	mov.f32 	%f1376, %f1367;

BB4_205:
	and.b32  	%r567, %r710, 1066394616;
	setp.ne.s32	%p120, %r567, 0;
	@%p120 bra 	BB4_288;

	shr.u32 	%r568, %r710, 20;
	add.s32 	%r569, %r568, %r28;
	shr.u32 	%r570, %r710, 7;
	and.b32  	%r571, %r570, 56;
	add.s32 	%r572, %r569, %r571;
	and.b32  	%r573, %r710, 7;
	shl.b32 	%r574, %r573, 6;
	add.s32 	%r575, %r572, %r574;
	mul.wide.u32 	%rd51, %r575, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.u16 	%rs17, [%rd52];
	setp.eq.s16	%p121, %rs17, 0;
	@%p121 bra 	BB4_208;
	bra.uni 	BB4_207;

BB4_208:
	min.f32 	%f1030, %f1372, %f1376;
	min.f32 	%f608, %f1368, %f1030;
	setp.neu.ftz.f32	%p122, %f608, %f1368;
	@%p122 bra 	BB4_209;

	add.ftz.f32 	%f1377, %f64, %f1368;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_211;

BB4_209:
	mov.f32 	%f1377, %f1368;

BB4_211:
	min.f32 	%f1168, %f1372, %f1376;
	min.f32 	%f1167, %f1368, %f1168;
	mov.u32 	%r793, 0;
	setp.neu.ftz.f32	%p123, %f1167, %f1372;
	@%p123 bra 	BB4_212;

	add.ftz.f32 	%f1381, %f65, %f1372;
	mov.u32 	%r793, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_214;

BB4_212:
	mov.f32 	%f1381, %f1372;

BB4_214:
	min.f32 	%f1170, %f1372, %f1376;
	min.f32 	%f1169, %f1368, %f1170;
	setp.neu.ftz.f32	%p124, %f1169, %f1376;
	@%p124 bra 	BB4_215;

	add.ftz.f32 	%f1385, %f66, %f1376;
	mov.u32 	%r793, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_217;

BB4_215:
	mov.f32 	%f1385, %f1376;

BB4_217:
	and.b32  	%r579, %r710, 1066394616;
	setp.ne.s32	%p125, %r579, 0;
	@%p125 bra 	BB4_288;

	shr.u32 	%r580, %r710, 20;
	add.s32 	%r581, %r580, %r28;
	shr.u32 	%r582, %r710, 7;
	and.b32  	%r583, %r582, 56;
	add.s32 	%r584, %r581, %r583;
	and.b32  	%r585, %r710, 7;
	shl.b32 	%r586, %r585, 6;
	add.s32 	%r587, %r584, %r586;
	mul.wide.u32 	%rd53, %r587, 2;
	add.s64 	%rd54, %rd4, %rd53;
	ld.global.u16 	%rs18, [%rd54];
	setp.eq.s16	%p126, %rs18, 0;
	@%p126 bra 	BB4_220;
	bra.uni 	BB4_219;

BB4_220:
	min.f32 	%f1033, %f1381, %f1385;
	min.f32 	%f640, %f1377, %f1033;
	setp.neu.ftz.f32	%p127, %f640, %f1377;
	@%p127 bra 	BB4_221;

	add.ftz.f32 	%f1386, %f64, %f1377;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_223;

BB4_221:
	mov.f32 	%f1386, %f1377;

BB4_223:
	min.f32 	%f1174, %f1381, %f1385;
	min.f32 	%f1173, %f1377, %f1174;
	mov.u32 	%r798, 0;
	setp.neu.ftz.f32	%p128, %f1173, %f1381;
	@%p128 bra 	BB4_224;

	add.ftz.f32 	%f1390, %f65, %f1381;
	mov.u32 	%r798, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_226;

BB4_224:
	mov.f32 	%f1390, %f1381;

BB4_226:
	min.f32 	%f1176, %f1381, %f1385;
	min.f32 	%f1175, %f1377, %f1176;
	setp.neu.ftz.f32	%p129, %f1175, %f1385;
	@%p129 bra 	BB4_227;

	add.ftz.f32 	%f1394, %f66, %f1385;
	mov.u32 	%r798, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_229;

BB4_227:
	mov.f32 	%f1394, %f1385;

BB4_229:
	and.b32  	%r591, %r710, 1066394616;
	setp.ne.s32	%p130, %r591, 0;
	@%p130 bra 	BB4_288;

	shr.u32 	%r592, %r710, 20;
	add.s32 	%r593, %r592, %r28;
	shr.u32 	%r594, %r710, 7;
	and.b32  	%r595, %r594, 56;
	add.s32 	%r596, %r593, %r595;
	and.b32  	%r597, %r710, 7;
	shl.b32 	%r598, %r597, 6;
	add.s32 	%r599, %r596, %r598;
	mul.wide.u32 	%rd55, %r599, 2;
	add.s64 	%rd56, %rd4, %rd55;
	ld.global.u16 	%rs19, [%rd56];
	setp.eq.s16	%p131, %rs19, 0;
	@%p131 bra 	BB4_232;
	bra.uni 	BB4_231;

BB4_232:
	min.f32 	%f1036, %f1390, %f1394;
	min.f32 	%f672, %f1386, %f1036;
	setp.neu.ftz.f32	%p132, %f672, %f1386;
	@%p132 bra 	BB4_233;

	add.ftz.f32 	%f1395, %f64, %f1386;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_235;

BB4_233:
	mov.f32 	%f1395, %f1386;

BB4_235:
	min.f32 	%f1180, %f1390, %f1394;
	min.f32 	%f1179, %f1386, %f1180;
	mov.u32 	%r803, 0;
	setp.neu.ftz.f32	%p133, %f1179, %f1390;
	@%p133 bra 	BB4_236;

	add.ftz.f32 	%f1399, %f65, %f1390;
	mov.u32 	%r803, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_238;

BB4_236:
	mov.f32 	%f1399, %f1390;

BB4_238:
	min.f32 	%f1182, %f1390, %f1394;
	min.f32 	%f1181, %f1386, %f1182;
	setp.neu.ftz.f32	%p134, %f1181, %f1394;
	@%p134 bra 	BB4_239;

	add.ftz.f32 	%f1403, %f66, %f1394;
	mov.u32 	%r803, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_241;

BB4_239:
	mov.f32 	%f1403, %f1394;

BB4_241:
	and.b32  	%r603, %r710, 1066394616;
	setp.ne.s32	%p135, %r603, 0;
	@%p135 bra 	BB4_288;

	shr.u32 	%r604, %r710, 20;
	add.s32 	%r605, %r604, %r28;
	shr.u32 	%r606, %r710, 7;
	and.b32  	%r607, %r606, 56;
	add.s32 	%r608, %r605, %r607;
	and.b32  	%r609, %r710, 7;
	shl.b32 	%r610, %r609, 6;
	add.s32 	%r611, %r608, %r610;
	mul.wide.u32 	%rd57, %r611, 2;
	add.s64 	%rd58, %rd4, %rd57;
	ld.global.u16 	%rs20, [%rd58];
	setp.eq.s16	%p136, %rs20, 0;
	@%p136 bra 	BB4_244;
	bra.uni 	BB4_243;

BB4_244:
	min.f32 	%f1039, %f1399, %f1403;
	min.f32 	%f704, %f1395, %f1039;
	setp.neu.ftz.f32	%p137, %f704, %f1395;
	@%p137 bra 	BB4_245;

	add.ftz.f32 	%f1404, %f64, %f1395;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_247;

BB4_245:
	mov.f32 	%f1404, %f1395;

BB4_247:
	min.f32 	%f1186, %f1399, %f1403;
	min.f32 	%f1185, %f1395, %f1186;
	mov.u32 	%r808, 0;
	setp.neu.ftz.f32	%p138, %f1185, %f1399;
	@%p138 bra 	BB4_248;

	add.ftz.f32 	%f1408, %f65, %f1399;
	mov.u32 	%r808, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_250;

BB4_248:
	mov.f32 	%f1408, %f1399;

BB4_250:
	min.f32 	%f1188, %f1399, %f1403;
	min.f32 	%f1187, %f1395, %f1188;
	setp.neu.ftz.f32	%p139, %f1187, %f1403;
	@%p139 bra 	BB4_251;

	add.ftz.f32 	%f1412, %f66, %f1403;
	mov.u32 	%r808, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_253;

BB4_251:
	mov.f32 	%f1412, %f1403;

BB4_253:
	and.b32  	%r615, %r710, 1066394616;
	setp.ne.s32	%p140, %r615, 0;
	@%p140 bra 	BB4_288;

	shr.u32 	%r616, %r710, 20;
	add.s32 	%r617, %r616, %r28;
	shr.u32 	%r618, %r710, 7;
	and.b32  	%r619, %r618, 56;
	add.s32 	%r620, %r617, %r619;
	and.b32  	%r621, %r710, 7;
	shl.b32 	%r622, %r621, 6;
	add.s32 	%r623, %r620, %r622;
	mul.wide.u32 	%rd59, %r623, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.u16 	%rs21, [%rd60];
	setp.eq.s16	%p141, %rs21, 0;
	@%p141 bra 	BB4_256;
	bra.uni 	BB4_255;

BB4_256:
	min.f32 	%f1042, %f1408, %f1412;
	min.f32 	%f736, %f1404, %f1042;
	setp.neu.ftz.f32	%p142, %f736, %f1404;
	@%p142 bra 	BB4_257;

	add.ftz.f32 	%f1413, %f64, %f1404;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_259;

BB4_257:
	mov.f32 	%f1413, %f1404;

BB4_259:
	min.f32 	%f1192, %f1408, %f1412;
	min.f32 	%f1191, %f1404, %f1192;
	mov.u32 	%r813, 0;
	setp.neu.ftz.f32	%p143, %f1191, %f1408;
	@%p143 bra 	BB4_260;

	add.ftz.f32 	%f1417, %f65, %f1408;
	mov.u32 	%r813, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_262;

BB4_260:
	mov.f32 	%f1417, %f1408;

BB4_262:
	min.f32 	%f1194, %f1408, %f1412;
	min.f32 	%f1193, %f1404, %f1194;
	setp.neu.ftz.f32	%p144, %f1193, %f1412;
	@%p144 bra 	BB4_263;

	add.ftz.f32 	%f1421, %f66, %f1412;
	mov.u32 	%r813, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_265;

BB4_263:
	mov.f32 	%f1421, %f1412;

BB4_265:
	and.b32  	%r627, %r710, 1066394616;
	setp.ne.s32	%p145, %r627, 0;
	@%p145 bra 	BB4_288;

	shr.u32 	%r628, %r710, 20;
	add.s32 	%r629, %r628, %r28;
	shr.u32 	%r630, %r710, 7;
	and.b32  	%r631, %r630, 56;
	add.s32 	%r632, %r629, %r631;
	and.b32  	%r633, %r710, 7;
	shl.b32 	%r634, %r633, 6;
	add.s32 	%r635, %r632, %r634;
	mul.wide.u32 	%rd61, %r635, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.u16 	%rs22, [%rd62];
	setp.eq.s16	%p146, %rs22, 0;
	@%p146 bra 	BB4_268;
	bra.uni 	BB4_267;

BB4_268:
	min.f32 	%f1045, %f1417, %f1421;
	min.f32 	%f768, %f1413, %f1045;
	setp.neu.ftz.f32	%p147, %f768, %f1413;
	@%p147 bra 	BB4_269;

	add.ftz.f32 	%f1422, %f64, %f1413;
	add.s32 	%r710, %r710, %r4;
	bra.uni 	BB4_271;

BB4_269:
	mov.f32 	%f1422, %f1413;

BB4_271:
	min.f32 	%f1198, %f1417, %f1421;
	min.f32 	%f1197, %f1413, %f1198;
	mov.u32 	%r818, 0;
	setp.neu.ftz.f32	%p148, %f1197, %f1417;
	@%p148 bra 	BB4_272;

	add.ftz.f32 	%f792, %f65, %f1417;
	mov.u32 	%r818, 1;
	add.s32 	%r710, %r710, %r6;
	bra.uni 	BB4_274;

BB4_272:
	mov.f32 	%f792, %f1417;

BB4_274:
	min.f32 	%f1200, %f1417, %f1421;
	min.f32 	%f1199, %f1413, %f1200;
	setp.neu.ftz.f32	%p149, %f1199, %f1421;
	@%p149 bra 	BB4_275;

	add.ftz.f32 	%f793, %f66, %f1421;
	mov.u32 	%r818, 2;
	add.s32 	%r710, %r710, %r7;
	bra.uni 	BB4_277;

BB4_275:
	mov.f32 	%f793, %f1421;

BB4_277:
	and.b32  	%r639, %r710, 1066394616;
	setp.ne.s32	%p150, %r639, 0;
	@%p150 bra 	BB4_288;

	shr.u32 	%r640, %r710, 20;
	add.s32 	%r641, %r640, %r28;
	shr.u32 	%r642, %r710, 7;
	and.b32  	%r643, %r642, 56;
	add.s32 	%r644, %r641, %r643;
	and.b32  	%r645, %r710, 7;
	shl.b32 	%r646, %r645, 6;
	add.s32 	%r647, %r644, %r646;
	mul.wide.u32 	%rd63, %r647, 2;
	add.s64 	%rd64, %rd4, %rd63;
	ld.global.u16 	%rs23, [%rd64];
	setp.eq.s16	%p151, %rs23, 0;
	@%p151 bra 	BB4_280;
	bra.uni 	BB4_279;

BB4_280:
	min.f32 	%f1048, %f792, %f793;
	min.f32 	%f800, %f1422, %f1048;
	setp.neu.ftz.f32	%p152, %f800, %f1422;
	@%p152 bra 	BB4_282;

	add.s32 	%r710, %r710, %r4;

BB4_282:
	mov.f32 	%f1430, 0f00000000;
	setp.neu.ftz.f32	%p153, %f800, %f792;
	@%p153 bra 	BB4_284;

	add.s32 	%r710, %r710, %r6;
	mov.f32 	%f1430, 0f00000001;

BB4_284:
	setp.equ.ftz.f32	%p154, %f800, %f793;
	selp.b32	%r648, %r7, 0, %p154;
	add.s32 	%r232, %r648, %r710;
	and.b32  	%r649, %r232, 1066394616;
	setp.ne.s32	%p155, %r649, 0;
	@%p155 bra 	BB4_288;

	shr.u32 	%r650, %r232, 20;
	add.s32 	%r651, %r650, %r28;
	shr.u32 	%r652, %r232, 7;
	and.b32  	%r653, %r652, 56;
	add.s32 	%r654, %r651, %r653;
	and.b32  	%r655, %r232, 7;
	shl.b32 	%r656, %r655, 6;
	add.s32 	%r657, %r654, %r656;
	mul.wide.u32 	%rd65, %r657, 2;
	add.s64 	%rd66, %rd4, %rd65;
	ld.global.u16 	%rs24, [%rd66];
	setp.eq.s16	%p156, %rs24, 0;
	@%p156 bra 	BB4_288;
	bra.uni 	BB4_286;

BB4_288:
	min.f32 	%f1056, %f83, %f84;
	min.f32 	%f829, %f82, %f1056;
	setp.neu.ftz.f32	%p158, %f829, %f82;
	@%p158 bra 	BB4_289;

	add.ftz.f32 	%f1435, %f64, %f82;
	add.s32 	%r25, %r25, %r4;
	bra.uni 	BB4_291;

BB4_289:
	mov.f32 	%f1435, %f82;

BB4_291:
	min.f32 	%f1204, %f83, %f84;
	min.f32 	%f1203, %f82, %f1204;
	mov.u32 	%r709, 0;
	setp.neu.ftz.f32	%p159, %f1203, %f83;
	@%p159 bra 	BB4_292;

	add.ftz.f32 	%f1439, %f65, %f83;
	mov.u32 	%r709, 1;
	add.s32 	%r25, %r25, %r6;
	bra.uni 	BB4_294;

BB4_292:
	mov.f32 	%f1439, %f83;

BB4_294:
	min.f32 	%f1206, %f83, %f84;
	min.f32 	%f1205, %f82, %f1206;
	setp.neu.ftz.f32	%p160, %f1205, %f84;
	@%p160 bra 	BB4_295;

	add.ftz.f32 	%f1440, %f66, %f84;
	mov.u32 	%r709, 2;
	add.s32 	%r25, %r25, %r7;
	bra.uni 	BB4_297;

BB4_295:
	mov.f32 	%f1440, %f84;

BB4_297:
	xor.b32  	%r661, %r25, %r16;
	and.b32  	%r662, %r661, 1070593020;
	setp.ne.s32	%p161, %r662, 0;
	@%p161 bra 	BB4_298;

	min.f32 	%f1208, %f83, %f84;
	min.f32 	%f1226, %f82, %f1208;
	shr.u32 	%r664, %r25, 20;
	bfe.u32 	%r665, %r25, 10, 7;
	and.b32  	%r666, %r25, 127;
	tex.3d.v4.s32.s32	{%r707, %r667, %r668, %r669}, [traceBatch_param_0, samp$19, {%r664, %r666, %r665, %r665}];
	mov.u32 	%r827, 0;
	add.s32 	%r23, %r23, -1;
	setp.ne.s32	%p162, %r23, 0;
	mov.f32 	%f82, %f1435;
	mov.f32 	%f83, %f1439;
	mov.f32 	%f84, %f1440;
	@%p162 bra 	BB4_15;
	bra.uni 	BB4_300;

BB4_298:
	mov.u32 	%r827, %r23;

BB4_300:
	min.f32 	%f1057, %f69, %f70;
	min.f32 	%f1222, %f68, %f1057;
	setp.neu.ftz.f32	%p163, %f1222, %f68;
	@%p163 bra 	BB4_302;

	add.ftz.f32 	%f68, %f64, %f68;
	add.s32 	%r14, %r14, %r4;

BB4_302:
	mov.u32 	%r709, 0;
	setp.neu.ftz.f32	%p164, %f1222, %f69;
	@%p164 bra 	BB4_304;

	add.ftz.f32 	%f69, %f65, %f69;
	mov.u32 	%r709, 1;
	add.s32 	%r14, %r14, %r6;

BB4_304:
	setp.neu.ftz.f32	%p165, %f1222, %f70;
	@%p165 bra 	BB4_306;

	add.ftz.f32 	%f70, %f66, %f70;
	mov.u32 	%r709, 2;
	add.s32 	%r14, %r14, %r7;

BB4_306:
	and.b32  	%r674, %r14, -32537632;
	mov.u32 	%r833, 0;
	setp.ne.s32	%p166, %r674, 0;
	@%p166 bra 	BB4_308;

	shr.u32 	%r676, %r14, 20;
	and.b32  	%r677, %r14, 31;
	shl.b32 	%r678, %r677, 5;
	and.b32  	%r679, %r14, 31744;
	add.s32 	%r680, %r676, %r679;
	add.s32 	%r703, %r680, %r678;
	add.s32 	%r702, %r827, -4;
	setp.gt.s32	%p167, %r702, 0;
	@%p167 bra 	BB4_11;
	bra.uni 	BB4_308;

BB4_287:
	add.ftz.f32 	%f1053, %f55, %f1226;
	mul.ftz.f32 	%f1451, %f1053, 0f41000000;
	mov.b32 	 %f1450, %r709;
	shr.u32 	%r833, %r707, 1;
	bra.uni 	BB4_308;

BB4_18:
	cvt.u32.u16	%r833, %rs1;
	add.ftz.f32 	%f1451, %f55, %f86;
	mov.b32 	 %f1450, %r709;
	bra.uni 	BB4_308;

BB4_27:
	cvt.u32.u16	%r833, %rs2;
	add.ftz.f32 	%f1451, %f55, %f96;
	mov.b32 	 %f1450, %r713;
	bra.uni 	BB4_308;

BB4_39:
	min.f32 	%f1082, %f1237, %f1241;
	min.f32 	%f1081, %f1233, %f1082;
	cvt.u32.u16	%r833, %rs3;
	add.ftz.f32 	%f1451, %f55, %f1081;
	mov.b32 	 %f1450, %r718;
	bra.uni 	BB4_308;

BB4_51:
	min.f32 	%f1088, %f1246, %f1250;
	min.f32 	%f1087, %f1242, %f1088;
	cvt.u32.u16	%r833, %rs4;
	add.ftz.f32 	%f1451, %f55, %f1087;
	mov.b32 	 %f1450, %r723;
	bra.uni 	BB4_308;

BB4_63:
	min.f32 	%f1094, %f1255, %f1259;
	min.f32 	%f1093, %f1251, %f1094;
	cvt.u32.u16	%r833, %rs5;
	add.ftz.f32 	%f1451, %f55, %f1093;
	mov.b32 	 %f1450, %r728;
	bra.uni 	BB4_308;

BB4_75:
	min.f32 	%f1100, %f1264, %f1268;
	min.f32 	%f1099, %f1260, %f1100;
	cvt.u32.u16	%r833, %rs6;
	add.ftz.f32 	%f1451, %f55, %f1099;
	mov.b32 	 %f1450, %r733;
	bra.uni 	BB4_308;

BB4_87:
	min.f32 	%f1106, %f1273, %f1277;
	min.f32 	%f1105, %f1269, %f1106;
	cvt.u32.u16	%r833, %rs7;
	add.ftz.f32 	%f1451, %f55, %f1105;
	mov.b32 	 %f1450, %r738;
	bra.uni 	BB4_308;

BB4_99:
	min.f32 	%f1112, %f1282, %f1286;
	min.f32 	%f1111, %f1278, %f1112;
	cvt.u32.u16	%r833, %rs8;
	add.ftz.f32 	%f1451, %f55, %f1111;
	mov.b32 	 %f1450, %r743;
	bra.uni 	BB4_308;

BB4_111:
	min.f32 	%f1118, %f1291, %f1295;
	min.f32 	%f1117, %f1287, %f1118;
	cvt.u32.u16	%r833, %rs9;
	add.ftz.f32 	%f1451, %f55, %f1117;
	mov.b32 	 %f1450, %r748;
	bra.uni 	BB4_308;

BB4_123:
	min.f32 	%f1124, %f1300, %f1304;
	min.f32 	%f1123, %f1296, %f1124;
	cvt.u32.u16	%r833, %rs10;
	add.ftz.f32 	%f1451, %f55, %f1123;
	mov.b32 	 %f1450, %r753;
	bra.uni 	BB4_308;

BB4_135:
	min.f32 	%f1130, %f1309, %f1313;
	min.f32 	%f1129, %f1305, %f1130;
	cvt.u32.u16	%r833, %rs11;
	add.ftz.f32 	%f1451, %f55, %f1129;
	mov.b32 	 %f1450, %r758;
	bra.uni 	BB4_308;

BB4_147:
	min.f32 	%f1136, %f1318, %f1322;
	min.f32 	%f1135, %f1314, %f1136;
	cvt.u32.u16	%r833, %rs12;
	add.ftz.f32 	%f1451, %f55, %f1135;
	mov.b32 	 %f1450, %r763;
	bra.uni 	BB4_308;

BB4_159:
	min.f32 	%f1142, %f1327, %f1331;
	min.f32 	%f1141, %f1323, %f1142;
	cvt.u32.u16	%r833, %rs13;
	add.ftz.f32 	%f1451, %f55, %f1141;
	mov.b32 	 %f1450, %r768;
	bra.uni 	BB4_308;

BB4_171:
	min.f32 	%f1148, %f1336, %f1340;
	min.f32 	%f1147, %f1332, %f1148;
	cvt.u32.u16	%r833, %rs14;
	add.ftz.f32 	%f1451, %f55, %f1147;
	mov.b32 	 %f1450, %r773;
	bra.uni 	BB4_308;

BB4_183:
	min.f32 	%f1154, %f1345, %f1349;
	min.f32 	%f1153, %f1341, %f1154;
	cvt.u32.u16	%r833, %rs15;
	add.ftz.f32 	%f1451, %f55, %f1153;
	mov.b32 	 %f1450, %r778;
	bra.uni 	BB4_308;

BB4_195:
	min.f32 	%f1160, %f1354, %f1358;
	min.f32 	%f1159, %f1350, %f1160;
	cvt.u32.u16	%r833, %rs16;
	add.ftz.f32 	%f1451, %f55, %f1159;
	mov.b32 	 %f1450, %r783;
	bra.uni 	BB4_308;

BB4_207:
	min.f32 	%f1166, %f1363, %f1367;
	min.f32 	%f1165, %f1359, %f1166;
	cvt.u32.u16	%r833, %rs17;
	add.ftz.f32 	%f1451, %f55, %f1165;
	mov.b32 	 %f1450, %r788;
	bra.uni 	BB4_308;

BB4_219:
	min.f32 	%f1172, %f1372, %f1376;
	min.f32 	%f1171, %f1368, %f1172;
	cvt.u32.u16	%r833, %rs18;
	add.ftz.f32 	%f1451, %f55, %f1171;
	mov.b32 	 %f1450, %r793;
	bra.uni 	BB4_308;

BB4_231:
	min.f32 	%f1178, %f1381, %f1385;
	min.f32 	%f1177, %f1377, %f1178;
	cvt.u32.u16	%r833, %rs19;
	add.ftz.f32 	%f1451, %f55, %f1177;
	mov.b32 	 %f1450, %r798;
	bra.uni 	BB4_308;

BB4_243:
	min.f32 	%f1184, %f1390, %f1394;
	min.f32 	%f1183, %f1386, %f1184;
	cvt.u32.u16	%r833, %rs20;
	add.ftz.f32 	%f1451, %f55, %f1183;
	mov.b32 	 %f1450, %r803;
	bra.uni 	BB4_308;

BB4_255:
	min.f32 	%f1190, %f1399, %f1403;
	min.f32 	%f1189, %f1395, %f1190;
	cvt.u32.u16	%r833, %rs21;
	add.ftz.f32 	%f1451, %f55, %f1189;
	mov.b32 	 %f1450, %r808;
	bra.uni 	BB4_308;

BB4_267:
	min.f32 	%f1196, %f1408, %f1412;
	min.f32 	%f1195, %f1404, %f1196;
	cvt.u32.u16	%r833, %rs22;
	add.ftz.f32 	%f1451, %f55, %f1195;
	mov.b32 	 %f1450, %r813;
	bra.uni 	BB4_308;

BB4_279:
	min.f32 	%f1202, %f1417, %f1421;
	min.f32 	%f1201, %f1413, %f1202;
	cvt.u32.u16	%r833, %rs23;
	add.ftz.f32 	%f1451, %f55, %f1201;
	mov.b32 	 %f1450, %r818;
	bra.uni 	BB4_308;

BB4_286:
	cvt.u32.u16	%r833, %rs24;
	add.ftz.f32 	%f1451, %f55, %f800;
	selp.f32	%f1450, 0f00000002, %f1430, %p154;

BB4_308:
	mov.b32	%r700, %envreg3;
	mov.u32 	%r699, %ntid.x;
	mov.u32 	%r698, %ctaid.x;
	mov.u32 	%r697, %tid.x;
	mad.lo.s32 	%r696, %r698, %r699, %r700;
	add.s32 	%r695, %r696, %r697;
	mul.wide.s32 	%rd75, %r695, 2;
	and.b64  	%rd74, %rd75, 4294967294;
	ld.param.u64 	%rd72, [traceBatch_param_7];
	setp.ltu.ftz.f32	%p168, %f1451, %f891;
	mov.b32 	 %r681, %f1451;
	selp.b32	%r682, %r681, 2012644575, %p168;
	shl.b64 	%rd68, %rd74, 2;
	add.s64 	%rd69, %rd72, %rd68;
	st.global.u32 	[%rd69], %r682;
	cvt.rzi.ftz.s32.f32	%r683, %f1450;
	cvt.rzi.ftz.s32.f32	%r684, %f885;
	shl.b32 	%r685, %r684, 2;
	cvt.rzi.ftz.s32.f32	%r686, %f886;
	shl.b32 	%r687, %r686, 4;
	add.s32 	%r688, %r683, %r685;
	add.s32 	%r689, %r688, %r687;
	add.s32 	%r690, %r689, 21;
	setp.eq.s32	%p169, %r833, 0;
	selp.b32	%r691, 0, %r690, %p169;
	shl.b32 	%r692, %r833, 16;
	add.s32 	%r693, %r691, %r692;
	shl.b64 	%rd70, %rd2, 2;
	add.s64 	%rd71, %rd72, %rd70;
	st.global.u32 	[%rd71], %r693;

BB4_309:
	ret;
}

	// .globl	traceBatchToVoid
.entry traceBatchToVoid(
	.param .texref traceBatchToVoid_param_0,
	.param .u64 .ptr .global .align 2 traceBatchToVoid_param_1,
	.param .u64 .ptr .global .align 2 traceBatchToVoid_param_2,
	.param .u64 .ptr .global .align 2 traceBatchToVoid_param_3,
	.param .u64 .ptr .global .align 2 traceBatchToVoid_param_4,
	.param .u32 traceBatchToVoid_param_5,
	.param .u64 .ptr .global .align 16 traceBatchToVoid_param_6,
	.param .u64 .ptr .global .align 4 traceBatchToVoid_param_7,
	.param .u64 .ptr .global .align 1 traceBatchToVoid_param_8
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<4>;


	ld.param.u32 	%r2, [traceBatchToVoid_param_5];
	ld.param.u64 	%rd1, [traceBatchToVoid_param_7];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB5_2;

	shl.b32 	%r8, %r1, 1;
	mul.wide.u32 	%rd2, %r8, 4;
	add.s64 	%rd3, %rd1, %rd2;
	mov.u32 	%r9, 2012644575;
	st.global.u32 	[%rd3], %r9;

BB5_2:
	ret;
}

	// .globl	commit
.entry commit(
	.param .u32 commit_param_0,
	.param .u64 .ptr .global .align 4 commit_param_1,
	.param .u64 .ptr .global .align 4 commit_param_2,
	.param .u64 .ptr .global .align 4 commit_param_3,
	.param .u64 .ptr .global .align 4 commit_param_4,
	.param .u64 .ptr .global .align 4 commit_param_5
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<54>;
	.reg .b64 	%rd<46>;


	ld.param.u32 	%r9, [commit_param_0];
	ld.param.u64 	%rd4, [commit_param_1];
	ld.param.u64 	%rd5, [commit_param_2];
	mov.b32	%r10, %envreg3;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mad.lo.s32 	%r1, %r11, %r12, %r10;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	setp.ge.s32	%p1, %r3, %r9;
	@%p1 bra 	BB6_3;

	cvt.u64.u32	%rd6, %r3;
	shl.b64 	%rd7, %rd6, 32;
	add.s64 	%rd8, %rd7, 9007199254740992;
	shr.s64 	%rd9, %rd8, 32;
	shl.b64 	%rd10, %rd9, 2;
	add.s64 	%rd11, %rd4, %rd10;
	ld.global.u32 	%r14, [%rd11];
	shl.b32 	%r15, %r14, 10;
	bfe.s32 	%r16, %r14, 21, 1;
	shr.u32 	%r17, %r16, 30;
	add.s32 	%r18, %r15, %r17;
	shr.s32 	%r52, %r18, 2;
	shl.b32 	%r20, %r3, 8;
	mul.wide.s32 	%rd12, %r20, 4;
	add.s64 	%rd45, %rd4, %rd12;
	mov.u32 	%r53, -256;

BB6_2:
	ld.global.u32 	%r21, [%rd45+8421376];
	mul.wide.u32 	%rd13, %r52, 4;
	add.s64 	%rd14, %rd5, %rd13;
	st.global.u32 	[%rd14], %r21;
	ld.global.u32 	%r22, [%rd45+8421380];
	add.s32 	%r23, %r52, 1;
	mul.wide.u32 	%rd15, %r23, 4;
	add.s64 	%rd16, %rd5, %rd15;
	st.global.u32 	[%rd16], %r22;
	ld.global.u32 	%r24, [%rd45+8421384];
	add.s32 	%r25, %r52, 2;
	mul.wide.u32 	%rd17, %r25, 4;
	add.s64 	%rd18, %rd5, %rd17;
	st.global.u32 	[%rd18], %r24;
	ld.global.u32 	%r26, [%rd45+8421388];
	add.s32 	%r27, %r52, 3;
	mul.wide.u32 	%rd19, %r27, 4;
	add.s64 	%rd20, %rd5, %rd19;
	st.global.u32 	[%rd20], %r26;
	ld.global.u32 	%r28, [%rd45+8421392];
	add.s32 	%r29, %r52, 4;
	mul.wide.u32 	%rd21, %r29, 4;
	add.s64 	%rd22, %rd5, %rd21;
	st.global.u32 	[%rd22], %r28;
	ld.global.u32 	%r30, [%rd45+8421396];
	add.s32 	%r31, %r52, 5;
	mul.wide.u32 	%rd23, %r31, 4;
	add.s64 	%rd24, %rd5, %rd23;
	st.global.u32 	[%rd24], %r30;
	ld.global.u32 	%r32, [%rd45+8421400];
	add.s32 	%r33, %r52, 6;
	mul.wide.u32 	%rd25, %r33, 4;
	add.s64 	%rd26, %rd5, %rd25;
	st.global.u32 	[%rd26], %r32;
	ld.global.u32 	%r34, [%rd45+8421404];
	add.s32 	%r35, %r52, 7;
	mul.wide.u32 	%rd27, %r35, 4;
	add.s64 	%rd28, %rd5, %rd27;
	st.global.u32 	[%rd28], %r34;
	ld.global.u32 	%r36, [%rd45+8421408];
	add.s32 	%r37, %r52, 8;
	mul.wide.u32 	%rd29, %r37, 4;
	add.s64 	%rd30, %rd5, %rd29;
	st.global.u32 	[%rd30], %r36;
	ld.global.u32 	%r38, [%rd45+8421412];
	add.s32 	%r39, %r52, 9;
	mul.wide.u32 	%rd31, %r39, 4;
	add.s64 	%rd32, %rd5, %rd31;
	st.global.u32 	[%rd32], %r38;
	ld.global.u32 	%r40, [%rd45+8421416];
	add.s32 	%r41, %r52, 10;
	mul.wide.u32 	%rd33, %r41, 4;
	add.s64 	%rd34, %rd5, %rd33;
	st.global.u32 	[%rd34], %r40;
	ld.global.u32 	%r42, [%rd45+8421420];
	add.s32 	%r43, %r52, 11;
	mul.wide.u32 	%rd35, %r43, 4;
	add.s64 	%rd36, %rd5, %rd35;
	st.global.u32 	[%rd36], %r42;
	ld.global.u32 	%r44, [%rd45+8421424];
	add.s32 	%r45, %r52, 12;
	mul.wide.u32 	%rd37, %r45, 4;
	add.s64 	%rd38, %rd5, %rd37;
	st.global.u32 	[%rd38], %r44;
	ld.global.u32 	%r46, [%rd45+8421428];
	add.s32 	%r47, %r52, 13;
	mul.wide.u32 	%rd39, %r47, 4;
	add.s64 	%rd40, %rd5, %rd39;
	st.global.u32 	[%rd40], %r46;
	ld.global.u32 	%r48, [%rd45+8421432];
	add.s32 	%r49, %r52, 14;
	mul.wide.u32 	%rd41, %r49, 4;
	add.s64 	%rd42, %rd5, %rd41;
	st.global.u32 	[%rd42], %r48;
	ld.global.u32 	%r50, [%rd45+8421436];
	add.s32 	%r51, %r52, 15;
	mul.wide.u32 	%rd43, %r51, 4;
	add.s64 	%rd44, %rd5, %rd43;
	st.global.u32 	[%rd44], %r50;
	add.s32 	%r52, %r52, 16;
	add.s64 	%rd45, %rd45, 64;
	add.s32 	%r53, %r53, 16;
	setp.ne.s32	%p2, %r53, 0;
	@%p2 bra 	BB6_2;

BB6_3:
	ret;
}

	// .globl	updateUberGrid
.entry updateUberGrid(
	.param .u64 .ptr .global .align 4 updateUberGrid_param_0,
	.param .u64 .ptr .global .align 1 updateUberGrid_param_1
)
{
	.reg .pred 	%p<45>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [updateUberGrid_param_0];
	ld.param.u64 	%rd3, [updateUberGrid_param_1];
	mov.b32	%r10, %envreg3;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r12, %ntid.x;
	mad.lo.s32 	%r13, %r11, %r12, %r10;
	mov.u32 	%r14, %tid.x;
	add.s32 	%r15, %r13, %r14;
	and.b32  	%r1, %r15, 31;
	shr.s32 	%r16, %r15, 31;
	shr.u32 	%r17, %r16, 27;
	add.s32 	%r18, %r15, %r17;
	shr.s32 	%r19, %r18, 5;
	bfe.u32 	%r2, %r18, 5, 5;
	shr.u32 	%r20, %r16, 22;
	add.s32 	%r21, %r15, %r20;
	bfe.u32 	%r3, %r21, 10, 5;
	shl.b32 	%r22, %r3, 16;
	mov.u32 	%r46, 0;
	cvt.u16.u32	%rs1, %r15;
	and.b16  	%rs2, %rs1, 31;
	mov.u16 	%rs3, 512;
	mov.b32	%r23, {%rs3, %rs2};
	cvt.u16.u32	%rs4, %r19;
	and.b16  	%rs5, %rs4, 31;
	or.b16  	%rs6, %rs5, 1024;
	cvt.u32.u16	%r24, %rs6;
	dp2a.lo.u32.u32 	%r45, %r23, %r24, %r22;
	mov.pred 	%p44, -1;

BB7_1:
	mul.wide.s32 	%rd4, %r45, 4;
	add.s64 	%rd1, %rd2, %rd4;
	ld.global.u32 	%r25, [%rd1];
	mov.pred 	%p11, 0;
	setp.ne.s32	%p12, %r25, 0;
	mov.pred 	%p41, %p11;
	@%p12 bra 	BB7_5;

	ld.global.u32 	%r26, [%rd1+512];
	setp.ne.s32	%p14, %r26, 0;
	mov.pred 	%p41, %p11;
	@%p14 bra 	BB7_5;

	ld.global.u32 	%r27, [%rd1+1024];
	setp.ne.s32	%p16, %r27, 0;
	mov.pred 	%p41, %p11;
	@%p16 bra 	BB7_5;

	ld.global.u32 	%r28, [%rd1+1536];
	setp.eq.s32	%p17, %r28, 0;
	and.pred  	%p41, %p17, %p44;

BB7_5:
	ld.global.u32 	%r29, [%rd1+65536];
	setp.ne.s32	%p19, %r29, 0;
	mov.pred 	%p42, %p11;
	@%p19 bra 	BB7_9;

	ld.global.u32 	%r30, [%rd1+66048];
	setp.ne.s32	%p21, %r30, 0;
	mov.pred 	%p42, %p11;
	@%p21 bra 	BB7_9;

	ld.global.u32 	%r31, [%rd1+66560];
	setp.ne.s32	%p23, %r31, 0;
	mov.pred 	%p42, %p11;
	@%p23 bra 	BB7_9;

	ld.global.u32 	%r32, [%rd1+67072];
	setp.eq.s32	%p24, %r32, 0;
	and.pred  	%p42, %p24, %p41;

BB7_9:
	ld.global.u32 	%r33, [%rd1+131072];
	setp.ne.s32	%p26, %r33, 0;
	mov.pred 	%p43, %p11;
	@%p26 bra 	BB7_13;

	ld.global.u32 	%r34, [%rd1+131584];
	setp.ne.s32	%p28, %r34, 0;
	mov.pred 	%p43, %p11;
	@%p28 bra 	BB7_13;

	ld.global.u32 	%r35, [%rd1+132096];
	setp.ne.s32	%p30, %r35, 0;
	mov.pred 	%p43, %p11;
	@%p30 bra 	BB7_13;

	ld.global.u32 	%r36, [%rd1+132608];
	setp.eq.s32	%p31, %r36, 0;
	and.pred  	%p43, %p31, %p42;

BB7_13:
	ld.global.u32 	%r37, [%rd1+196608];
	setp.ne.s32	%p33, %r37, 0;
	@%p33 bra 	BB7_14;

	ld.global.u32 	%r38, [%rd1+197120];
	setp.ne.s32	%p35, %r38, 0;
	@%p35 bra 	BB7_16;

	ld.global.u32 	%r39, [%rd1+197632];
	setp.ne.s32	%p37, %r39, 0;
	mov.pred 	%p44, %p11;
	@%p37 bra 	BB7_19;

	ld.global.u32 	%r40, [%rd1+198144];
	setp.eq.s32	%p38, %r40, 0;
	and.pred  	%p44, %p38, %p43;
	bra.uni 	BB7_19;

BB7_14:
	mov.pred 	%p44, %p11;
	bra.uni 	BB7_19;

BB7_16:
	mov.pred 	%p44, %p11;

BB7_19:
	add.s32 	%r45, %r45, 1;
	add.s32 	%r46, %r46, 1;
	setp.lt.s32	%p39, %r46, 4;
	@%p39 bra 	BB7_1;

	selp.u16	%rs7, 1, 0, %p44;
	xor.b16  	%rs8, %rs7, 1;
	shl.b32 	%r41, %r2, 5;
	add.s32 	%r42, %r1, %r41;
	shl.b32 	%r43, %r3, 10;
	add.s32 	%r44, %r42, %r43;
	cvt.s64.s32	%rd5, %r44;
	add.s64 	%rd6, %rd3, %rd5;
	st.global.u8 	[%rd6], %rs8;
	ret;
}


   