
*** Running vivado
    with args -log ntt_memory_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ntt_memory_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ntt_memory_wrapper.tcl -notrace
Command: link_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 3538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2003.453 ; gain = 0.000 ; free physical = 9747 ; free virtual = 21782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2003.453 ; gain = 618.004 ; free physical = 9747 ; free virtual = 21782
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2104.207 ; gain = 92.750 ; free physical = 9728 ; free virtual = 21761

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 174a6e846

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2676.980 ; gain = 572.773 ; free physical = 9174 ; free virtual = 21207

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1329eb6ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 8993 ; free virtual = 21024
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f913219a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 9026 ; free virtual = 21057
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aa3c354e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 8889 ; free virtual = 20923
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 508 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aa3c354e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 8815 ; free virtual = 20846
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cdb6b0e8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 8785 ; free virtual = 20819
INFO: [Opt 31-389] Phase Shift Register Optimization created 22 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1493d894a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 8755 ; free virtual = 20789
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             508  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              22  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 8723 ; free virtual = 20757
Ending Logic Optimization Task | Checksum: 157d9c1cb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2797.887 ; gain = 0.000 ; free physical = 8651 ; free virtual = 20683

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.017 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: f071b6fb

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3234.402 ; gain = 0.000 ; free physical = 8512 ; free virtual = 20583
Ending Power Optimization Task | Checksum: f071b6fb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3234.402 ; gain = 436.516 ; free physical = 8552 ; free virtual = 20623

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f071b6fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3234.402 ; gain = 0.000 ; free physical = 8552 ; free virtual = 20623

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3234.402 ; gain = 0.000 ; free physical = 8552 ; free virtual = 20623
Ending Netlist Obfuscation Task | Checksum: e04d2537

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3234.402 ; gain = 0.000 ; free physical = 8552 ; free virtual = 20623
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 3234.402 ; gain = 1230.949 ; free physical = 8552 ; free virtual = 20623
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3234.402 ; gain = 0.000 ; free physical = 8552 ; free virtual = 20623
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_1/ntt_memory_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3234.402 ; gain = 0.000 ; free physical = 8596 ; free virtual = 20663
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
Command: report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_1/ntt_memory_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8281 ; free virtual = 20363
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ab8b022c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8281 ; free virtual = 20363
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8277 ; free virtual = 20360

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 51e8fdf2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8186 ; free virtual = 20267

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c71c8c6c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8124 ; free virtual = 20198

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c71c8c6c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8124 ; free virtual = 20198
Phase 1 Placer Initialization | Checksum: c71c8c6c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8124 ; free virtual = 20197

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11535c870

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3258.414 ; gain = 0.000 ; free physical = 8071 ; free virtual = 20135

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[61] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[57] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[53] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_11__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[60] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[33] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_15__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[59] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[63] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[58] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[34] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_14__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[27] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_21__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[62] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[28] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_20__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[41] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_7__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[37] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_11__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[36] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_12__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[30] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_18__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[29] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_19__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[25] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_23__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[45] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_3__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[42] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_6__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[44] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_4__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[39] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_9__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[55] could not be optimized because driver DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[38] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_10__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[26] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_22__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[43] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_5__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[40] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_8__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[24] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_24__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[55] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_9__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[46] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_2__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[31] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_17__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[49] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_15__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[53] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_11__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[35] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_13__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[52] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_12__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[54] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_10__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[60] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_4__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[62] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_2__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[32] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[1].MUL_reg[1]_i_16__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[63] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[56] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_8__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[58] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_6__5 could not be replicated
INFO: [Physopt 32-117] Net DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/in_a[61] could not be optimized because driver DUT_NTT/genblk3[9].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[2].MUL_reg[2]_i_3__5 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3266.418 ; gain = 0.000 ; free physical = 8036 ; free virtual = 20111

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e9399aab

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 8036 ; free virtual = 20111
Phase 2.2 Global Placement Core | Checksum: da592703

Time (s): cpu = 00:01:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7990 ; free virtual = 20071
Phase 2 Global Placement | Checksum: da592703

Time (s): cpu = 00:01:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7997 ; free virtual = 20079

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 129e93ff2

Time (s): cpu = 00:01:49 ; elapsed = 00:00:41 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7994 ; free virtual = 20073

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d8ca463d

Time (s): cpu = 00:01:59 ; elapsed = 00:00:46 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7986 ; free virtual = 20060

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: acf697af

Time (s): cpu = 00:02:00 ; elapsed = 00:00:47 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 8000 ; free virtual = 20075

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11175863d

Time (s): cpu = 00:02:00 ; elapsed = 00:00:47 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 8000 ; free virtual = 20075

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: e57ae4d4

Time (s): cpu = 00:02:08 ; elapsed = 00:00:50 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 8018 ; free virtual = 20083

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f47c4fd3

Time (s): cpu = 00:02:13 ; elapsed = 00:00:54 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7955 ; free virtual = 20042

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 6f16a152

Time (s): cpu = 00:02:15 ; elapsed = 00:00:55 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7956 ; free virtual = 20041

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10871fdbd

Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7983 ; free virtual = 20047
Phase 3 Detail Placement | Checksum: 10871fdbd

Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7983 ; free virtual = 20047

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 173d384d6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 173d384d6

Time (s): cpu = 00:02:31 ; elapsed = 00:01:00 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7934 ; free virtual = 20035
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.323. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ebfa3bda

Time (s): cpu = 00:02:56 ; elapsed = 00:01:17 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7942 ; free virtual = 20019
Phase 4.1 Post Commit Optimization | Checksum: 1ebfa3bda

Time (s): cpu = 00:02:56 ; elapsed = 00:01:17 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7942 ; free virtual = 20019

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ebfa3bda

Time (s): cpu = 00:02:57 ; elapsed = 00:01:17 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7953 ; free virtual = 20029

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ebfa3bda

Time (s): cpu = 00:02:57 ; elapsed = 00:01:17 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7953 ; free virtual = 20029

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.418 ; gain = 0.000 ; free physical = 7953 ; free virtual = 20029
Phase 4.4 Final Placement Cleanup | Checksum: 17e8b3d63

Time (s): cpu = 00:02:57 ; elapsed = 00:01:17 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7953 ; free virtual = 20029
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17e8b3d63

Time (s): cpu = 00:02:57 ; elapsed = 00:01:17 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7953 ; free virtual = 20029
Ending Placer Task | Checksum: 10ea75721

Time (s): cpu = 00:02:57 ; elapsed = 00:01:17 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 7953 ; free virtual = 20029
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:02 ; elapsed = 00:01:21 . Memory (MB): peak = 3266.418 ; gain = 8.004 ; free physical = 8055 ; free virtual = 20131
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.418 ; gain = 0.000 ; free physical = 8055 ; free virtual = 20131
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3266.418 ; gain = 0.000 ; free physical = 7984 ; free virtual = 20117
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_1/ntt_memory_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3266.418 ; gain = 0.000 ; free physical = 8038 ; free virtual = 20123
INFO: [runtcl-4] Executing : report_io -file ntt_memory_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3266.418 ; gain = 0.000 ; free physical = 8003 ; free virtual = 20088
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_placed.rpt -pb ntt_memory_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3266.418 ; gain = 0.000 ; free physical = 8048 ; free virtual = 20123
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f12ff395 ConstDB: 0 ShapeSum: 1d77638c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 109ddce6e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3398.176 ; gain = 131.758 ; free physical = 7719 ; free virtual = 19809
Post Restoration Checksum: NetGraph: a7868443 NumContArr: 62574a2b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109ddce6e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3410.168 ; gain = 143.750 ; free physical = 7675 ; free virtual = 19765

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109ddce6e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3466.840 ; gain = 200.422 ; free physical = 7615 ; free virtual = 19705

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109ddce6e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3466.840 ; gain = 200.422 ; free physical = 7615 ; free virtual = 19705
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1102dd13a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7611 ; free virtual = 19691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.283  | TNS=0.000  | WHS=-0.244 | THS=-552.628|

Phase 2 Router Initialization | Checksum: bfe01ba7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7621 ; free virtual = 19698

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 46376
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 46376
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16a36c7d8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7613 ; free virtual = 19690

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4124
 Number of Nodes with overlaps = 552
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d552939f

Time (s): cpu = 00:02:13 ; elapsed = 00:00:57 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7564 ; free virtual = 19643

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: db9213d5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:00 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7592 ; free virtual = 19677
Phase 4 Rip-up And Reroute | Checksum: db9213d5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:00 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7592 ; free virtual = 19677

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: db9213d5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:00 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7592 ; free virtual = 19677

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: db9213d5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:00 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7592 ; free virtual = 19677
Phase 5 Delay and Skew Optimization | Checksum: db9213d5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:00 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7592 ; free virtual = 19677

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129dd8dff

Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7593 ; free virtual = 19677
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.416  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a2fabc80

Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7593 ; free virtual = 19677
Phase 6 Post Hold Fix | Checksum: a2fabc80

Time (s): cpu = 00:02:20 ; elapsed = 00:01:01 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7593 ; free virtual = 19677

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.41225 %
  Global Horizontal Routing Utilization  = 2.69586 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a2fabc80

Time (s): cpu = 00:02:20 ; elapsed = 00:01:02 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7605 ; free virtual = 19688

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a2fabc80

Time (s): cpu = 00:02:20 ; elapsed = 00:01:02 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7603 ; free virtual = 19686

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10ede359c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7578 ; free virtual = 19661

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.416  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10ede359c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7578 ; free virtual = 19661
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:23 ; elapsed = 00:01:05 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7672 ; free virtual = 19754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3571.801 ; gain = 305.383 ; free physical = 7672 ; free virtual = 19754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3571.801 ; gain = 0.000 ; free physical = 7672 ; free virtual = 19754
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3571.801 ; gain = 0.000 ; free physical = 7582 ; free virtual = 19755
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_1/ntt_memory_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3571.801 ; gain = 0.000 ; free physical = 7172 ; free virtual = 19286
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
Command: report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_1/ntt_memory_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3643.836 ; gain = 72.035 ; free physical = 7046 ; free virtual = 19205
INFO: [runtcl-4] Executing : report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/florian/Desktop/proteus/toolchain/build/proteus_sdf_op_3_4/proteus_sdf_op_1_2.runs/impl_1/ntt_memory_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.836 ; gain = 0.000 ; free physical = 7504 ; free virtual = 19651
INFO: [runtcl-4] Executing : report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
Command: report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.836 ; gain = 0.000 ; free physical = 7377 ; free virtual = 19531
INFO: [runtcl-4] Executing : report_route_status -file ntt_memory_wrapper_route_status.rpt -pb ntt_memory_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ntt_memory_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ntt_memory_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ntt_memory_wrapper_bus_skew_routed.rpt -pb ntt_memory_wrapper_bus_skew_routed.pb -rpx ntt_memory_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 19:26:21 2023...
