DSCH 3.5
VERSION 5/19/2022 12:20:30 PM
BB(-70,-80,375,225)
SYM  #kbd
BB(-10,125,40,165)
TITLE -10 167  #A
MODEL 85
PROP                                                                                                                                    
REC(-10,125,40,40,r)
VIS 4
PIN(40,160,0.000,0.000)A[0]
PIN(40,150,0.000,0.000)A[1]
PIN(40,140,0.000,0.000)A[2]
PIN(40,130,0.000,0.000)A[3]
LIG(30,125,30,165)
LIG(-10,125,30,125)
LIG(-10,125,-10,165)
LIG(24,130,24,133)
LIG(-10,145,30,145)
LIG(10,125,10,165)
LIG(0,165,0,125)
LIG(-10,135,30,135)
LIG(20,125,20,165)
LIG(-10,155,30,155)
LIG(30,160,40,160)
LIG(40,150,30,150)
LIG(30,140,40,140)
LIG(40,130,30,130)
LIG(-6,163,-6,157)
LIG(-6,157,-4,157)
LIG(-4,157,-4,163)
LIG(-4,163,-6,163)
LIG(6,163,6,157)
LIG(14,157,16,157)
LIG(16,157,16,159)
LIG(16,159,14,159)
LIG(14,159,14,163)
LIG(14,163,16,163)
LIG(24,163,26,163)
LIG(26,157,24,157)
LIG(26,157,26,163)
LIG(24,159,26,159)
LIG(-6,147,-6,151)
LIG(-6,151,-4,151)
LIG(-4,147,-4,153)
LIG(6,147,4,147)
LIG(4,147,4,149)
LIG(4,149,6,149)
LIG(6,149,6,153)
LIG(6,153,4,153)
LIG(14,147,14,153)
LIG(14,153,16,153)
LIG(16,153,16,149)
LIG(16,149,14,149)
LIG(24,147,26,147)
LIG(26,147,26,153)
LIG(-6,137,-6,143)
LIG(-6,137,-4,137)
LIG(-4,137,-4,143)
LIG(-4,143,-6,143)
LIG(-6,139,-4,139)
LIG(24,130,26,130)
LIG(-10,165,30,165)
LIG(4,137,6,137)
LIG(24,127,24,130)
LIG(13,133,13,130)
LIG(13,127,16,127)
LIG(4,127,4,133)
LIG(-7,133,-7,127)
LIG(-7,127,-4,127)
LIG(23,137,26,137)
LIG(26,137,27,138)
LIG(27,138,26,139)
LIG(23,139,26,139)
LIG(23,143,23,139)
LIG(4,139,6,139)
LIG(-7,133,-4,133)
LIG(4,137,4,139)
LIG(6,139,6,143)
LIG(6,137,6,139)
LIG(6,143,4,143)
LIG(13,133,16,133)
LIG(13,143,15,137)
LIG(15,137,17,143)
LIG(23,139,23,137)
LIG(26,139,27,140)
LIG(24,127,27,127)
LIG(27,140,27,142)
LIG(13,141,17,141)
LIG(7,132,6,133)
LIG(27,142,26,143)
LIG(13,130,13,127)
LIG(13,130,15,130)
LIG(7,128,7,132)
LIG(6,127,7,128)
LIG(3,133,4,133)
LIG(3,127,4,127)
LIG(23,143,26,143)
LIG(4,127,6,127)
LIG(4,133,6,133)
FSYM
SYM  #AccumulatorA
BB(40,80,80,170)
TITLE 50 73  #AccumulatorA
MODEL 6000
PROP                                                                                                                                    
REC(45,85,30,80,r)
VIS 5
PIN(40,160,0.000,0.000)A[0]
PIN(40,150,0.000,0.000)A[1]
PIN(40,140,0.000,0.000)A[2]
PIN(40,130,0.000,0.000)A[3]
PIN(40,100,0.000,0.000)LatchA
PIN(40,90,0.000,0.000)MainClock
PIN(40,120,0.000,0.000)ClearA
PIN(40,110,0.000,0.000)EnableA
PIN(80,160,0.010,0.006)AluA0
PIN(80,150,0.010,0.006)AluA1
PIN(80,140,0.010,0.006)AluA2
PIN(80,130,0.010,0.006)AluA3
PIN(80,120,0.010,0.010)B0
PIN(80,110,0.010,0.010)B1
PIN(80,100,0.010,0.010)B2
PIN(80,90,0.010,0.008)B3
LIG(40,160,45,160)
LIG(40,150,45,150)
LIG(40,140,45,140)
LIG(40,130,45,130)
LIG(40,100,45,100)
LIG(40,90,45,90)
LIG(40,120,45,120)
LIG(40,110,45,110)
LIG(75,160,80,160)
LIG(75,150,80,150)
LIG(75,140,80,140)
LIG(75,130,80,130)
LIG(75,120,80,120)
LIG(75,110,80,110)
LIG(75,100,80,100)
LIG(75,90,80,90)
LIG(45,85,45,165)
LIG(45,85,75,85)
LIG(75,85,75,165)
LIG(75,165,45,165)
VLG module AccumulatorA( A[0],A[1],A[2],A[3],LatchA,MainClock,ClearA,EnableA,
VLG AluA0,AluA1,AluA2,AluA3,B0,B1,B2,B3);
VLG input A[0],A[1],A[2],A[3],LatchA,MainClock,ClearA,EnableA;
VLG output AluA0,AluA1,AluA2,AluA3,B0,B1,B2,B3;
VLG wire w8,w9,w11,w14,w16,w18,w23,;
VLG dreg #(4) dreg_1(AluA0,w11,A[0],w8,w9);
VLG not #(3) inv_2(w8,ClearA);
VLG and #(5) and2_3(w9,MainClock,LatchA);
VLG dreg #(4) dreg_4(AluA3,w14,A[3],w8,w9);
VLG dreg #(4) dreg_5(AluA2,w16,A[2],w8,w9);
VLG dreg #(4) dreg_6(AluA1,w18,A[1],w8,w9);
VLG notif1 #(1) notif1_7(B0,w11,EnableA);
VLG notif1 #(1) notif1_8(B1,w18,EnableA);
VLG notif1 #(1) notif1_9(B2,w16,EnableA);
VLG notif1 #(1) notif1_10(w23,w14,EnableA);
VLG endmodule
FSYM
SYM  #AccumulatorB
BB(40,-35,80,45)
TITLE 50 -42  #AccumulatorB
MODEL 6000
PROP                                                                                                                                    
REC(45,-30,30,70,r)
VIS 5
PIN(40,-5,0.000,0.000)ClearB
PIN(40,-15,0.000,0.000)LatchB
PIN(40,-25,0.000,0.000)MainClock
PIN(40,5,0.000,0.000)B3
PIN(40,35,0.000,0.000)B0
PIN(40,25,0.000,0.000)B1
PIN(40,15,0.000,0.000)B2
PIN(80,-25,0.010,0.008)AluB3
PIN(80,-15,0.010,0.008)AluB2
PIN(80,-5,0.010,0.008)AluB1
PIN(80,5,0.010,0.008)AluB0
LIG(40,-5,45,-5)
LIG(40,-15,45,-15)
LIG(40,-25,45,-25)
LIG(40,5,45,5)
LIG(40,35,45,35)
LIG(40,25,45,25)
LIG(40,15,45,15)
LIG(75,-25,80,-25)
LIG(75,-15,80,-15)
LIG(75,-5,80,-5)
LIG(75,5,80,5)
LIG(45,-30,45,40)
LIG(45,-30,75,-30)
LIG(75,-30,75,40)
LIG(75,40,45,40)
VLG module AccumulatorB( ClearB,LatchB,MainClock,B3,B0,B1,B2,AluB3,
VLG AluB2,AluB1,AluB0);
VLG input ClearB,LatchB,MainClock,B3,B0,B1,B2;
VLG output AluB3,AluB2,AluB1,AluB0;
VLG wire w6,w8,w10,w12,w14,w16,;
VLG not #(3) inv_1(w6,ClearB);
VLG dreg #(4) dreg_2(AluB0,w10,B0,w6,w8);
VLG dreg #(4) dreg_3(AluB3,w12,B3,w6,w8);
VLG dreg #(4) dreg_4(AluB2,w14,B2,w6,w8);
VLG dreg #(4) dreg_5(AluB1,w16,B1,w6,w8);
VLG and #(5) and2_6(w8,MainClock,LatchB);
VLG endmodule
FSYM
SYM  #kbd
BB(-10,0,40,40)
TITLE -10 42  #B
MODEL 85
PROP                                                                                                                                    
REC(-10,0,40,40,r)
VIS 4
PIN(40,35,0.000,0.000)B[0]
PIN(40,25,0.000,0.000)B[1]
PIN(40,15,0.000,0.000)B[2]
PIN(40,5,0.000,0.000)B[3]
LIG(30,0,30,40)
LIG(-10,0,30,0)
LIG(-10,0,-10,40)
LIG(24,5,24,8)
LIG(-10,20,30,20)
LIG(10,0,10,40)
LIG(0,40,0,0)
LIG(-10,10,30,10)
LIG(20,0,20,40)
LIG(-10,30,30,30)
LIG(30,35,40,35)
LIG(40,25,30,25)
LIG(30,15,40,15)
LIG(40,5,30,5)
LIG(-6,38,-6,32)
LIG(-6,32,-4,32)
LIG(-4,32,-4,38)
LIG(-4,38,-6,38)
LIG(6,38,6,32)
LIG(14,32,16,32)
LIG(16,32,16,34)
LIG(16,34,14,34)
LIG(14,34,14,38)
LIG(14,38,16,38)
LIG(24,38,26,38)
LIG(26,32,24,32)
LIG(26,32,26,38)
LIG(24,34,26,34)
LIG(-6,22,-6,26)
LIG(-6,26,-4,26)
LIG(-4,22,-4,28)
LIG(6,22,4,22)
LIG(4,22,4,24)
LIG(4,24,6,24)
LIG(6,24,6,28)
LIG(6,28,4,28)
LIG(14,22,14,28)
LIG(14,28,16,28)
LIG(16,28,16,24)
LIG(16,24,14,24)
LIG(24,22,26,22)
LIG(26,22,26,28)
LIG(-6,12,-6,18)
LIG(-6,12,-4,12)
LIG(-4,12,-4,18)
LIG(-4,18,-6,18)
LIG(-6,14,-4,14)
LIG(24,5,26,5)
LIG(-10,40,30,40)
LIG(4,12,6,12)
LIG(24,2,24,5)
LIG(13,8,13,5)
LIG(13,2,16,2)
LIG(4,2,4,8)
LIG(-7,8,-7,2)
LIG(-7,2,-4,2)
LIG(23,12,26,12)
LIG(26,12,27,13)
LIG(27,13,26,14)
LIG(23,14,26,14)
LIG(23,18,23,14)
LIG(4,14,6,14)
LIG(-7,8,-4,8)
LIG(4,12,4,14)
LIG(6,14,6,18)
LIG(6,12,6,14)
LIG(6,18,4,18)
LIG(13,8,16,8)
LIG(13,18,15,12)
LIG(15,12,17,18)
LIG(23,14,23,12)
LIG(26,14,27,15)
LIG(24,2,27,2)
LIG(27,15,27,17)
LIG(13,16,17,16)
LIG(7,7,6,8)
LIG(27,17,26,18)
LIG(13,5,13,2)
LIG(13,5,15,5)
LIG(7,3,7,7)
LIG(6,2,7,3)
LIG(3,8,4,8)
LIG(3,2,4,2)
LIG(23,18,26,18)
LIG(4,2,6,2)
LIG(4,8,6,8)
FSYM
SYM  #button
BB(-64,51,-55,59)
TITLE -60 55  #MainReset
MODEL 59
PROP                                                                                                                                    
REC(-63,52,6,6,r)
VIS 1
PIN(-55,55,0.000,0.000)MainReset
LIG(-56,55,-55,55)
LIG(-64,59,-64,51)
LIG(-56,59,-64,59)
LIG(-56,51,-56,59)
LIG(-64,51,-56,51)
LIG(-63,58,-63,52)
LIG(-57,58,-63,58)
LIG(-57,52,-57,58)
LIG(-63,52,-57,52)
FSYM
SYM  #clock
BB(-70,72,-55,78)
TITLE -65 75  #clock1
MODEL 69
PROP   10 10 0                                                                                                                               
REC(-68,73,6,4,r)
VIS 1
PIN(-55,75,0.250,0.006)MainClock
LIG(-60,75,-55,75)
LIG(-65,73,-67,73)
LIG(-61,73,-63,73)
LIG(-60,72,-60,78)
LIG(-70,78,-70,72)
LIG(-65,77,-65,73)
LIG(-63,73,-63,77)
LIG(-63,77,-65,77)
LIG(-67,77,-69,77)
LIG(-67,73,-67,77)
LIG(-60,78,-70,78)
LIG(-60,72,-70,72)
FSYM
SYM  #button
BB(1,-19,10,-11)
TITLE 5 -15  #LatchB
MODEL 59
PROP                                                                                                                                    
REC(2,-18,6,6,r)
VIS 1
PIN(10,-15,0.000,0.000)LatchB
LIG(9,-15,10,-15)
LIG(1,-11,1,-19)
LIG(9,-11,1,-11)
LIG(9,-19,9,-11)
LIG(1,-19,9,-19)
LIG(2,-12,2,-18)
LIG(8,-12,2,-12)
LIG(8,-18,8,-12)
LIG(2,-18,8,-18)
FSYM
SYM  #button
BB(1,96,10,104)
TITLE 5 100  #LatchA
MODEL 59
PROP                                                                                                                                    
REC(2,97,6,6,r)
VIS 1
PIN(10,100,0.000,0.000)LatchA
LIG(9,100,10,100)
LIG(1,104,1,96)
LIG(9,104,1,104)
LIG(9,96,9,104)
LIG(1,96,9,96)
LIG(2,103,2,97)
LIG(8,103,2,103)
LIG(8,97,8,103)
LIG(2,97,8,97)
FSYM
SYM  #button
BB(1,106,10,114)
TITLE 5 110  #EnableA
MODEL 59
PROP                                                                                                                                    
REC(2,107,6,6,r)
VIS 1
PIN(10,110,0.000,0.000)EnableA
LIG(9,110,10,110)
LIG(1,114,1,106)
LIG(9,114,1,114)
LIG(9,106,9,114)
LIG(1,106,9,106)
LIG(2,113,2,107)
LIG(8,113,2,113)
LIG(8,107,8,113)
LIG(2,107,8,107)
FSYM
SYM  #ArithmeticUnit
BB(150,-45,190,65)
TITLE 160 -52  #ArithmeticUnit
MODEL 6000
PROP                                                                                                                                    
REC(155,-40,30,100,r)
VIS 5
PIN(150,-25,0.000,0.000)B3
PIN(150,15,0.000,0.000)AddSub
PIN(150,-35,0.000,0.000)EnableAlu
PIN(150,55,0.000,0.000)A0
PIN(150,45,0.000,0.000)A1
PIN(150,35,0.000,0.000)A2
PIN(150,25,0.000,0.000)A3
PIN(150,5,0.000,0.000)B0
PIN(150,-5,0.000,0.000)B1
PIN(150,-15,0.000,0.000)B2
PIN(190,-35,0.010,0.008)IB_Alu[3]
PIN(190,-25,0.010,0.010)IB_Alu[2]
PIN(190,-15,0.010,0.010)IB_Alu[1]
PIN(190,-5,0.010,0.010)IB_Alu[0]
PIN(190,5,0.005,0.002)Carry
LIG(150,-25,155,-25)
LIG(150,15,155,15)
LIG(150,-35,155,-35)
LIG(150,55,155,55)
LIG(150,45,155,45)
LIG(150,35,155,35)
LIG(150,25,155,25)
LIG(150,5,155,5)
LIG(150,-5,155,-5)
LIG(150,-15,155,-15)
LIG(185,-35,190,-35)
LIG(185,-25,190,-25)
LIG(185,-15,190,-15)
LIG(185,-5,190,-5)
LIG(185,5,190,5)
LIG(155,-40,155,60)
LIG(155,-40,185,-40)
LIG(185,-40,185,60)
LIG(185,60,155,60)
VLG module ArithmeticUnit( B3,AddSub,EnableAlu,A0,A1,A2,A3,B0,
VLG B1,B2,IB_Alu[3],IB_Alu[2],IB_Alu[1],IB_Alu[0],Carry);
VLG input B3,AddSub,EnableAlu,A0,A1,A2,A3,B0;
VLG input B1,B2;
VLG output IB_Alu[3],IB_Alu[2],IB_Alu[1],IB_Alu[0],Carry;
VLG wire w7,w9,w11,w13,w15,w16,w17,w18;
VLG wire w20,w21,w22,w24,w26,w28,w29,w31;
VLG wire w33,w34,w35,w36;
VLG not #(1) inv_1(w7,A3);
VLG not #(1) inv_2(w9,A2);
VLG not #(1) inv_3(w11,A1);
VLG not #(1) inv_4(w13,A0);
VLG mux #(2) mux_5(w15,A3,w7,AddSub);
VLG mux #(2) mux_6(w16,A2,w9,AddSub);
VLG mux #(2) mux_7(w17,A1,w11,AddSub);
VLG mux #(2) mux_8(w18,A0,w13,AddSub);
VLG mux #(2) mux_9(w26,vss,vdd,AddSub);
VLG bufif1 #(1) bufif1_10(IB_Alu[0],w31,EnableAlu);
VLG bufif1 #(1) bufif1_11(IB_Alu[1],w29,EnableAlu);
VLG bufif1 #(1) bufif1_12(IB_Alu[2],w21,EnableAlu);
VLG bufif1 #(1) bufif1_13(IB_Alu[3],w24,EnableAlu);
VLG xor #(2) xor2_1_14(w33,B2,w16);
VLG xor #(2) xor2_2_15(w21,w33,w20);
VLG assign w22=(B2&w16)|(w20&(B2|w16));
VLG xor #(2) xor2_1_16(w34,B3,w15);
VLG xor #(2) xor2_2_17(w24,w34,w22);
VLG assign Carry=(B3&w15)|(w22&(B3|w15));
VLG xor #(2) xor2_1_18(w35,B1,w17);
VLG xor #(2) xor2_2_19(w29,w35,w28);
VLG assign w20=(B1&w17)|(w28&(B1|w17));
VLG xor #(2) xor2_1_20(w36,B0,w18);
VLG xor #(2) xor2_2_21(w31,w36,w26);
VLG assign w28=(B0&w18)|(w26&(B0|w18));
VLG endmodule
FSYM
SYM  #button
BB(106,-39,115,-31)
TITLE 110 -35  #EnableAlu
MODEL 59
PROP                                                                                                                                    
REC(107,-38,6,6,r)
VIS 1
PIN(115,-35,0.000,0.000)EnableAlu
LIG(114,-35,115,-35)
LIG(106,-31,106,-39)
LIG(114,-31,106,-31)
LIG(114,-39,114,-31)
LIG(106,-39,114,-39)
LIG(107,-32,107,-38)
LIG(113,-32,107,-32)
LIG(113,-38,113,-32)
LIG(107,-38,113,-38)
FSYM
SYM  #button
BB(106,11,115,19)
TITLE 110 15  #AddSub
MODEL 59
PROP                                                                                                                                    
REC(107,12,6,6,r)
VIS 1
PIN(115,15,0.000,0.000)AddSub
LIG(114,15,115,15)
LIG(106,19,106,11)
LIG(114,19,106,19)
LIG(114,11,114,19)
LIG(106,11,114,11)
LIG(107,18,107,12)
LIG(113,18,107,18)
LIG(113,12,113,18)
LIG(107,12,113,12)
FSYM
SYM  #digit
BB(215,-80,240,-45)
TITLE 215 -48  #digit1
MODEL 89
PROP                                                                                                                                    
REC(220,-75,15,21,r)
VIS 4
PIN(220,-45,0.000,0.000)digit1[1]
PIN(225,-45,0.000,0.000)digit1[2]
PIN(230,-45,0.000,0.000)digit1[3]
PIN(235,-45,0.000,0.000)digit1[4]
LIG(215,-80,215,-50)
LIG(240,-80,215,-80)
LIG(240,-50,240,-80)
LIG(215,-50,240,-50)
LIG(220,-50,220,-45)
LIG(225,-50,225,-45)
LIG(230,-50,230,-45)
LIG(235,-50,235,-45)
FSYM
SYM  #InRegister
BB(160,165,200,225)
TITLE 170 158  #InRegister
MODEL 6000
PROP                                                                                                                                    
REC(165,170,30,50,r)
VIS 5
PIN(160,185,0.000,0.000)DataIn3
PIN(160,175,0.000,0.000)EnableIn
PIN(160,215,0.000,0.000)DataIn0
PIN(160,205,0.000,0.000)DataIn1
PIN(160,195,0.000,0.000)DataIn2
PIN(200,205,0.010,0.010)B0
PIN(200,195,0.010,0.010)B1
PIN(200,185,0.010,0.010)B2
PIN(200,175,0.010,0.008)B3
LIG(160,185,165,185)
LIG(160,175,165,175)
LIG(160,215,165,215)
LIG(160,205,165,205)
LIG(160,195,165,195)
LIG(195,205,200,205)
LIG(195,195,200,195)
LIG(195,185,200,185)
LIG(195,175,200,175)
LIG(165,170,165,220)
LIG(165,170,195,170)
LIG(195,170,195,220)
LIG(195,220,165,220)
VLG module InRegister( DataIn3,EnableIn,DataIn0,DataIn1,DataIn2,B0,B1,B2,
VLG input DataIn3,EnableIn,DataIn0,DataIn1,DataIn2;
VLG output B0,B1,B2,B3;
VLG wire ;
VLG bufif1 #(1) bufif1_1(B0,DataIn0,EnableIn);
VLG bufif1 #(1) bufif1_2(B1,DataIn1,EnableIn);
VLG bufif1 #(1) bufif1_3(B2,DataIn2,EnableIn);
VLG bufif1 #(1) bufif1_4(B3,DataIn3,EnableIn);
VLG endmodule
FSYM
SYM  #kbd
BB(110,180,160,220)
TITLE 110 222  #DataIn
MODEL 85
PROP                                                                                                                                    
REC(110,180,40,40,r)
VIS 4
PIN(160,215,0.000,0.000)DataIn[0]
PIN(160,205,0.000,0.000)DataIn[1]
PIN(160,195,0.000,0.000)DataIn[2]
PIN(160,185,0.000,0.000)DataIn[3]
LIG(150,180,150,220)
LIG(110,180,150,180)
LIG(110,180,110,220)
LIG(144,185,144,188)
LIG(110,200,150,200)
LIG(130,180,130,220)
LIG(120,220,120,180)
LIG(110,190,150,190)
LIG(140,180,140,220)
LIG(110,210,150,210)
LIG(150,215,160,215)
LIG(160,205,150,205)
LIG(150,195,160,195)
LIG(160,185,150,185)
LIG(114,218,114,212)
LIG(114,212,116,212)
LIG(116,212,116,218)
LIG(116,218,114,218)
LIG(126,218,126,212)
LIG(134,212,136,212)
LIG(136,212,136,214)
LIG(136,214,134,214)
LIG(134,214,134,218)
LIG(134,218,136,218)
LIG(144,218,146,218)
LIG(146,212,144,212)
LIG(146,212,146,218)
LIG(144,214,146,214)
LIG(114,202,114,206)
LIG(114,206,116,206)
LIG(116,202,116,208)
LIG(126,202,124,202)
LIG(124,202,124,204)
LIG(124,204,126,204)
LIG(126,204,126,208)
LIG(126,208,124,208)
LIG(134,202,134,208)
LIG(134,208,136,208)
LIG(136,208,136,204)
LIG(136,204,134,204)
LIG(144,202,146,202)
LIG(146,202,146,208)
LIG(114,192,114,198)
LIG(114,192,116,192)
LIG(116,192,116,198)
LIG(116,198,114,198)
LIG(114,194,116,194)
LIG(144,185,146,185)
LIG(110,220,150,220)
LIG(124,192,126,192)
LIG(144,182,144,185)
LIG(133,188,133,185)
LIG(133,182,136,182)
LIG(124,182,124,188)
LIG(113,188,113,182)
LIG(113,182,116,182)
LIG(143,192,146,192)
LIG(146,192,147,193)
LIG(147,193,146,194)
LIG(143,194,146,194)
LIG(143,198,143,194)
LIG(124,194,126,194)
LIG(113,188,116,188)
LIG(124,192,124,194)
LIG(126,194,126,198)
LIG(126,192,126,194)
LIG(126,198,124,198)
LIG(133,188,136,188)
LIG(133,198,135,192)
LIG(135,192,137,198)
LIG(143,194,143,192)
LIG(146,194,147,195)
LIG(144,182,147,182)
LIG(147,195,147,197)
LIG(133,196,137,196)
LIG(127,187,126,188)
LIG(147,197,146,198)
LIG(133,185,133,182)
LIG(133,185,135,185)
LIG(127,183,127,187)
LIG(126,182,127,183)
LIG(123,188,124,188)
LIG(123,182,124,182)
LIG(143,198,146,198)
LIG(124,182,126,182)
LIG(124,188,126,188)
FSYM
SYM  #button
BB(91,171,100,179)
TITLE 95 175  #EnableIn
MODEL 59
PROP                                                                                                                                    
REC(92,172,6,6,r)
VIS 1
PIN(100,175,0.000,0.000)EnableIn
LIG(99,175,100,175)
LIG(91,179,91,171)
LIG(99,179,91,179)
LIG(99,171,99,179)
LIG(91,171,99,171)
LIG(92,178,92,172)
LIG(98,178,92,178)
LIG(98,172,98,178)
LIG(92,172,98,172)
FSYM
SYM  #OutRegister
BB(290,55,330,135)
TITLE 300 48  #OutRegister
MODEL 6000
PROP                                                                                                                                    
REC(295,60,30,70,r)
VIS 5
PIN(290,95,0.000,0.000)IB3
PIN(290,85,0.000,0.000)LoadOut
PIN(290,75,0.000,0.000)MainClock
PIN(290,65,0.000,0.000)MainReset
PIN(290,125,0.000,0.000)IB0
PIN(290,115,0.000,0.000)IB1
PIN(290,105,0.000,0.000)IB2
PIN(330,65,0.010,0.004)Out3
PIN(330,95,0.010,0.004)Out0
PIN(330,85,0.010,0.004)Out1
PIN(330,75,0.010,0.004)Out2
LIG(290,95,295,95)
LIG(290,85,295,85)
LIG(290,75,295,75)
LIG(290,65,295,65)
LIG(290,125,295,125)
LIG(290,115,295,115)
LIG(290,105,295,105)
LIG(325,65,330,65)
LIG(325,95,330,95)
LIG(325,85,330,85)
LIG(325,75,330,75)
LIG(295,60,295,130)
LIG(295,60,325,60)
LIG(325,60,325,130)
LIG(325,130,295,130)
VLG module OutRegister( IB3,LoadOut,MainClock,MainReset,IB0,IB1,IB2,Out3,
VLG Out0,Out1,Out2);
VLG input IB3,LoadOut,MainClock,MainReset,IB0,IB1,IB2;
VLG output Out3,Out0,Out1,Out2;
VLG wire w4,w5,w7,w10,w13,w15,;
VLG dreg #(4) dreg_1(Out0,w7,IB0,w4,w5);
VLG dreg #(4) dreg_2(Out1,w10,IB1,w4,w5);
VLG dreg #(4) dreg_3(Out2,w13,IB2,w4,w5);
VLG dreg #(4) dreg_4(Out3,w15,IB3,w4,w5);
VLG nand #(4) nand2_5(w5,MainClock,LoadOut);
VLG not #(3) inv_6(w4,MainReset);
VLG endmodule
FSYM
SYM  #button
BB(266,81,275,89)
TITLE 270 85  #EnableOut
MODEL 59
PROP                                                                                                                                    
REC(267,82,6,6,r)
VIS 1
PIN(275,85,0.000,0.000)EnableOut
LIG(274,85,275,85)
LIG(266,89,266,81)
LIG(274,89,266,89)
LIG(274,81,274,89)
LIG(266,81,274,81)
LIG(267,88,267,82)
LIG(273,88,267,88)
LIG(273,82,273,88)
LIG(267,82,273,82)
FSYM
SYM  #digit
BB(350,20,375,55)
TITLE 350 52  #digit2
MODEL 89
PROP                                                                                                                                    
REC(355,25,15,21,r)
VIS 4
PIN(355,55,0.000,0.000)digit2[1]
PIN(360,55,0.000,0.000)digit2[2]
PIN(365,55,0.000,0.000)digit2[3]
PIN(370,55,0.000,0.000)digit2[4]
LIG(350,20,350,50)
LIG(375,20,350,20)
LIG(375,50,375,20)
LIG(350,50,375,50)
LIG(355,50,355,55)
LIG(360,50,360,55)
LIG(365,50,365,55)
LIG(370,50,370,55)
FSYM
CNC(-35 75)
CNC(-30 55)
CNC(-35 75)
CNC(-35 75)
CNC(-35 75)
CNC(220 -35)
CNC(-30 65)
CNC(225 -25)
CNC(230 -15)
CNC(235 -5)
CNC(235 120)
CNC(230 110)
CNC(225 100)
CNC(220 90)
CNC(220 95)
CNC(225 105)
CNC(230 115)
CNC(235 125)
LIG(40,-5,-30,-5)
LIG(-30,-5,-30,55)
LIG(-30,120,40,120)
LIG(40,-25,-35,-25)
LIG(-35,90,40,90)
LIG(40,-15,10,-15)
LIG(370,95,370,55)
LIG(-30,55,-30,65)
LIG(-35,-25,-35,75)
LIG(-30,55,-55,55)
LIG(290,75,-35,75)
LIG(-55,75,-35,75)
LIG(-35,75,-35,90)
LIG(-30,65,-30,120)
LIG(-30,65,290,65)
LIG(10,100,40,100)
LIG(10,110,40,110)
LIG(115,-35,150,-35)
LIG(80,-25,150,-25)
LIG(80,-15,150,-15)
LIG(80,-5,150,-5)
LIG(80,5,150,5)
LIG(150,15,115,15)
LIG(150,55,140,55)
LIG(140,55,140,160)
LIG(140,160,80,160)
LIG(150,45,130,45)
LIG(130,45,130,150)
LIG(130,150,80,150)
LIG(150,35,120,35)
LIG(120,35,120,140)
LIG(120,140,80,140)
LIG(150,25,110,25)
LIG(110,25,110,130)
LIG(110,130,80,130)
LIG(190,-35,220,-35)
LIG(220,-35,220,-45)
LIG(190,-25,225,-25)
LIG(225,-25,225,-45)
LIG(190,-15,230,-15)
LIG(230,-15,230,-45)
LIG(190,-5,235,-5)
LIG(235,-5,235,-45)
LIG(160,175,100,175)
LIG(220,-35,220,90)
LIG(200,175,220,175)
LIG(220,90,220,95)
LIG(225,-25,225,100)
LIG(225,185,195,185)
LIG(230,-15,230,110)
LIG(230,195,200,195)
LIG(200,205,235,205)
LIG(235,205,235,125)
LIG(80,120,235,120)
LIG(235,120,235,-5)
LIG(80,110,230,110)
LIG(230,110,230,115)
LIG(80,100,225,100)
LIG(225,100,225,105)
LIG(80,90,220,90)
LIG(275,85,290,85)
LIG(290,95,220,95)
LIG(220,95,220,175)
LIG(290,105,225,105)
LIG(225,105,225,185)
LIG(290,115,230,115)
LIG(230,115,230,195)
LIG(290,125,235,125)
LIG(235,125,235,120)
LIG(330,65,355,65)
LIG(355,65,355,55)
LIG(330,75,360,75)
LIG(360,75,360,55)
LIG(330,85,365,85)
LIG(365,55,365,85)
LIG(330,95,370,95)
FFIG C:\Users\andreea.olescu\Desktop\vlsi\proiect-bun\final\RegARegBAluInOut.sch
