(module R_Array_SIP4 (layer F.Cu) (tedit 57FA3974)
  (descr "4-pin Resistor SIP pack")
  (tags R)
  (fp_text reference REF** (at 5.08 -2.4) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value R_Array_SIP4 (at 5.08 2.4) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -1.29 -1.25) (end -1.29 1.25) (layer F.Fab) (width 0.1))
  (fp_line (start -1.29 1.25) (end 8.91 1.25) (layer F.Fab) (width 0.1))
  (fp_line (start 8.91 1.25) (end 8.91 -1.25) (layer F.Fab) (width 0.1))
  (fp_line (start 8.91 -1.25) (end -1.29 -1.25) (layer F.Fab) (width 0.1))
  (fp_line (start 1.27 -1.25) (end 1.27 1.25) (layer F.Fab) (width 0.1))
  (fp_line (start -1.44 -1.4) (end -1.44 1.4) (layer F.SilkS) (width 0.12))
  (fp_line (start -1.44 1.4) (end 9.06 1.4) (layer F.SilkS) (width 0.12))
  (fp_line (start 9.06 1.4) (end 9.06 -1.4) (layer F.SilkS) (width 0.12))
  (fp_line (start 9.06 -1.4) (end -1.44 -1.4) (layer F.SilkS) (width 0.12))
  (fp_line (start 1.27 -1.4) (end 1.27 1.4) (layer F.SilkS) (width 0.12))
  (fp_line (start -1.7 -1.65) (end -1.7 1.65) (layer F.CrtYd) (width 0.05))
  (fp_line (start -1.7 1.65) (end 9.35 1.65) (layer F.CrtYd) (width 0.05))
  (fp_line (start 9.35 1.65) (end 9.35 -1.65) (layer F.CrtYd) (width 0.05))
  (fp_line (start 9.35 -1.65) (end -1.7 -1.65) (layer F.CrtYd) (width 0.05))
  (pad 1 thru_hole rect (at 0 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask))
  (pad 2 thru_hole oval (at 2.54 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask))
  (pad 3 thru_hole oval (at 5.08 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask))
  (pad 4 thru_hole oval (at 7.62 0) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask))
  (model ${KISYS3DMOD}/Resistors_THT.3dshapes/R_Array_SIP4.wrl
    (at (xyz 0 0 0))
    (scale (xyz 0.39 0.39 0.39))
    (rotate (xyz 0 0 0))
  )
)
