// Seed: 3469282755
module module_0 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    output wire id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    output supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri id_11,
    input tri0 id_12
);
  wire id_14;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6
    , id_16,
    output tri id_7,
    output tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    output supply1 id_11,
    output wor id_12,
    input tri id_13,
    input tri0 id_14
);
  assign id_7 = id_4;
  module_0(
      id_6, id_10, id_14, id_5, id_1, id_3, id_14, id_12, id_12, id_11, id_12, id_6, id_6
  );
endmodule
