AMD Inc. 2006. Multi-core processors—the next evolution in computing. White paper. http://multicore.amd.com.
Athanasios C. Antoulas, Approximation of Large-Scale Dynamical Systems (Advances in Design and Control) (Advances in Design and Control), Society for Industrial and Applied Mathematics, Philadelphia, PA, 2005
Augustin, A., Maj, B., and Kostka, A. 2005. A structure oriented compact thermal model for multiple heat source ASICs. Mircroelectron. J. 36, 8, 700--704.
Zhaojun Bai , James Demmel , Jack Dongarra , Axel Ruhe , Henk van der Vorst, Templates for the solution of algebraic eigenvalue problems: a practical guide, Society for Industrial and Applied Mathematics, Philadelphia, PA, 2000
David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Yi-Kan Cheng , Ching-Chi Teng , Sung-Mo Kang , Ching-Han Tsai, Electrothermal analysis of VLSI systems, Cambridge University Press, New York, NY, 2000
Christiaens, F., Vandevelde, B., Beyne, E., Mertens, R., and Berghmans, J. 1998. A generic methodology for deriving compact dynamic thermal models, applied to the PSGA package. IEEE Trans. Compon. Packag. Manuf. Technol., Part A 21, 4, 565--576.
Codecasa, L., D'Amore, D., and Maffezzoni, P. 2003. An arnoldi based thermal network reduction method for electro-thermal analysis. IEEE Trans. Compon. Packag. Manuf. Technol. 26, 1, 186--192.
Codecasa, L., D'Amore, D., and Maffezzoni, P. 2006. Boundary condition independent compact models of dynamic thermal networks with many heat sources. In Proceedings of the 10th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronics Systems. 685--689.
Gerstenmaier, Y. C. and Wachutka, G. 2002. Rigorous model and network for transient thermal problems. Microelectron. J. 33, 719--725.
Gunther, S., Binns, F., Carmean, D., and Hall, J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Tech. J.
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996800]
Intel Corporation. 2006. Intel multi-core processors, making the move to quad-core and beyond. White paper. http://www.intel.com/multi-core.
Arieh Iserles, A First Course in the Numerical Analysis of Differential Equations, Cambridge University Press, New York, NY, 2008
ITRS 2010. International technology roadmap for semiconductors (ITRS), 2010 update. http://public.itrs.net.
Lasance, C., Vinke, H., Rosten, H., and Weiner, K.-L. 1995. A novel approach for the thermal characterization of electronic parts. In Proceedings of the IEEE 11th Annual Semiconductor Thermal Measurement and Management Symposium. 1--9.
Duo Li , Sheldon X.-D. Tan , Eduardo H. Pacheco , Murli Tirumala, Parameterized transient thermal behavioral modeling for chip multiprocessors, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Duo Li , Sheldon X.-D. Tan , Eduardo Hernandez Pacheco , Murli Tirumala, Architecture-level thermal characterization for multicore microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1495-1507, October 2009[doi>10.1109/TVLSI.2008.2005193]
Li, Y., Lee, B. C., Brooks, D., Hu, Z., and Skadron, K. 2006. CMP design space exploration subject to physical constraints. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. 15--26.
Guangdeng Liao , Xia Znu , Laxmi Bnuyan, A new server I/O architecture for high speed networks, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.255-265, February 12-16, 2011
Guangdeng Liao , Xia Zhu , Steen Larsen , Laxmi Bhuyan , Ram Huggahalli, Understanding Power Efficiency of TCP/IP Packet Processing over 10GbE, Proceedings of the 2010 18th IEEE Symposium on High Performance Interconnects, p.32-39, August 18-20, 2010[doi>10.1109/HOTI.2010.14]
Ozisik, M. N. 1994. Finite Difference Methods in Heat Transfer. Taylor & Francis, Inc.
Pape, H., Schweitzer, D., Janssen, J. H., Morelli, A., and Villa, C. M. 2004. Thermal transient modeling and experimental validation in the European project PROFIT. IEEE Trans. Compon. Packag. Manuf. Technol. 27, 3, 530--538.
Pedram, M. and Nazarian, S. 2006. Thermal modeling, analysis, and management in VLSI circuits: Principles and methods. Proc. IEEE 94, 8, 1487--1501.
J. R. Phillips , L. M. Silveira, Poor man's TBR: a simple model reduction scheme, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.43-55, November 2006[doi>10.1109/TCAD.2004.839472(410) 24]
Rencz, M., Farkas, G., Székely, V., Poppe, A., and Courtois, B. 2003. Boundary condition independent dynamic compact models of packages and heat sinks from thermal transient measurements. In Proceedings of the 5th Electronics Packaging Technology Conference. 479--484.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Sheldon Tan , Lei He, Advanced Model Order Reduction Techniques in VLSI Design, Cambridge University Press, New York, NY, 2007
Hai Wang , Sheldon X.-D. Tan , Guangdeng Liao , Rafael Quintanilla , Ashish Gupta, Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Hai Wang , Sheldon X.-D. Tan , Ryan Rakib, Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.1, p.1-22, January 2012[doi>10.1145/2071356.2071361]
Ting-Yuan Wang , Charlie Chung-Ping Chen, 3-D Thermal-ADI: a linear-time chip level transient thermal simulator, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.12, p.1434-1445, November 2006[doi>10.1109/TCAD.2002.804385]
Willcox, K. and Peraire, J. 2002. Balanced model reduction via the proper orthogonal decomposition. AIAA J.
Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]
