
chaveXOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001f4  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003b8  080003c0  000103c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080003b8  080003b8  000103b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080003bc  080003bc  000103bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000103c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  080003c0  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  080003c0  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000103c0  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000090f  00000000  00000000  000103f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000021c  00000000  00000000  00010cff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000078  00000000  00000000  00010f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00010f98  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000041c  00000000  00000000  00010fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000003d6  00000000  00000000  00011404  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000117da  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000000d8  00000000  00000000  00011858  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00011930  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080003a0 	.word	0x080003a0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080003a0 	.word	0x080003a0

08000204 <verifica>:

GPIOC->MODER = 0x1; //Definir LED como saída
GPIOB->PUPDR = 0xAA; //Definir Pull-Down nas chaves
 */

void verifica(int in){
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
		if((GPIOB->IDR &= in) == 0){
 800020c:	490d      	ldr	r1, [pc, #52]	; (8000244 <verifica+0x40>)
 800020e:	4b0d      	ldr	r3, [pc, #52]	; (8000244 <verifica+0x40>)
 8000210:	691a      	ldr	r2, [r3, #16]
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	4013      	ands	r3, r2
 8000216:	610b      	str	r3, [r1, #16]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d106      	bne.n	800022a <verifica+0x26>
			GPIOC->ODR |= 0b1;
 800021c:	4a0a      	ldr	r2, [pc, #40]	; (8000248 <verifica+0x44>)
 800021e:	4b0a      	ldr	r3, [pc, #40]	; (8000248 <verifica+0x44>)
 8000220:	695b      	ldr	r3, [r3, #20]
 8000222:	f043 0301 	orr.w	r3, r3, #1
 8000226:	6153      	str	r3, [r2, #20]
		}
		else{
			GPIOC->ODR &= ~0b1;
		}
}
 8000228:	e005      	b.n	8000236 <verifica+0x32>
			GPIOC->ODR &= ~0b1;
 800022a:	4a07      	ldr	r2, [pc, #28]	; (8000248 <verifica+0x44>)
 800022c:	4b06      	ldr	r3, [pc, #24]	; (8000248 <verifica+0x44>)
 800022e:	695b      	ldr	r3, [r3, #20]
 8000230:	f023 0301 	bic.w	r3, r3, #1
 8000234:	6153      	str	r3, [r2, #20]
}
 8000236:	bf00      	nop
 8000238:	370c      	adds	r7, #12
 800023a:	46bd      	mov	sp, r7
 800023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	40020400 	.word	0x40020400
 8000248:	40020800 	.word	0x40020800

0800024c <main>:

int main(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= 0x87; // Ligar todos os clocks
 8000250:	4a0d      	ldr	r2, [pc, #52]	; (8000288 <main+0x3c>)
 8000252:	4b0d      	ldr	r3, [pc, #52]	; (8000288 <main+0x3c>)
 8000254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000256:	f043 0387 	orr.w	r3, r3, #135	; 0x87
 800025a:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER |= 0x28000000; //Definir PA13 e PA14 como função alternativa
 800025c:	4a0b      	ldr	r2, [pc, #44]	; (800028c <main+0x40>)
 800025e:	4b0b      	ldr	r3, [pc, #44]	; (800028c <main+0x40>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
 8000266:	6013      	str	r3, [r2, #0]

	GPIOC->MODER = 0x1; //Definir LED como saída
 8000268:	4b09      	ldr	r3, [pc, #36]	; (8000290 <main+0x44>)
 800026a:	2201      	movs	r2, #1
 800026c:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR = 0x55; //Definir Pull-Up nas chaves
 800026e:	4b09      	ldr	r3, [pc, #36]	; (8000294 <main+0x48>)
 8000270:	2255      	movs	r2, #85	; 0x55
 8000272:	60da      	str	r2, [r3, #12]

  while (1)
  {
	verifica(0b1111);
 8000274:	200f      	movs	r0, #15
 8000276:	f7ff ffc5 	bl	8000204 <verifica>
	verifica(0b0101);
 800027a:	2005      	movs	r0, #5
 800027c:	f7ff ffc2 	bl	8000204 <verifica>
	verifica(0b1010);
 8000280:	200a      	movs	r0, #10
 8000282:	f7ff ffbf 	bl	8000204 <verifica>
	verifica(0b1111);
 8000286:	e7f5      	b.n	8000274 <main+0x28>
 8000288:	40023800 	.word	0x40023800
 800028c:	40020000 	.word	0x40020000
 8000290:	40020800 	.word	0x40020800
 8000294:	40020400 	.word	0x40020400

08000298 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000298:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002d0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800029c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800029e:	e003      	b.n	80002a8 <LoopCopyDataInit>

080002a0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80002a2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80002a4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80002a6:	3104      	adds	r1, #4

080002a8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80002a8:	480b      	ldr	r0, [pc, #44]	; (80002d8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80002aa:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80002ac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002ae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002b0:	d3f6      	bcc.n	80002a0 <CopyDataInit>
  ldr  r2, =_sbss
 80002b2:	4a0b      	ldr	r2, [pc, #44]	; (80002e0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80002b4:	e002      	b.n	80002bc <LoopFillZerobss>

080002b6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002b6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002b8:	f842 3b04 	str.w	r3, [r2], #4

080002bc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002bc:	4b09      	ldr	r3, [pc, #36]	; (80002e4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80002be:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002c0:	d3f9      	bcc.n	80002b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80002c2:	f000 f813 	bl	80002ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002c6:	f000 f847 	bl	8000358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002ca:	f7ff ffbf 	bl	800024c <main>
  bx  lr    
 80002ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80002d0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80002d4:	080003c0 	.word	0x080003c0
  ldr  r0, =_sdata
 80002d8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002dc:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80002e0:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80002e4:	2000001c 	.word	0x2000001c

080002e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002e8:	e7fe      	b.n	80002e8 <ADC_IRQHandler>
	...

080002ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002f0:	4a16      	ldr	r2, [pc, #88]	; (800034c <SystemInit+0x60>)
 80002f2:	4b16      	ldr	r3, [pc, #88]	; (800034c <SystemInit+0x60>)
 80002f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000300:	4a13      	ldr	r2, [pc, #76]	; (8000350 <SystemInit+0x64>)
 8000302:	4b13      	ldr	r3, [pc, #76]	; (8000350 <SystemInit+0x64>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f043 0301 	orr.w	r3, r3, #1
 800030a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800030c:	4b10      	ldr	r3, [pc, #64]	; (8000350 <SystemInit+0x64>)
 800030e:	2200      	movs	r2, #0
 8000310:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000312:	4a0f      	ldr	r2, [pc, #60]	; (8000350 <SystemInit+0x64>)
 8000314:	4b0e      	ldr	r3, [pc, #56]	; (8000350 <SystemInit+0x64>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800031c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000320:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000322:	4b0b      	ldr	r3, [pc, #44]	; (8000350 <SystemInit+0x64>)
 8000324:	4a0b      	ldr	r2, [pc, #44]	; (8000354 <SystemInit+0x68>)
 8000326:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000328:	4a09      	ldr	r2, [pc, #36]	; (8000350 <SystemInit+0x64>)
 800032a:	4b09      	ldr	r3, [pc, #36]	; (8000350 <SystemInit+0x64>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000332:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000334:	4b06      	ldr	r3, [pc, #24]	; (8000350 <SystemInit+0x64>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800033a:	4b04      	ldr	r3, [pc, #16]	; (800034c <SystemInit+0x60>)
 800033c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000340:	609a      	str	r2, [r3, #8]
#endif
}
 8000342:	bf00      	nop
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	e000ed00 	.word	0xe000ed00
 8000350:	40023800 	.word	0x40023800
 8000354:	24003010 	.word	0x24003010

08000358 <__libc_init_array>:
 8000358:	b570      	push	{r4, r5, r6, lr}
 800035a:	4e0d      	ldr	r6, [pc, #52]	; (8000390 <__libc_init_array+0x38>)
 800035c:	4c0d      	ldr	r4, [pc, #52]	; (8000394 <__libc_init_array+0x3c>)
 800035e:	1ba4      	subs	r4, r4, r6
 8000360:	10a4      	asrs	r4, r4, #2
 8000362:	2500      	movs	r5, #0
 8000364:	42a5      	cmp	r5, r4
 8000366:	d109      	bne.n	800037c <__libc_init_array+0x24>
 8000368:	4e0b      	ldr	r6, [pc, #44]	; (8000398 <__libc_init_array+0x40>)
 800036a:	4c0c      	ldr	r4, [pc, #48]	; (800039c <__libc_init_array+0x44>)
 800036c:	f000 f818 	bl	80003a0 <_init>
 8000370:	1ba4      	subs	r4, r4, r6
 8000372:	10a4      	asrs	r4, r4, #2
 8000374:	2500      	movs	r5, #0
 8000376:	42a5      	cmp	r5, r4
 8000378:	d105      	bne.n	8000386 <__libc_init_array+0x2e>
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000380:	4798      	blx	r3
 8000382:	3501      	adds	r5, #1
 8000384:	e7ee      	b.n	8000364 <__libc_init_array+0xc>
 8000386:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800038a:	4798      	blx	r3
 800038c:	3501      	adds	r5, #1
 800038e:	e7f2      	b.n	8000376 <__libc_init_array+0x1e>
 8000390:	080003b8 	.word	0x080003b8
 8000394:	080003b8 	.word	0x080003b8
 8000398:	080003b8 	.word	0x080003b8
 800039c:	080003bc 	.word	0x080003bc

080003a0 <_init>:
 80003a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003a2:	bf00      	nop
 80003a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003a6:	bc08      	pop	{r3}
 80003a8:	469e      	mov	lr, r3
 80003aa:	4770      	bx	lr

080003ac <_fini>:
 80003ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ae:	bf00      	nop
 80003b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003b2:	bc08      	pop	{r3}
 80003b4:	469e      	mov	lr, r3
 80003b6:	4770      	bx	lr
