# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src.srcs/sources_1/new/code_buff.vhd" \
"../../../../src.srcs/sources_1/new/control_7seg.vhd" \
"../../../../src.srcs/sources_1/new/counter_2b.vhd" \
"../../../../src.srcs/sources_1/new/transcode2b_4.vhd" \
"../../../../src.srcs/sources_1/new/transcode4b_7seg.vhd" \
"../../../../src.srcs/sim_1/new/control_7seg_tb.vhd" \

# Do not sort compile order
nosort
