
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.777 ; gain = 178.352
Command: read_checkpoint -auto_incremental -incremental C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xcku3p-ffva676-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2013.723 ; gain = 419.355
---------------------------------------------------------------------------------
WARNING: [Synth 8-9111] actual expression for generic 'en_subsample' cannot reference a signal [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:43]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/top.vhd:71]
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/top.vhd:177]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-33168-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'sys_clk' of component 'clk_wiz_0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/top.vhd:185]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-33168-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-6157] synthesizing module 'send_recieve_module' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/src/send_recieve_module.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'send_recieve_module' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/src/send_recieve_module.sv:3]
INFO: [Synth 8-638] synthesizing module 'sipo_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/sipo_reg.vhd:55]
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_TAPS bound to: 2 - type: integer 
	Parameter TAP_END bound to: 0 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter SHIFT_DIR bound to: RIGHT2LEFT - type: string 
INFO: [Synth 8-256] done synthesizing module 'sipo_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/sipo_reg.vhd:55]
INFO: [Synth 8-638] synthesizing module 'input_memory' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/input_memory.vhd:69]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DOUT_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-3491] module 'fifo_generator_1' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-33168-DESKTOP-U9NB2CD/realtime/fifo_generator_1_stub.vhdl:6' bound to instance 'input_cdc_fifo' of component 'fifo_generator_1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/input_memory.vhd:112]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-33168-DESKTOP-U9NB2CD/realtime/fifo_generator_1_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'input_memory' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/input_memory.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multi_core_test' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:21]
	Parameter NUM_CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_compressor' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhd:52]
	Parameter EN_SUBSAMPLE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'sipo_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/sipo_reg.vhd:55]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TAPS bound to: 8 - type: integer 
	Parameter TAP_END bound to: 0 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter SHIFT_DIR bound to: LEFT2RIGHT - type: string 
INFO: [Synth 8-256] done synthesizing module 'sipo_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/sipo_reg.vhd:55]
INFO: [Synth 8-638] synthesizing module 'dct1d' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/dct1d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized1' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/simd_4x12b_dsp.vhd:54]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: ADD - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/simd_4x12b_dsp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/simd_4x12b_dsp.vhd:54]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: SUB - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/simd_4x12b_dsp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized2' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized2' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'dct1d' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/dct1d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'pixel_divider' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/pixel_divider.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pixel_divider' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/pixel_divider.vhd:45]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized3' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized3' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'transpose' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/transpose.vhd:53]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter NUM_ELEMENTS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'transpose' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/transpose.vhd:53]
INFO: [Synth 8-638] synthesizing module 'quantizer' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantizer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized4' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized4' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized5' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized5' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'quantization_table' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantization_table.vhd:18]
	Parameter INIT_A bound to: 64'b0000001000000011000000010000000100000000000000010000000000000001 
	Parameter INIT_B bound to: 64'b0000001000000011000000010000000100000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000001100000100000000100000001000000001000000010000000000000000 
	Parameter INIT_D bound to: 64'b0000001000000011000000010000001000000001000000010000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst0' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantization_table.vhd:66]
	Parameter INIT_A bound to: 64'b0000001100000100000000110000001100000010000000110000000100000010 
	Parameter INIT_B bound to: 64'b0000001000000100000000110000001100000010000000110000001000000010 
	Parameter INIT_C bound to: 64'b0000001100000100000001000000010000000011000000110000001100000011 
	Parameter INIT_D bound to: 64'b0000001000000011000000100000001000000001000000100000000100000010 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst1' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantization_table.vhd:100]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized6' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized6' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'quantization_table' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantization_table.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'quantizer' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantizer.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'image_compressor' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhd:52]
INFO: [Synth 8-638] synthesizing module 'image_compressor__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhd:52]
	Parameter EN_SUBSAMPLE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'pixel_subsampler' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/pixel_subsampler.vhd:50]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pixel_subsampler' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/pixel_subsampler.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'image_compressor__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'multi_core_test' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhd:21]
INFO: [Synth 8-638] synthesizing module 'output_memory' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/output_memory.vhd:67]
	Parameter DIN_WIDTH bound to: 256 - type: integer 
	Parameter DOUT_WIDTH bound to: 16 - type: integer 
	Parameter NUM_WRITE_WORDS bound to: 8 - type: integer 
	Parameter NUM_READ_WORDS bound to: 128 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-33168-DESKTOP-U9NB2CD/realtime/blk_mem_gen_1_stub.vhdl:6' bound to instance 'output_memory' of component 'blk_mem_gen_1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/output_memory.vhd:146]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-33168-DESKTOP-U9NB2CD/realtime/blk_mem_gen_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'output_memory' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/output_memory.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/top.vhd:71]
WARNING: [Synth 8-3848] Net row_num_o in module/entity transpose does not have driver. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/transpose.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element valid_x_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhd:109]
WARNING: [Synth 8-3848] Net done_o in module/entity image_compressor does not have driver. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhd:46]
WARNING: [Synth 8-3848] Net done_o in module/entity image_compressor__parameterized0 does not have driver. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element read_counter_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/output_memory.vhd:133]
WARNING: [Synth 8-7129] Port scale_factor_i[7] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[6] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[5] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[4] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[3] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[2] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[1] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[0] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[3] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[2] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[1] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[0] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce_i in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sim_clk in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.027 ; gain = 548.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.027 ; gain = 548.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.027 ; gain = 548.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 2143.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'input_memory_fifo/input_cdc_fifo'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'input_memory_fifo/input_cdc_fifo'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking_gen.sys_clk'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clocking_gen.sys_clk'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'gen_modified_core_input.output_memory/output_memory'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'gen_modified_core_input.output_memory/output_memory'
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_100m'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/constrs_1/new/constraints.xdc:13]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2245.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2245.941 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gen_modified_core_input.output_memory/output_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2253.902 ; gain = 659.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2253.902 ; gain = 659.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for input_memory_fifo/input_cdc_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \clocking_gen.sys_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_modified_core_input.output_memory /output_memory. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2253.902 ; gain = 659.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_r_reg' in module 'transpose'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_r_reg' in module 'transpose'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                              001 |                               00
             write_bank0 |                              010 |                               01
             write_bank1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_r_reg' using encoding 'one-hot' in module 'transpose'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                               00 |                               00
              read_bank0 |                               01 |                               01
              read_bank1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_r_reg' using encoding 'sequential' in module 'transpose'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2253.902 ; gain = 659.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 54    
	   3 Input   12 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 24    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              576 Bit    Registers := 6     
	               96 Bit    Registers := 15    
	               72 Bit    Registers := 6     
	               64 Bit    Registers := 12    
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 288   
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 292   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 606   
	                1 Bit    Registers := 52    
+---Muxes : 
	   3 Input  576 Bit        Muxes := 9     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 11    
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 9     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C-A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C-A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C-A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C-A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C-A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C-A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C-A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C-A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C-A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C-A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C-A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C-A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C-A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C-A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C-A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C-A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C-A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C-A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C-A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C-A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C-A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C-A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C-A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C-A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
DSP Report: Generating DSP out00, operation Mode is: C+A:B.
DSP Report: operator out00 is absorbed into DSP out00.
DSP Report: Generating DSP out10, operation Mode is: C+A:B.
DSP Report: operator out10 is absorbed into DSP out10.
DSP Report: Generating DSP out20, operation Mode is: C+A:B.
DSP Report: operator out20 is absorbed into DSP out20.
DSP Report: Generating DSP out30, operation Mode is: C+A:B.
DSP Report: operator out30 is absorbed into DSP out30.
WARNING: [Synth 8-3917] design top has port ftdi_wakeup_o driven by constant 0
WARNING: [Synth 8-7129] Port row_num_o[3] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[2] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[1] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[0] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce_i in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sim_clk in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2253.902 ; gain = 659.535
---------------------------------------------------------------------------------
 Sort Area is  out00_16 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out00_26 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out00_36 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out00_46 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out00_5 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out00_56 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out10_17 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out10_27 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out10_37 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out10_47 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out10_57 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out10_7 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out20_18 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out20_28 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out20_38 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out20_48 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out20_58 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out20_8 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out30_19 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out30_29 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out30_39 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out30_49 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out30_59 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out30_9 : 0 0 : 78 78 : Used 1 time 100
 Sort Area is  out00_0 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_12 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_1a : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_1e : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_22 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_2a : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_2e : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_32 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_3a : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_3e : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_42 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_4a : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_4e : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_52 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_5a : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_5e : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_a : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out00_e : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_13 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_1b : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_1f : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_2 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_23 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_2b : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_2f : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_33 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_3b : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_3f : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_43 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_4b : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_4f : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_53 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_5b : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_5f : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_b : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out10_f : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_10 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_14 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_1c : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_20 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_24 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_2c : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_3 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_30 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_34 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_3c : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_40 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_44 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_4c : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_50 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_54 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_5c : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_60 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out20_c : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_11 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_15 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_1d : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_21 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_25 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_2d : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_31 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_35 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_3d : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_4 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_41 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_45 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_4d : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_51 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_55 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_5d : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_61 : 0 0 : 35 35 : Used 1 time 100
 Sort Area is  out30_d : 0 0 : 35 35 : Used 1 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C-A:B       | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|simd_4x12b_dsp | C+A:B       | 30     | 18     | 48     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module simd_4x12b_dsp__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__3.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2626.273 ; gain = 1031.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2651.902 ; gain = 1057.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2721.148 ; gain = 1126.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2732.508 ; gain = 1138.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2732.508 ; gain = 1138.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2732.508 ; gain = 1138.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2732.508 ; gain = 1138.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2732.508 ; gain = 1138.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2732.508 ; gain = 1138.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | gen_modified_core_input.compression_core/gen_channels[0].channel_inst/col_dct/valid_delay/shift_reg_reg[0][5]    | 7      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/layer_3_delay/shift_reg_reg[24][1] | 4      | 552   | YES          | NO                 | YES               | 552    | 0       | 
|top         | gen_modified_core_input.compression_core/gen_channels[0].channel_inst/quantizer/valid_o_reg                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simd_4x12b_dsp_57                 | (C+A:B)'    | 26     | 18     | 44     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_58 | (C-(A:B))'  | 26     | 18     | 44     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_59                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_60                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_46                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_47 | (C-(A:B))'  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_48                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_49                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_32                 | (C+A:B)'    | 26     | 18     | 44     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_33 | (C-(A:B))'  | 26     | 18     | 44     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_34                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_35                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_21                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_22 | (C-(A:B))'  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_23                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_24                 | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_6                  | (C+A:B)'    | 26     | 18     | 44     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_7  | (C-(A:B))'  | 26     | 18     | 44     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_8                  | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_9                  | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp                    | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0    | (C-(A:B))'  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_2                  | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_3                  | (C+A:B)'    | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |blk_mem_gen_1    |         1|
|3     |fifo_generator_1 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |blk_mem_gen_1_bbox    |     1|
|2     |clk_wiz_0_bbox        |     1|
|3     |fifo_generator_1_bbox |     1|
|4     |BUFG                  |     1|
|5     |CARRY8                |   100|
|6     |DSP_ALU               |    24|
|7     |DSP_A_B_DATA          |    24|
|8     |DSP_C_DATA            |    24|
|9     |DSP_MULTIPLIER        |    24|
|10    |DSP_M_DATA            |    24|
|11    |DSP_OUTPUT            |    24|
|12    |DSP_PREADD            |    24|
|13    |DSP_PREADD_DATA       |    24|
|14    |LUT1                  |    35|
|15    |LUT2                  |  5098|
|16    |LUT3                  |   617|
|17    |LUT4                  |   474|
|18    |LUT5                  |   374|
|19    |LUT6                  |  1487|
|20    |MUXF7                 |   144|
|21    |RAM32M                |     6|
|22    |SRL16E                |   559|
|23    |FDCE                  |  7786|
|24    |FDPE                  |     7|
|25    |FDRE                  |  1000|
|26    |IBUF                  |     4|
|27    |IBUFDS                |     1|
|28    |IOBUF                 |    18|
|29    |OBUF                  |     9|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2732.508 ; gain = 1138.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2732.508 ; gain = 1027.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2732.508 ; gain = 1138.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 2741.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2771.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 8f7812ec
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:23 . Memory (MB): peak = 2771.906 ; gain = 2207.992
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2771.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 09:24:55 2025...
