{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 08:29:34 2018 " "Info: Processing started: Fri Jun 15 08:29:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cnchensh -c cnchensh " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnchensh -c cnchensh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Info: Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Warning: Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 0 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IN6 " "Info: Assuming node \"IN6\" is an undefined clock" {  } { { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 368 64 232 384 "IN6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IN6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "IN5 " "Info: Assuming node \"IN5\" is an undefined clock" {  } { { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 352 64 232 368 "IN5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IN5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "IN4 " "Info: Assuming node \"IN4\" is an undefined clock" {  } { { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 336 64 232 352 "IN4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IN4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "IN7 " "Info: Assuming node \"IN7\" is an undefined clock" {  } { { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 384 64 232 400 "IN7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IN7" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 200 72 240 216 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst22\|9 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst22\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst22\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst22\|6 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst22\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst22\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst\|9 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst\|6 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buzzer:inst7\|74160:inst\|45 " "Info: Detected gated clock \"buzzer:inst7\|74160:inst\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "detect:inst\|74160:inst1\|9 " "Info: Detected ripple clock \"detect:inst\|74160:inst1\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "detect:inst\|74160:inst1\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "detect:inst\|74160:inst1\|6 " "Info: Detected ripple clock \"detect:inst\|74160:inst1\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "detect:inst\|74160:inst1\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst2\|6 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst2\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst2\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst2\|9 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst2\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst2\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buzzer:inst7\|74160:inst2\|45 " "Info: Detected gated clock \"buzzer:inst7\|74160:inst2\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst2\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "signal:inst3\|inst6 " "Info: Detected ripple clock \"signal:inst3\|inst6\" as buffer" {  } { { "signal.bdf" "" { Schematic "G:/164/cnchensh/signal.bdf" { { 248 560 624 328 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal:inst3\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buzzer:inst7\|74160:inst22\|45 " "Info: Detected gated clock \"buzzer:inst7\|74160:inst22\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst22\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst1\|9 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst1\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst1\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|74160:inst1\|6 " "Info: Detected ripple clock \"buzzer:inst7\|74160:inst1\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst1\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buzzer:inst7\|74160:inst1\|45 " "Info: Detected gated clock \"buzzer:inst7\|74160:inst1\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|74160:inst1\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "signal:inst3\|inst " "Info: Detected ripple clock \"signal:inst3\|inst\" as buffer" {  } { { "signal.bdf" "" { Schematic "G:/164/cnchensh/signal.bdf" { { 376 208 272 456 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buzzer:inst7\|inst8 " "Info: Detected ripple clock \"buzzer:inst7\|inst8\" as buffer" {  } { { "buzzer.bdf" "" { Schematic "G:/164/cnchensh/buzzer.bdf" { { 544 1248 1312 624 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buzzer:inst7\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "detect:inst\|74160:inst1\|45 " "Info: Detected gated clock \"detect:inst\|74160:inst1\|45\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "detect:inst\|74160:inst1\|45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "detect:inst\|inst6 " "Info: Detected gated clock \"detect:inst\|inst6\" as buffer" {  } { { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "detect:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "detect:inst\|inst9 " "Info: Detected ripple clock \"detect:inst\|inst9\" as buffer" {  } { { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 704 824 888 784 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "detect:inst\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "detect:inst\|74148:inst14\|84 " "Info: Detected gated clock \"detect:inst\|74148:inst14\|84\" as buffer" {  } { { "74148.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74148.bdf" { { 280 672 736 320 "84" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "detect:inst\|74148:inst14\|84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "signal:inst3\|inst16 " "Info: Detected gated clock \"signal:inst3\|inst16\" as buffer" {  } { { "signal.bdf" "" { Schematic "G:/164/cnchensh/signal.bdf" { { 216 776 840 264 "inst16" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal:inst3\|inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "IN6 register register detect:inst\|74160:inst\|7 detect:inst\|74160:inst\|9 304.04 MHz Internal " "Info: Clock \"IN6\" Internal fmax is restricted to 304.04 MHz between source register \"detect:inst\|74160:inst\|7\" and destination register \"detect:inst\|74160:inst\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest register register " "Info: + Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detect:inst\|74160:inst\|7 1 REG LC_X1_Y4_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(1.183 ns) 2.100 ns detect:inst\|74160:inst\|9 2 REG LC_X1_Y4_N7 3 " "Info: 2: + IC(0.917 ns) + CELL(1.183 ns) = 2.100 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.33 % ) " "Info: Total cell delay = 1.183 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 43.67 % ) " "Info: Total interconnect delay = 0.917 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN6 destination 4.938 ns + Shortest register " "Info: + Shortest clock path from clock \"IN6\" to destination register is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN6 1 CLK PIN_27 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 4; CLK Node = 'IN6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 368 64 232 384 "IN6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.200 ns) 3.348 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.016 ns) + CELL(0.200 ns) = 3.348 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { IN6 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 4.938 ns detect:inst\|74160:inst\|9 3 REG LC_X1_Y4_N7 3 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 4.938 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.250 ns ( 45.57 % ) " "Info: Total cell delay = 2.250 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 54.43 % ) " "Info: Total interconnect delay = 2.688 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { IN6 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.016ns 0.672ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN6 source 4.938 ns - Longest register " "Info: - Longest clock path from clock \"IN6\" to source register is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN6 1 CLK PIN_27 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 4; CLK Node = 'IN6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 368 64 232 384 "IN6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.200 ns) 3.348 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.016 ns) + CELL(0.200 ns) = 3.348 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { IN6 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 4.938 ns detect:inst\|74160:inst\|7 3 REG LC_X1_Y4_N4 4 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 4.938 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.250 ns ( 45.57 % ) " "Info: Total cell delay = 2.250 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.688 ns ( 54.43 % ) " "Info: Total interconnect delay = 2.688 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { IN6 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.016ns 0.672ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { IN6 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.016ns 0.672ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { IN6 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.016ns 0.672ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { IN6 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.016ns 0.672ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { IN6 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.016ns 0.672ns } { 0.000ns 1.132ns 0.200ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { detect:inst|74160:inst|9 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "IN5 register register detect:inst\|74160:inst\|7 detect:inst\|74160:inst\|9 304.04 MHz Internal " "Info: Clock \"IN5\" Internal fmax is restricted to 304.04 MHz between source register \"detect:inst\|74160:inst\|7\" and destination register \"detect:inst\|74160:inst\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest register register " "Info: + Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detect:inst\|74160:inst\|7 1 REG LC_X1_Y4_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(1.183 ns) 2.100 ns detect:inst\|74160:inst\|9 2 REG LC_X1_Y4_N7 3 " "Info: 2: + IC(0.917 ns) + CELL(1.183 ns) = 2.100 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.33 % ) " "Info: Total cell delay = 1.183 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 43.67 % ) " "Info: Total interconnect delay = 0.917 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN5 destination 5.871 ns + Shortest register " "Info: + Shortest clock path from clock \"IN5\" to destination register is 5.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'IN5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 352 64 232 368 "IN5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.638 ns) + CELL(0.511 ns) 4.281 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.638 ns) + CELL(0.511 ns) = 4.281 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { IN5 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 5.871 ns detect:inst\|74160:inst\|9 3 REG LC_X1_Y4_N7 3 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 5.871 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.561 ns ( 43.62 % ) " "Info: Total cell delay = 2.561 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.310 ns ( 56.38 % ) " "Info: Total interconnect delay = 3.310 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { IN5 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.638ns 0.672ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN5 source 5.871 ns - Longest register " "Info: - Longest clock path from clock \"IN5\" to source register is 5.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'IN5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 352 64 232 368 "IN5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.638 ns) + CELL(0.511 ns) 4.281 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.638 ns) + CELL(0.511 ns) = 4.281 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { IN5 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 5.871 ns detect:inst\|74160:inst\|7 3 REG LC_X1_Y4_N4 4 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 5.871 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.561 ns ( 43.62 % ) " "Info: Total cell delay = 2.561 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.310 ns ( 56.38 % ) " "Info: Total interconnect delay = 3.310 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { IN5 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.638ns 0.672ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { IN5 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.638ns 0.672ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { IN5 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.638ns 0.672ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { IN5 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.638ns 0.672ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { IN5 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.871 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.638ns 0.672ns } { 0.000ns 1.132ns 0.511ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { detect:inst|74160:inst|9 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "IN4 register register detect:inst\|74160:inst\|7 detect:inst\|74160:inst\|9 304.04 MHz Internal " "Info: Clock \"IN4\" Internal fmax is restricted to 304.04 MHz between source register \"detect:inst\|74160:inst\|7\" and destination register \"detect:inst\|74160:inst\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest register register " "Info: + Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detect:inst\|74160:inst\|7 1 REG LC_X1_Y4_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(1.183 ns) 2.100 ns detect:inst\|74160:inst\|9 2 REG LC_X1_Y4_N7 3 " "Info: 2: + IC(0.917 ns) + CELL(1.183 ns) = 2.100 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.33 % ) " "Info: Total cell delay = 1.183 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 43.67 % ) " "Info: Total interconnect delay = 0.917 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN4 destination 5.496 ns + Shortest register " "Info: + Shortest clock path from clock \"IN4\" to destination register is 5.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN4 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IN4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 336 64 232 352 "IN4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.740 ns) 3.906 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.034 ns) + CELL(0.740 ns) = 3.906 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { IN4 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 5.496 ns detect:inst\|74160:inst\|9 3 REG LC_X1_Y4_N7 3 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 5.496 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.790 ns ( 50.76 % ) " "Info: Total cell delay = 2.790 ns ( 50.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 49.24 % ) " "Info: Total interconnect delay = 2.706 ns ( 49.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { IN4 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { IN4 {} IN4~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.034ns 0.672ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN4 source 5.496 ns - Longest register " "Info: - Longest clock path from clock \"IN4\" to source register is 5.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN4 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IN4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN4 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 336 64 232 352 "IN4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.740 ns) 3.906 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.034 ns) + CELL(0.740 ns) = 3.906 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { IN4 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 5.496 ns detect:inst\|74160:inst\|7 3 REG LC_X1_Y4_N4 4 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 5.496 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.790 ns ( 50.76 % ) " "Info: Total cell delay = 2.790 ns ( 50.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 49.24 % ) " "Info: Total interconnect delay = 2.706 ns ( 49.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { IN4 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { IN4 {} IN4~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.034ns 0.672ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { IN4 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { IN4 {} IN4~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.034ns 0.672ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { IN4 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { IN4 {} IN4~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.034ns 0.672ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { IN4 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { IN4 {} IN4~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 2.034ns 0.672ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { IN4 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { IN4 {} IN4~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 2.034ns 0.672ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { detect:inst|74160:inst|9 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "IN7 register register detect:inst\|74160:inst\|7 detect:inst\|74160:inst\|9 304.04 MHz Internal " "Info: Clock \"IN7\" Internal fmax is restricted to 304.04 MHz between source register \"detect:inst\|74160:inst\|7\" and destination register \"detect:inst\|74160:inst\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns + Longest register register " "Info: + Longest register to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns detect:inst\|74160:inst\|7 1 REG LC_X1_Y4_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(1.183 ns) 2.100 ns detect:inst\|74160:inst\|9 2 REG LC_X1_Y4_N7 3 " "Info: 2: + IC(0.917 ns) + CELL(1.183 ns) = 2.100 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.33 % ) " "Info: Total cell delay = 1.183 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 43.67 % ) " "Info: Total interconnect delay = 0.917 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN7 destination 5.550 ns + Shortest register " "Info: + Shortest clock path from clock \"IN7\" to destination register is 5.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN7 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'IN7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 384 64 232 400 "IN7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.914 ns) 3.960 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(1.914 ns) + CELL(0.914 ns) = 3.960 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IN7 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 5.550 ns detect:inst\|74160:inst\|9 3 REG LC_X1_Y4_N7 3 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 5.550 ns; Loc. = LC_X1_Y4_N7; Fanout = 3; REG Node = 'detect:inst\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 53.41 % ) " "Info: Total cell delay = 2.964 ns ( 53.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 46.59 % ) " "Info: Total interconnect delay = 2.586 ns ( 46.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { IN7 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { IN7 {} IN7~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.914ns 0.672ns } { 0.000ns 1.132ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN7 source 5.550 ns - Longest register " "Info: - Longest clock path from clock \"IN7\" to source register is 5.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN7 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'IN7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN7 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 384 64 232 400 "IN7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.914 ns) 3.960 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(1.914 ns) + CELL(0.914 ns) = 3.960 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IN7 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.918 ns) 5.550 ns detect:inst\|74160:inst\|7 3 REG LC_X1_Y4_N4 4 " "Info: 3: + IC(0.672 ns) + CELL(0.918 ns) = 5.550 ns; Loc. = LC_X1_Y4_N4; Fanout = 4; REG Node = 'detect:inst\|74160:inst\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 53.41 % ) " "Info: Total cell delay = 2.964 ns ( 53.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 46.59 % ) " "Info: Total interconnect delay = 2.586 ns ( 46.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { IN7 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { IN7 {} IN7~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 1.914ns 0.672ns } { 0.000ns 1.132ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { IN7 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { IN7 {} IN7~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.914ns 0.672ns } { 0.000ns 1.132ns 0.914ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { IN7 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { IN7 {} IN7~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 1.914ns 0.672ns } { 0.000ns 1.132ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { detect:inst|74160:inst|7 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { detect:inst|74160:inst|7 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.917ns } { 0.000ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { IN7 detect:inst|inst6 detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { IN7 {} IN7~combout {} detect:inst|inst6 {} detect:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.914ns 0.672ns } { 0.000ns 1.132ns 0.914ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.550 ns" { IN7 detect:inst|inst6 detect:inst|74160:inst|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.550 ns" { IN7 {} IN7~combout {} detect:inst|inst6 {} detect:inst|74160:inst|7 {} } { 0.000ns 0.000ns 1.914ns 0.672ns } { 0.000ns 1.132ns 0.914ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { detect:inst|74160:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { detect:inst|74160:inst|9 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register buzzer:inst7\|74160:inst2\|7 register buzzer:inst7\|74160:inst2\|9 250.82 MHz 3.987 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 250.82 MHz between source register \"buzzer:inst7\|74160:inst2\|7\" and destination register \"buzzer:inst7\|74160:inst2\|9\" (period= 3.987 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.453 ns + Longest register register " "Info: + Longest register to register delay is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buzzer:inst7\|74160:inst2\|7 1 REG LC_X8_Y7_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N7; Fanout = 3; REG Node = 'buzzer:inst7\|74160:inst2\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buzzer:inst7|74160:inst2|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(1.183 ns) 2.453 ns buzzer:inst7\|74160:inst2\|9 2 REG LC_X8_Y7_N4 3 " "Info: 2: + IC(1.270 ns) + CELL(1.183 ns) = 2.453 ns; Loc. = LC_X8_Y7_N4; Fanout = 3; REG Node = 'buzzer:inst7\|74160:inst2\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { buzzer:inst7|74160:inst2|7 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 48.23 % ) " "Info: Total cell delay = 1.183 ns ( 48.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 51.77 % ) " "Info: Total interconnect delay = 1.270 ns ( 51.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { buzzer:inst7|74160:inst2|7 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { buzzer:inst7|74160:inst2|7 {} buzzer:inst7|74160:inst2|9 {} } { 0.000ns 1.270ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.825 ns - Smallest " "Info: - Smallest clock skew is -0.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 17.011 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 17.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 13 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 13; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 200 72 240 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns buzzer:inst7\|74160:inst\|9 2 REG LC_X9_Y4_N3 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y4_N3; Fanout = 3; REG Node = 'buzzer:inst7\|74160:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK buzzer:inst7|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.200 ns) 5.329 ns buzzer:inst7\|74160:inst\|45 3 COMB LC_X9_Y4_N1 4 " "Info: 3: + IC(0.934 ns) + CELL(0.200 ns) = 5.329 ns; Loc. = LC_X9_Y4_N1; Fanout = 4; COMB Node = 'buzzer:inst7\|74160:inst\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { buzzer:inst7|74160:inst|9 buzzer:inst7|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.166 ns) + CELL(1.294 ns) 10.789 ns buzzer:inst7\|74160:inst1\|9 4 REG LC_X9_Y4_N2 3 " "Info: 4: + IC(4.166 ns) + CELL(1.294 ns) = 10.789 ns; Loc. = LC_X9_Y4_N2; Fanout = 3; REG Node = 'buzzer:inst7\|74160:inst1\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.200 ns) 11.945 ns buzzer:inst7\|74160:inst1\|45 5 COMB LC_X9_Y4_N8 6 " "Info: 5: + IC(0.956 ns) + CELL(0.200 ns) = 11.945 ns; Loc. = LC_X9_Y4_N8; Fanout = 6; COMB Node = 'buzzer:inst7\|74160:inst1\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { buzzer:inst7|74160:inst1|9 buzzer:inst7|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(0.918 ns) 17.011 ns buzzer:inst7\|74160:inst2\|9 6 REG LC_X8_Y7_N4 3 " "Info: 6: + IC(4.148 ns) + CELL(0.918 ns) = 17.011 ns; Loc. = LC_X8_Y7_N4; Fanout = 3; REG Node = 'buzzer:inst7\|74160:inst2\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.069 ns ( 29.80 % ) " "Info: Total cell delay = 5.069 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.942 ns ( 70.20 % ) " "Info: Total interconnect delay = 11.942 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.011 ns" { CLK buzzer:inst7|74160:inst|9 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|9 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.011 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|9 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|9 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|9 {} } { 0.000ns 0.000ns 1.738ns 0.934ns 4.166ns 0.956ns 4.148ns } { 0.000ns 1.163ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 17.836 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 17.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 13 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 13; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 200 72 240 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns buzzer:inst7\|74160:inst\|6 2 REG LC_X9_Y4_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y4_N6; Fanout = 5; REG Node = 'buzzer:inst7\|74160:inst\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK buzzer:inst7|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.511 ns) 5.766 ns buzzer:inst7\|74160:inst\|45 3 COMB LC_X9_Y4_N1 4 " "Info: 3: + IC(1.060 ns) + CELL(0.511 ns) = 5.766 ns; Loc. = LC_X9_Y4_N1; Fanout = 4; COMB Node = 'buzzer:inst7\|74160:inst\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { buzzer:inst7|74160:inst|6 buzzer:inst7|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.166 ns) + CELL(1.294 ns) 11.226 ns buzzer:inst7\|74160:inst1\|6 4 REG LC_X9_Y4_N0 5 " "Info: 4: + IC(4.166 ns) + CELL(1.294 ns) = 11.226 ns; Loc. = LC_X9_Y4_N0; Fanout = 5; REG Node = 'buzzer:inst7\|74160:inst1\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.511 ns) 12.770 ns buzzer:inst7\|74160:inst1\|45 5 COMB LC_X9_Y4_N8 6 " "Info: 5: + IC(1.033 ns) + CELL(0.511 ns) = 12.770 ns; Loc. = LC_X9_Y4_N8; Fanout = 6; COMB Node = 'buzzer:inst7\|74160:inst1\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { buzzer:inst7|74160:inst1|6 buzzer:inst7|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(0.918 ns) 17.836 ns buzzer:inst7\|74160:inst2\|7 6 REG LC_X8_Y7_N7 3 " "Info: 6: + IC(4.148 ns) + CELL(0.918 ns) = 17.836 ns; Loc. = LC_X8_Y7_N7; Fanout = 3; REG Node = 'buzzer:inst7\|74160:inst2\|7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.691 ns ( 31.91 % ) " "Info: Total cell delay = 5.691 ns ( 31.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.145 ns ( 68.09 % ) " "Info: Total interconnect delay = 12.145 ns ( 68.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.836 ns" { CLK buzzer:inst7|74160:inst|6 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|6 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.836 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|6 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|6 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|7 {} } { 0.000ns 0.000ns 1.738ns 1.060ns 4.166ns 1.033ns 4.148ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.011 ns" { CLK buzzer:inst7|74160:inst|9 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|9 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.011 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|9 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|9 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|9 {} } { 0.000ns 0.000ns 1.738ns 0.934ns 4.166ns 0.956ns 4.148ns } { 0.000ns 1.163ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.836 ns" { CLK buzzer:inst7|74160:inst|6 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|6 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.836 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|6 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|6 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|7 {} } { 0.000ns 0.000ns 1.738ns 1.060ns 4.166ns 1.033ns 4.148ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { buzzer:inst7|74160:inst2|7 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { buzzer:inst7|74160:inst2|7 {} buzzer:inst7|74160:inst2|9 {} } { 0.000ns 1.270ns } { 0.000ns 1.183ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.011 ns" { CLK buzzer:inst7|74160:inst|9 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|9 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.011 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|9 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|9 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|9 {} } { 0.000ns 0.000ns 1.738ns 0.934ns 4.166ns 0.956ns 4.148ns } { 0.000ns 1.163ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.836 ns" { CLK buzzer:inst7|74160:inst|6 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|6 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.836 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|6 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|6 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|7 {} } { 0.000ns 0.000ns 1.738ns 1.060ns 4.166ns 1.033ns 4.148ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "signal:inst3\|inst detect:inst\|inst19 CLK 8.278 ns " "Info: Found hold time violation between source  pin or register \"signal:inst3\|inst\" and destination pin or register \"detect:inst\|inst19\" for clock \"CLK\" (Hold time is 8.278 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.588 ns + Largest " "Info: + Largest clock skew is 12.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 16.407 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 16.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 13 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 13; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 200 72 240 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns detect:inst\|74160:inst1\|9 2 REG LC_X16_Y6_N0 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y6_N0; Fanout = 3; REG Node = 'detect:inst\|74160:inst1\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK detect:inst|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.511 ns) 5.712 ns detect:inst\|74160:inst1\|45 3 COMB LC_X16_Y6_N7 1 " "Info: 3: + IC(1.006 ns) + CELL(0.511 ns) = 5.712 ns; Loc. = LC_X16_Y6_N7; Fanout = 1; COMB Node = 'detect:inst\|74160:inst1\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { detect:inst|74160:inst1|9 detect:inst|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.294 ns) 7.706 ns detect:inst\|inst9 4 REG LC_X16_Y6_N6 16 " "Info: 4: + IC(0.700 ns) + CELL(1.294 ns) = 7.706 ns; Loc. = LC_X16_Y6_N6; Fanout = 16; REG Node = 'detect:inst\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { detect:inst|74160:inst1|45 detect:inst|inst9 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 704 824 888 784 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(0.740 ns) 11.027 ns detect:inst\|74148:inst14\|84 5 COMB LC_X12_Y8_N5 4 " "Info: 5: + IC(2.581 ns) + CELL(0.740 ns) = 11.027 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'detect:inst\|74148:inst14\|84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { detect:inst|inst9 detect:inst|74148:inst14|84 } "NODE_NAME" } } { "74148.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74148.bdf" { { 280 672 736 320 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.918 ns) 16.407 ns detect:inst\|inst19 6 REG LC_X2_Y4_N4 7 " "Info: 6: + IC(4.462 ns) + CELL(0.918 ns) = 16.407 ns; Loc. = LC_X2_Y4_N4; Fanout = 7; REG Node = 'detect:inst\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { detect:inst|74148:inst14|84 detect:inst|inst19 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 160 1240 1304 240 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.920 ns ( 36.08 % ) " "Info: Total cell delay = 5.920 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.487 ns ( 63.92 % ) " "Info: Total interconnect delay = 10.487 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.407 ns" { CLK detect:inst|74160:inst1|9 detect:inst|74160:inst1|45 detect:inst|inst9 detect:inst|74148:inst14|84 detect:inst|inst19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.407 ns" { CLK {} CLK~combout {} detect:inst|74160:inst1|9 {} detect:inst|74160:inst1|45 {} detect:inst|inst9 {} detect:inst|74148:inst14|84 {} detect:inst|inst19 {} } { 0.000ns 0.000ns 1.738ns 1.006ns 0.700ns 2.581ns 4.462ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 13 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 13; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 200 72 240 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns signal:inst3\|inst 2 REG LC_X1_Y5_N8 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y5_N8; Fanout = 10; REG Node = 'signal:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK signal:inst3|inst } "NODE_NAME" } } { "signal.bdf" "" { Schematic "G:/164/cnchensh/signal.bdf" { { 376 208 272 456 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK signal:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} signal:inst3|inst {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.407 ns" { CLK detect:inst|74160:inst1|9 detect:inst|74160:inst1|45 detect:inst|inst9 detect:inst|74148:inst14|84 detect:inst|inst19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.407 ns" { CLK {} CLK~combout {} detect:inst|74160:inst1|9 {} detect:inst|74160:inst1|45 {} detect:inst|inst9 {} detect:inst|74148:inst14|84 {} detect:inst|inst19 {} } { 0.000ns 0.000ns 1.738ns 1.006ns 0.700ns 2.581ns 4.462ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.740ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK signal:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} signal:inst3|inst {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "signal.bdf" "" { Schematic "G:/164/cnchensh/signal.bdf" { { 376 208 272 456 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.155 ns - Shortest register register " "Info: - Shortest register to register delay is 4.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns signal:inst3\|inst 1 REG LC_X1_Y5_N8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N8; Fanout = 10; REG Node = 'signal:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal:inst3|inst } "NODE_NAME" } } { "signal.bdf" "" { Schematic "G:/164/cnchensh/signal.bdf" { { 376 208 272 456 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.200 ns) 1.621 ns signal:inst3\|inst14 2 COMB LC_X1_Y5_N7 2 " "Info: 2: + IC(1.421 ns) + CELL(0.200 ns) = 1.621 ns; Loc. = LC_X1_Y5_N7; Fanout = 2; COMB Node = 'signal:inst3\|inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { signal:inst3|inst signal:inst3|inst14 } "NODE_NAME" } } { "signal.bdf" "" { Schematic "G:/164/cnchensh/signal.bdf" { { 120 776 840 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.804 ns) 4.155 ns detect:inst\|inst19 3 REG LC_X2_Y4_N4 7 " "Info: 3: + IC(1.730 ns) + CELL(0.804 ns) = 4.155 ns; Loc. = LC_X2_Y4_N4; Fanout = 7; REG Node = 'detect:inst\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { signal:inst3|inst14 detect:inst|inst19 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 160 1240 1304 240 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.004 ns ( 24.16 % ) " "Info: Total cell delay = 1.004 ns ( 24.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.151 ns ( 75.84 % ) " "Info: Total interconnect delay = 3.151 ns ( 75.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { signal:inst3|inst signal:inst3|inst14 detect:inst|inst19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { signal:inst3|inst {} signal:inst3|inst14 {} detect:inst|inst19 {} } { 0.000ns 1.421ns 1.730ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 160 1240 1304 240 "inst19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.407 ns" { CLK detect:inst|74160:inst1|9 detect:inst|74160:inst1|45 detect:inst|inst9 detect:inst|74148:inst14|84 detect:inst|inst19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.407 ns" { CLK {} CLK~combout {} detect:inst|74160:inst1|9 {} detect:inst|74160:inst1|45 {} detect:inst|inst9 {} detect:inst|74148:inst14|84 {} detect:inst|inst19 {} } { 0.000ns 0.000ns 1.738ns 1.006ns 0.700ns 2.581ns 4.462ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.740ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK signal:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} signal:inst3|inst {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { signal:inst3|inst signal:inst3|inst14 detect:inst|inst19 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.155 ns" { signal:inst3|inst {} signal:inst3|inst14 {} detect:inst|inst19 {} } { 0.000ns 1.421ns 1.730ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "detect:inst\|inst26 IN5 IN6 -2.654 ns register " "Info: tsu for register \"detect:inst\|inst26\" (data pin = \"IN5\", clock pin = \"IN6\") is -2.654 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.470 ns + Longest pin register " "Info: + Longest pin to register delay is 9.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN5 1 CLK PIN_24 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 3; CLK Node = 'IN5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN5 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 352 64 232 368 "IN5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.638 ns) + CELL(0.511 ns) 4.281 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.638 ns) + CELL(0.511 ns) = 4.281 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.149 ns" { IN5 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.786 ns detect:inst\|74148:inst13\|8~0 3 COMB LC_X1_Y4_N2 3 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.786 ns; Loc. = LC_X1_Y4_N2; Fanout = 3; COMB Node = 'detect:inst\|74148:inst13\|8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { detect:inst|inst6 detect:inst|74148:inst13|8~0 } "NODE_NAME" } } { "74148.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74148.bdf" { { 464 672 736 536 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.093 ns) + CELL(0.591 ns) 9.470 ns detect:inst\|inst26 4 REG LC_X9_Y7_N5 5 " "Info: 4: + IC(4.093 ns) + CELL(0.591 ns) = 9.470 ns; Loc. = LC_X9_Y7_N5; Fanout = 5; REG Node = 'detect:inst\|inst26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.684 ns" { detect:inst|74148:inst13|8~0 detect:inst|inst26 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 392 1240 1304 472 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 25.70 % ) " "Info: Total cell delay = 2.434 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.036 ns ( 74.30 % ) " "Info: Total interconnect delay = 7.036 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.470 ns" { IN5 detect:inst|inst6 detect:inst|74148:inst13|8~0 detect:inst|inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.470 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74148:inst13|8~0 {} detect:inst|inst26 {} } { 0.000ns 0.000ns 2.638ns 0.305ns 4.093ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 392 1240 1304 472 "inst26" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN6 destination 12.457 ns - Shortest register " "Info: - Shortest clock path from clock \"IN6\" to destination register is 12.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN6 1 CLK PIN_27 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 4; CLK Node = 'IN6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 368 64 232 384 "IN6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.200 ns) 3.348 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.016 ns) + CELL(0.200 ns) = 3.348 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { IN6 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.529 ns) + CELL(0.200 ns) 7.077 ns detect:inst\|74148:inst14\|84 3 COMB LC_X12_Y8_N5 4 " "Info: 3: + IC(3.529 ns) + CELL(0.200 ns) = 7.077 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'detect:inst\|74148:inst14\|84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { detect:inst|inst6 detect:inst|74148:inst14|84 } "NODE_NAME" } } { "74148.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74148.bdf" { { 280 672 736 320 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.918 ns) 12.457 ns detect:inst\|inst26 4 REG LC_X9_Y7_N5 5 " "Info: 4: + IC(4.462 ns) + CELL(0.918 ns) = 12.457 ns; Loc. = LC_X9_Y7_N5; Fanout = 5; REG Node = 'detect:inst\|inst26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { detect:inst|74148:inst14|84 detect:inst|inst26 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 392 1240 1304 472 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 19.67 % ) " "Info: Total cell delay = 2.450 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.007 ns ( 80.33 % ) " "Info: Total interconnect delay = 10.007 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.457 ns" { IN6 detect:inst|inst6 detect:inst|74148:inst14|84 detect:inst|inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.457 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74148:inst14|84 {} detect:inst|inst26 {} } { 0.000ns 0.000ns 2.016ns 3.529ns 4.462ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.470 ns" { IN5 detect:inst|inst6 detect:inst|74148:inst13|8~0 detect:inst|inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.470 ns" { IN5 {} IN5~combout {} detect:inst|inst6 {} detect:inst|74148:inst13|8~0 {} detect:inst|inst26 {} } { 0.000ns 0.000ns 2.638ns 0.305ns 4.093ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.457 ns" { IN6 detect:inst|inst6 detect:inst|74148:inst14|84 detect:inst|inst26 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.457 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74148:inst14|84 {} detect:inst|inst26 {} } { 0.000ns 0.000ns 2.016ns 3.529ns 4.462ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D2 buzzer:inst7\|inst4 33.892 ns register " "Info: tco from clock \"CLK\" to destination pin \"D2\" through register \"buzzer:inst7\|inst4\" is 33.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 22.496 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 22.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 13 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 13; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 200 72 240 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns buzzer:inst7\|74160:inst\|6 2 REG LC_X9_Y4_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y4_N6; Fanout = 5; REG Node = 'buzzer:inst7\|74160:inst\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK buzzer:inst7|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.511 ns) 5.766 ns buzzer:inst7\|74160:inst\|45 3 COMB LC_X9_Y4_N1 4 " "Info: 3: + IC(1.060 ns) + CELL(0.511 ns) = 5.766 ns; Loc. = LC_X9_Y4_N1; Fanout = 4; COMB Node = 'buzzer:inst7\|74160:inst\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { buzzer:inst7|74160:inst|6 buzzer:inst7|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.166 ns) + CELL(1.294 ns) 11.226 ns buzzer:inst7\|74160:inst1\|6 4 REG LC_X9_Y4_N0 5 " "Info: 4: + IC(4.166 ns) + CELL(1.294 ns) = 11.226 ns; Loc. = LC_X9_Y4_N0; Fanout = 5; REG Node = 'buzzer:inst7\|74160:inst1\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.460 ns" { buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.511 ns) 12.770 ns buzzer:inst7\|74160:inst1\|45 5 COMB LC_X9_Y4_N8 6 " "Info: 5: + IC(1.033 ns) + CELL(0.511 ns) = 12.770 ns; Loc. = LC_X9_Y4_N8; Fanout = 6; COMB Node = 'buzzer:inst7\|74160:inst1\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { buzzer:inst7|74160:inst1|6 buzzer:inst7|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(1.294 ns) 18.212 ns buzzer:inst7\|74160:inst2\|9 6 REG LC_X8_Y7_N4 3 " "Info: 6: + IC(4.148 ns) + CELL(1.294 ns) = 18.212 ns; Loc. = LC_X8_Y7_N4; Fanout = 3; REG Node = 'buzzer:inst7\|74160:inst2\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.442 ns" { buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.511 ns) 19.704 ns buzzer:inst7\|74160:inst2\|45 7 COMB LC_X8_Y7_N2 3 " "Info: 7: + IC(0.981 ns) + CELL(0.511 ns) = 19.704 ns; Loc. = LC_X8_Y7_N2; Fanout = 3; COMB Node = 'buzzer:inst7\|74160:inst2\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { buzzer:inst7|74160:inst2|9 buzzer:inst7|74160:inst2|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.918 ns) 22.496 ns buzzer:inst7\|inst4 8 REG LC_X9_Y6_N6 2 " "Info: 8: + IC(1.874 ns) + CELL(0.918 ns) = 22.496 ns; Loc. = LC_X9_Y6_N6; Fanout = 2; REG Node = 'buzzer:inst7\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.792 ns" { buzzer:inst7|74160:inst2|45 buzzer:inst7|inst4 } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "G:/164/cnchensh/buzzer.bdf" { { 232 1400 1464 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.496 ns ( 33.32 % ) " "Info: Total cell delay = 7.496 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.000 ns ( 66.68 % ) " "Info: Total interconnect delay = 15.000 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.496 ns" { CLK buzzer:inst7|74160:inst|6 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|6 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|9 buzzer:inst7|74160:inst2|45 buzzer:inst7|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.496 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|6 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|6 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|9 {} buzzer:inst7|74160:inst2|45 {} buzzer:inst7|inst4 {} } { 0.000ns 0.000ns 1.738ns 1.060ns 4.166ns 1.033ns 4.148ns 0.981ns 1.874ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "buzzer.bdf" "" { Schematic "G:/164/cnchensh/buzzer.bdf" { { 232 1400 1464 312 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.020 ns + Longest register pin " "Info: + Longest register to pin delay is 11.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buzzer:inst7\|inst4 1 REG LC_X9_Y6_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N6; Fanout = 2; REG Node = 'buzzer:inst7\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buzzer:inst7|inst4 } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "G:/164/cnchensh/buzzer.bdf" { { 232 1400 1464 312 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns buzzer:inst7\|inst14 2 COMB LC_X9_Y6_N6 15 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X9_Y6_N6; Fanout = 15; COMB Node = 'buzzer:inst7\|inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { buzzer:inst7|inst4 buzzer:inst7|inst14 } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "G:/164/cnchensh/buzzer.bdf" { { 688 1584 1648 736 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.511 ns) 1.919 ns display:inst2\|7448:inst\|27 3 COMB LC_X9_Y6_N8 5 " "Info: 3: + IC(0.813 ns) + CELL(0.511 ns) = 1.919 ns; Loc. = LC_X9_Y6_N8; Fanout = 5; COMB Node = 'display:inst2\|7448:inst\|27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { buzzer:inst7|inst14 display:inst2|7448:inst|27 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 328 248 312 368 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.511 ns) 4.350 ns display:inst2\|7448:inst\|39~0 4 COMB LC_X12_Y6_N2 2 " "Info: 4: + IC(1.920 ns) + CELL(0.511 ns) = 4.350 ns; Loc. = LC_X12_Y6_N2; Fanout = 2; COMB Node = 'display:inst2\|7448:inst\|39~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { display:inst2|7448:inst|27 display:inst2|7448:inst|39~0 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.511 ns) 6.090 ns display:inst2\|inst2~0 5 COMB LC_X12_Y6_N5 1 " "Info: 5: + IC(1.229 ns) + CELL(0.511 ns) = 6.090 ns; Loc. = LC_X12_Y6_N5; Fanout = 1; COMB Node = 'display:inst2\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { display:inst2|7448:inst|39~0 display:inst2|inst2~0 } "NODE_NAME" } } { "display.bdf" "" { Schematic "G:/164/cnchensh/display.bdf" { { 400 832 896 448 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(2.322 ns) 11.020 ns D2 6 PIN PIN_85 0 " "Info: 6: + IC(2.608 ns) + CELL(2.322 ns) = 11.020 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'D2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.930 ns" { display:inst2|inst2~0 D2 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 360 1320 1496 376 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.450 ns ( 40.38 % ) " "Info: Total cell delay = 4.450 ns ( 40.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.570 ns ( 59.62 % ) " "Info: Total interconnect delay = 6.570 ns ( 59.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.020 ns" { buzzer:inst7|inst4 buzzer:inst7|inst14 display:inst2|7448:inst|27 display:inst2|7448:inst|39~0 display:inst2|inst2~0 D2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.020 ns" { buzzer:inst7|inst4 {} buzzer:inst7|inst14 {} display:inst2|7448:inst|27 {} display:inst2|7448:inst|39~0 {} display:inst2|inst2~0 {} D2 {} } { 0.000ns 0.000ns 0.813ns 1.920ns 1.229ns 2.608ns } { 0.000ns 0.595ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.496 ns" { CLK buzzer:inst7|74160:inst|6 buzzer:inst7|74160:inst|45 buzzer:inst7|74160:inst1|6 buzzer:inst7|74160:inst1|45 buzzer:inst7|74160:inst2|9 buzzer:inst7|74160:inst2|45 buzzer:inst7|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.496 ns" { CLK {} CLK~combout {} buzzer:inst7|74160:inst|6 {} buzzer:inst7|74160:inst|45 {} buzzer:inst7|74160:inst1|6 {} buzzer:inst7|74160:inst1|45 {} buzzer:inst7|74160:inst2|9 {} buzzer:inst7|74160:inst2|45 {} buzzer:inst7|inst4 {} } { 0.000ns 0.000ns 1.738ns 1.060ns 4.166ns 1.033ns 4.148ns 0.981ns 1.874ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.511ns 1.294ns 0.511ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.020 ns" { buzzer:inst7|inst4 buzzer:inst7|inst14 display:inst2|7448:inst|27 display:inst2|7448:inst|39~0 display:inst2|inst2~0 D2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.020 ns" { buzzer:inst7|inst4 {} buzzer:inst7|inst14 {} display:inst2|7448:inst|27 {} display:inst2|7448:inst|39~0 {} display:inst2|inst2~0 {} D2 {} } { 0.000ns 0.000ns 0.813ns 1.920ns 1.229ns 2.608ns } { 0.000ns 0.595ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "detect:inst\|inst20 IN6 CLK 11.459 ns register " "Info: th for register \"detect:inst\|inst20\" (data pin = \"IN6\", clock pin = \"CLK\") is 11.459 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 16.407 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 16.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 13 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 13; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 200 72 240 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns detect:inst\|74160:inst1\|9 2 REG LC_X16_Y6_N0 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y6_N0; Fanout = 3; REG Node = 'detect:inst\|74160:inst1\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK detect:inst|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.511 ns) 5.712 ns detect:inst\|74160:inst1\|45 3 COMB LC_X16_Y6_N7 1 " "Info: 3: + IC(1.006 ns) + CELL(0.511 ns) = 5.712 ns; Loc. = LC_X16_Y6_N7; Fanout = 1; COMB Node = 'detect:inst\|74160:inst1\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { detect:inst|74160:inst1|9 detect:inst|74160:inst1|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(1.294 ns) 7.706 ns detect:inst\|inst9 4 REG LC_X16_Y6_N6 16 " "Info: 4: + IC(0.700 ns) + CELL(1.294 ns) = 7.706 ns; Loc. = LC_X16_Y6_N6; Fanout = 16; REG Node = 'detect:inst\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { detect:inst|74160:inst1|45 detect:inst|inst9 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 704 824 888 784 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(0.740 ns) 11.027 ns detect:inst\|74148:inst14\|84 5 COMB LC_X12_Y8_N5 4 " "Info: 5: + IC(2.581 ns) + CELL(0.740 ns) = 11.027 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'detect:inst\|74148:inst14\|84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { detect:inst|inst9 detect:inst|74148:inst14|84 } "NODE_NAME" } } { "74148.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74148.bdf" { { 280 672 736 320 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.918 ns) 16.407 ns detect:inst\|inst20 6 REG LC_X1_Y4_N5 7 " "Info: 6: + IC(4.462 ns) + CELL(0.918 ns) = 16.407 ns; Loc. = LC_X1_Y4_N5; Fanout = 7; REG Node = 'detect:inst\|inst20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.380 ns" { detect:inst|74148:inst14|84 detect:inst|inst20 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 248 1240 1304 328 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.920 ns ( 36.08 % ) " "Info: Total cell delay = 5.920 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.487 ns ( 63.92 % ) " "Info: Total interconnect delay = 10.487 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.407 ns" { CLK detect:inst|74160:inst1|9 detect:inst|74160:inst1|45 detect:inst|inst9 detect:inst|74148:inst14|84 detect:inst|inst20 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.407 ns" { CLK {} CLK~combout {} detect:inst|74160:inst1|9 {} detect:inst|74160:inst1|45 {} detect:inst|inst9 {} detect:inst|74148:inst14|84 {} detect:inst|inst20 {} } { 0.000ns 0.000ns 1.738ns 1.006ns 0.700ns 2.581ns 4.462ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 248 1240 1304 328 "inst20" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.169 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN6 1 CLK PIN_27 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 4; CLK Node = 'IN6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN6 } "NODE_NAME" } } { "cnchensh.bdf" "" { Schematic "G:/164/cnchensh/cnchensh.bdf" { { 368 64 232 384 "IN6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.200 ns) 3.348 ns detect:inst\|inst6 2 COMB LC_X1_Y4_N1 13 " "Info: 2: + IC(2.016 ns) + CELL(0.200 ns) = 3.348 ns; Loc. = LC_X1_Y4_N1; Fanout = 13; COMB Node = 'detect:inst\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { IN6 detect:inst|inst6 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 432 360 440 496 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 3.853 ns detect:inst\|74148:inst13\|8~0 3 COMB LC_X1_Y4_N2 3 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.853 ns; Loc. = LC_X1_Y4_N2; Fanout = 3; COMB Node = 'detect:inst\|74148:inst13\|8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { detect:inst|inst6 detect:inst|74148:inst13|8~0 } "NODE_NAME" } } { "74148.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74148.bdf" { { 464 672 736 536 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.591 ns) 5.169 ns detect:inst\|inst20 4 REG LC_X1_Y4_N5 7 " "Info: 4: + IC(0.725 ns) + CELL(0.591 ns) = 5.169 ns; Loc. = LC_X1_Y4_N5; Fanout = 7; REG Node = 'detect:inst\|inst20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { detect:inst|74148:inst13|8~0 detect:inst|inst20 } "NODE_NAME" } } { "detect.bdf" "" { Schematic "G:/164/cnchensh/detect.bdf" { { 248 1240 1304 328 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.123 ns ( 41.07 % ) " "Info: Total cell delay = 2.123 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.046 ns ( 58.93 % ) " "Info: Total interconnect delay = 3.046 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { IN6 detect:inst|inst6 detect:inst|74148:inst13|8~0 detect:inst|inst20 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.169 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74148:inst13|8~0 {} detect:inst|inst20 {} } { 0.000ns 0.000ns 2.016ns 0.305ns 0.725ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.407 ns" { CLK detect:inst|74160:inst1|9 detect:inst|74160:inst1|45 detect:inst|inst9 detect:inst|74148:inst14|84 detect:inst|inst20 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.407 ns" { CLK {} CLK~combout {} detect:inst|74160:inst1|9 {} detect:inst|74160:inst1|45 {} detect:inst|inst9 {} detect:inst|74148:inst14|84 {} detect:inst|inst20 {} } { 0.000ns 0.000ns 1.738ns 1.006ns 0.700ns 2.581ns 4.462ns } { 0.000ns 1.163ns 1.294ns 0.511ns 1.294ns 0.740ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { IN6 detect:inst|inst6 detect:inst|74148:inst13|8~0 detect:inst|inst20 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.169 ns" { IN6 {} IN6~combout {} detect:inst|inst6 {} detect:inst|74148:inst13|8~0 {} detect:inst|inst20 {} } { 0.000ns 0.000ns 2.016ns 0.305ns 0.725ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 08:29:36 2018 " "Info: Processing ended: Fri Jun 15 08:29:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
