set_property SRC_FILE_INFO {cfile:E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/constrs_1/imports/sysgen/demo_sg.xdc rfile:../../../demo_sg.srcs/constrs_1/imports/sysgen/demo_sg.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U18 [get_ports clk]
