Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sun Dec 10 04:32:03 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_accelerator_utilization -kernels { Bert_layer_dataflow_region_1:level0_i/ulp/Bert_layer_dataflow_region_1_1/inst:Bert_layer_dataflow_region_1_1 Bert_layer_dataflow_region_2:level0_i/ulp/Bert_layer_dataflow_region_2_1/inst:Bert_layer_dataflow_region_2_1 Bert_layer_dataflow_region_3:level0_i/ulp/Bert_layer_dataflow_region_3_1/inst:Bert_layer_dataflow_region_3_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                              | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                          |  173879 [ 13.34%] |  28884 [  4.81%] |  316208 [ 12.13%] |  199 [  9.87%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget                       | 1129801 [100.00%] | 572076 [100.00%] | 2291152 [100.00%] | 1817 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources                 |  464024 [ 41.07%] |  43124 [  7.54%] |  485567 [ 21.19%] |  209 [ 11.50%] | 259 [ 26.98%] |  949 [ 10.52%] |
|    Unused Resources               |  665777 [ 58.93%] | 528952 [ 92.46%] | 1805585 [ 78.81%] | 1608 [ 88.50%] | 701 [ 73.02%] | 8071 [ 89.48%] |
| Bert_layer_dataflow_region_1      |  106562 [  9.43%] |  11166 [  1.95%] |  117479 [  5.13%] |   70 [  3.85%] |   0 [  0.00%] |  207 [  2.29%] |
|    Bert_layer_dataflow_region_1_1 |  106562 [  9.43%] |  11166 [  1.95%] |  117479 [  5.13%] |   70 [  3.85%] |   0 [  0.00%] |  207 [  2.29%] |
| Bert_layer_dataflow_region_2      |  210992 [ 18.68%] |  16600 [  2.90%] |  209155 [  9.13%] |   50 [  2.75%] | 257 [ 26.77%] |  430 [  4.77%] |
|    Bert_layer_dataflow_region_2_1 |  210992 [ 18.68%] |  16600 [  2.90%] |  209155 [  9.13%] |   50 [  2.75%] | 257 [ 26.77%] |  430 [  4.77%] |
| Bert_layer_dataflow_region_3      |  146470 [ 12.96%] |  15358 [  2.68%] |  158933 [  6.94%] |   89 [  4.90%] |   2 [  0.21%] |  312 [  3.46%] |
|    Bert_layer_dataflow_region_3_1 |  146470 [ 12.96%] |  15358 [  2.68%] |  158933 [  6.94%] |   89 [  4.90%] |   2 [  0.21%] |  312 [  3.46%] |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


