Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Desktop/vivado/Vivado_2019_setup/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a0e32721c4a34e418e3de1174642e1c9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rv32i_soc_tb_behav xil_defaultlib.rv32i_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'wb_io_cti_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'wb_io_bte_i' [/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/src/soc/rv32i_soc.sv:223]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/it/Chip_Design/final_microprocessor_soc/RV32_SoC_Design/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.riscv_types
Compiling package xil_defaultlib.$unit_lib_sv
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux2x1(n=32)
Compiling module xil_defaultlib.n_bit_reg(n=1)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=64)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=32,CLR_VALUE=32...
Compiling module xil_defaultlib.n_bit_reg_wclr(n=96)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.one_hot_mux2x1
Compiling module xil_defaultlib.one_hot_mux2x1(n=4)
Compiling module xil_defaultlib.mux2x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=11)
Compiling module xil_defaultlib.one_hot_mux3x1
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.n_bit_reg_wclr(n=190)
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.n_bit_add_sub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.n_bit_reg_wclr(n=180)
Compiling module xil_defaultlib.one_hot_mux3x1(n=32)
Compiling module xil_defaultlib.n_bit_reg_wclr(n=39)
Compiling module xil_defaultlib.data_path(DMEM_DEPTH=128,IMEM_DE...
Compiling module xil_defaultlib.n_bit_dec_with_en
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.branch_controller
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazard_handler
Compiling module xil_defaultlib.pipeline_controller
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.rv32i(DMEM_DEPTH=128,IMEM_DEPTH=...
Compiling module xil_defaultlib.n_bit_dec
Compiling module xil_defaultlib.one_hot_mux2x1(n=5)
Compiling module xil_defaultlib.n_bit_dec(n=1)
Compiling module xil_defaultlib.one_hot_mux3x1(n=4)
Compiling module xil_defaultlib.store_aligner
Compiling module xil_defaultlib.n_bit_reg(n=5)
Compiling module xil_defaultlib.mux4x1(n=8)
Compiling module xil_defaultlib.mux2x1(n=24)
Compiling module xil_defaultlib.mux2x1(n=16)
Compiling module xil_defaultlib.mux4x1(n=32)
Compiling module xil_defaultlib.load_aligner
Compiling module xil_defaultlib.wishbone_controller
Compiling module xil_defaultlib.wb_mux(num_slaves=5,MATCH_ADDR=1...
Compiling module xil_defaultlib.wb_intercon
Compiling module xil_defaultlib.bidirec
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.n_bit_reg(n=32)
Compiling module xil_defaultlib.data_mem(DEPTH=128)
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.rv32i_soc_default
Compiling module xil_defaultlib.rv32i_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rv32i_soc_tb_behav
