library ieee;
use ieee.std_logic_1164.all;

entity uart is

generic (dbit: integer:=8; n: integer:= 39);
port (tx: out std_logic;
		rx: in std_logic;
		clk, rst: in std_logic);

end uart;

architecture behav of uart is
signal tick: std_logic;
signal rx_done_tick: std_logic;
signal dout: std_logic_vector(dbit-1 downto 0);
signal r_d_fifo: std_logic_vector(dbit-1 downto 0);
signal flag_fifo: std_logic;
signal tx_done_tick_fifo: std_logic;

begin

end behav;