	component processor is
		port (
			clk_clk             : in  std_logic                    := 'X';             -- clk
			input_data_export   : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			spi_0_external_MISO : in  std_logic                    := 'X';             -- MISO
			spi_0_external_MOSI : out std_logic;                                       -- MOSI
			spi_0_external_SCLK : out std_logic;                                       -- SCLK
			spi_0_external_SS_n : out std_logic;                                       -- SS_n
			uart_0_external_rxd : in  std_logic                    := 'X';             -- rxd
			uart_0_external_txd : out std_logic                                        -- txd
		);
	end component processor;

