Fitter report for FIR
Wed Jan 24 18:27:46 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jan 24 18:27:46 2018       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; FIR                                         ;
; Top-level Entity Name              ; FIR                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,025 / 10,320 ( 39 % )                     ;
;     Total combinational functions  ; 3,569 / 10,320 ( 35 % )                     ;
;     Dedicated logic registers      ; 2,565 / 10,320 ( 25 % )                     ;
; Total registers                    ; 2634                                        ;
; Total pins                         ; 43 / 180 ( 24 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,280 / 423,936 ( 15 % )                   ;
; Embedded Multiplier 9-bit elements ; 4 / 46 ( 9 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  13.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; SDRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; SDRAM_ADDR[10] ; Missing drive strength and slew rate ;
; SDRAM_ADDR[11] ; Missing drive strength and slew rate ;
; SDRAM_ADDR[12] ; Missing drive strength and slew rate ;
; SDRAM_BA[0]    ; Missing drive strength and slew rate ;
; SDRAM_BA[1]    ; Missing drive strength and slew rate ;
; SDRAM_CAS_N    ; Missing drive strength and slew rate ;
; SDRAM_CKE      ; Missing drive strength and slew rate ;
; SDRAM_CS_N     ; Missing drive strength and slew rate ;
; SDRAM_DQM[0]   ; Missing drive strength and slew rate ;
; SDRAM_DQM[1]   ; Missing drive strength and slew rate ;
; SDRAM_RAS_N    ; Missing drive strength and slew rate ;
; SDRAM_WE_N     ; Missing drive strength and slew rate ;
; SDRAM_CLK      ; Missing drive strength and slew rate ;
; UART_TX        ; Missing drive strength and slew rate ;
; SDRAM_DQ[0]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[1]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[2]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[3]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[4]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[5]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[6]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[7]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[8]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[9]    ; Missing drive strength and slew rate ;
; SDRAM_DQ[10]   ; Missing drive strength and slew rate ;
; SDRAM_DQ[11]   ; Missing drive strength and slew rate ;
; SDRAM_DQ[12]   ; Missing drive strength and slew rate ;
; SDRAM_DQ[13]   ; Missing drive strength and slew rate ;
; SDRAM_DQ[14]   ; Missing drive strength and slew rate ;
; SDRAM_DQ[15]   ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                       ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAB            ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram|altsyncram_1og1:auto_generated|q_b[0]                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram|altsyncram_1og1:auto_generated|q_b[1]                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7]                                                                                        ; PORTBDATAOUT     ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|always5~0_wirecell                                                                                                                                                                                                                                                             ; Deleted         ; Register Packing ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WE_N~output                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CAS_N~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                         ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RAS_N~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CS_N~output                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                               ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                              ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                              ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                              ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                              ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                              ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                              ; Q                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; CPU_qsys_SDRAM ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; CPU_qsys_SDRAM ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6637 ) ; 0.00 % ( 0 / 6637 )        ; 0.00 % ( 0 / 6637 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6637 ) ; 0.00 % ( 0 / 6637 )        ; 0.00 % ( 0 / 6637 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6365 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 259 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/FPGA/FIR/output_files/FIR.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,025 / 10,320 ( 39 % )    ;
;     -- Combinational with no register       ; 1460                       ;
;     -- Register only                        ; 456                        ;
;     -- Combinational with a register        ; 2109                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1837                       ;
;     -- 3 input functions                    ; 1219                       ;
;     -- <=2 input functions                  ; 513                        ;
;     -- Register only                        ; 456                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3344                       ;
;     -- arithmetic mode                      ; 225                        ;
;                                             ;                            ;
; Total registers*                            ; 2,634 / 11,172 ( 24 % )    ;
;     -- Dedicated logic registers            ; 2,565 / 10,320 ( 25 % )    ;
;     -- I/O registers                        ; 69 / 852 ( 8 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 306 / 645 ( 47 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 43 / 180 ( 24 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 5                          ;
; M9Ks                                        ; 15 / 46 ( 33 % )           ;
; Total block memory bits                     ; 65,280 / 423,936 ( 15 % )  ;
; Total block memory implementation bits      ; 138,240 / 423,936 ( 33 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 46 ( 9 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 5 / 10 ( 50 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 18% / 18% / 18%            ;
; Peak interconnect usage (total/H/V)         ; 44% / 43% / 45%            ;
; Maximum fan-out                             ; 2479                       ;
; Highest non-global fan-out                  ; 738                        ;
; Total fan-out                               ; 22747                      ;
; Average fan-out                             ; 3.41                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                  ; Low                            ;
;                                              ;                       ;                      ;                                ;
; Total logic elements                         ; 3850 / 10320 ( 37 % ) ; 175 / 10320 ( 2 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register        ; 1382                  ; 78                   ; 0                              ;
;     -- Register only                         ; 443                   ; 13                   ; 0                              ;
;     -- Combinational with a register         ; 2025                  ; 84                   ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                      ;                                ;
;     -- 4 input functions                     ; 1764                  ; 73                   ; 0                              ;
;     -- 3 input functions                     ; 1171                  ; 48                   ; 0                              ;
;     -- <=2 input functions                   ; 472                   ; 41                   ; 0                              ;
;     -- Register only                         ; 443                   ; 13                   ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Logic elements by mode                       ;                       ;                      ;                                ;
;     -- normal mode                           ; 3190                  ; 154                  ; 0                              ;
;     -- arithmetic mode                       ; 217                   ; 8                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Total registers                              ; 2537                  ; 97                   ; 0                              ;
;     -- Dedicated logic registers             ; 2468 / 10320 ( 24 % ) ; 97 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Total LABs:  partially or completely used    ; 293 / 645 ( 45 % )    ; 16 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                              ;                       ;                      ;                                ;
; Virtual pins                                 ; 0                     ; 0                    ; 0                              ;
; I/O pins                                     ; 43                    ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 4 / 46 ( 9 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                            ; 65280                 ; 0                    ; 0                              ;
; Total RAM block bits                         ; 138240                ; 0                    ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                          ; 15 / 46 ( 32 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                          ; 3 / 12 ( 25 % )       ; 0 / 12 ( 0 % )       ; 2 / 12 ( 16 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 185 ( 20 % )     ; 0 / 185 ( 0 % )      ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )      ; 0 / 185 ( 0 % )      ; 0 / 185 ( 0 % )                ;
;                                              ;                       ;                      ;                                ;
; Connections                                  ;                       ;                      ;                                ;
;     -- Input Connections                     ; 2767                  ; 141                  ; 1                              ;
;     -- Registered Input Connections          ; 2587                  ; 106                  ; 0                              ;
;     -- Output Connections                    ; 253                   ; 176                  ; 2480                           ;
;     -- Registered Output Connections         ; 4                     ; 175                  ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Internal Connections                         ;                       ;                      ;                                ;
;     -- Total Connections                     ; 22151                 ; 1032                 ; 2489                           ;
;     -- Registered Connections                ; 10554                 ; 719                  ; 0                              ;
;                                              ;                       ;                      ;                                ;
; External Connections                         ;                       ;                      ;                                ;
;     -- Top                                   ; 224                   ; 315                  ; 2481                           ;
;     -- sld_hub:auto_hub                      ; 315                   ; 2                    ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 2481                  ; 0                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Partition Interface                          ;                       ;                      ;                                ;
;     -- Input Ports                           ; 43                    ; 23                   ; 1                              ;
;     -- Output Ports                          ; 31                    ; 40                   ; 2                              ;
;     -- Bidir Ports                           ; 16                    ; 0                    ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Registered Ports                             ;                       ;                      ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 29                   ; 0                              ;
;                                              ;                       ;                      ;                                ;
; Port Connectivity                            ;                       ;                      ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 9                    ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 26                   ; 0                              ;
+----------------------------------------------+-----------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_50M ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RST_N   ; F11   ; 7        ; 23           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; UART_RX ; M2    ; 2        ; 0            ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; SDRAM_ADDR[0]  ; A12   ; 7        ; 25           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10] ; B11   ; 7        ; 25           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11] ; E9    ; 7        ; 18           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[12] ; F9    ; 7        ; 23           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]  ; B12   ; 7        ; 25           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]  ; A13   ; 7        ; 30           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]  ; B13   ; 7        ; 30           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]  ; D11   ; 7        ; 32           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]  ; C11   ; 7        ; 23           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]  ; F10   ; 7        ; 23           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]  ; E10   ; 7        ; 28           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]  ; D9    ; 7        ; 18           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]  ; C9    ; 7        ; 18           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]    ; B10   ; 7        ; 21           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]    ; A11   ; 7        ; 25           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_N    ; A9    ; 7        ; 16           ; 24           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE      ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK      ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_N     ; A10   ; 7        ; 21           ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0]   ; B8    ; 8        ; 16           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1]   ; D8    ; 8        ; 13           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_N    ; B9    ; 7        ; 16           ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_N     ; A8    ; 8        ; 16           ; 24           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TX        ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                         ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; SDRAM_DQ[0]  ; B4    ; 8        ; 5            ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe               ; -                   ;
; SDRAM_DQ[10] ; E7    ; 8        ; 7            ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_10 ; -                   ;
; SDRAM_DQ[11] ; E6    ; 8        ; 7            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_11 ; -                   ;
; SDRAM_DQ[12] ; D6    ; 8        ; 3            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_12 ; -                   ;
; SDRAM_DQ[13] ; C6    ; 8        ; 9            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_13 ; -                   ;
; SDRAM_DQ[14] ; F6    ; 8        ; 11           ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_14 ; -                   ;
; SDRAM_DQ[15] ; A3    ; 8        ; 3            ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_15 ; -                   ;
; SDRAM_DQ[1]  ; A4    ; 8        ; 5            ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_1  ; -                   ;
; SDRAM_DQ[2]  ; B5    ; 8        ; 5            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_2  ; -                   ;
; SDRAM_DQ[3]  ; A5    ; 8        ; 7            ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_3  ; -                   ;
; SDRAM_DQ[4]  ; B6    ; 8        ; 9            ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_4  ; -                   ;
; SDRAM_DQ[5]  ; A6    ; 8        ; 9            ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_5  ; -                   ;
; SDRAM_DQ[6]  ; B7    ; 8        ; 11           ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_6  ; -                   ;
; SDRAM_DQ[7]  ; A7    ; 8        ; 11           ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_7  ; -                   ;
; SDRAM_DQ[8]  ; C8    ; 8        ; 13           ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_8  ; -                   ;
; SDRAM_DQ[9]  ; F7    ; 8        ; 11           ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_9  ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; SDRAM_CLK               ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; SDRAM_CKE               ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; SDRAM_DQ[6]             ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; SDRAM_DQ[10]            ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; SDRAM_DQ[11]            ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; SDRAM_DQ[3]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 26 ( 4 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 19 / 26 ( 73 % ) ; 2.5V          ; --           ;
; 8        ; 21 / 26 ( 81 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; SDRAM_DQ[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; SDRAM_DQ[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; SDRAM_DQ[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; SDRAM_DQ[5]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; SDRAM_DQ[7]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; SDRAM_WE_N                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; SDRAM_CAS_N                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; SDRAM_CS_N                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; SDRAM_BA[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; SDRAM_ADDR[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; SDRAM_ADDR[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; SDRAM_DQ[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; SDRAM_DQ[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; SDRAM_DQ[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; SDRAM_DQ[6]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; SDRAM_DQM[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; SDRAM_RAS_N                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; SDRAM_BA[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; SDRAM_ADDR[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; SDRAM_ADDR[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; SDRAM_ADDR[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; SDRAM_DQ[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; SDRAM_DQ[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; SDRAM_ADDR[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; SDRAM_ADDR[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; SDRAM_DQ[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; SDRAM_DQM[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; SDRAM_ADDR[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; SDRAM_ADDR[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; CLK_50M                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; SDRAM_DQ[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; SDRAM_DQ[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; SDRAM_CLK                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 174        ; 7        ; SDRAM_ADDR[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; SDRAM_ADDR[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; SDRAM_DQ[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; SDRAM_DQ[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; SDRAM_CKE                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; SDRAM_ADDR[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; SDRAM_ADDR[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; RST_N                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; UART_RX                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; UART_TX                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; PLL_Init|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 500.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 250 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 30.0 MHz                                                            ;
; Freq max lock                 ; 65.02 MHz                                                           ;
; M VCO Tap                     ; 6                                                                   ;
; M Initial                     ; 2                                                                   ;
; M value                       ; 10                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLK_50M                                                             ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 2       ; 6       ; PLL_Init|altpll_component|auto_generated|pll1|clk[0] ;
; PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -63 (-3500 ps) ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; PLL_Init|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FIR                                                                                                            ; 4025 (1)    ; 2565 (0)                  ; 69 (69)       ; 65280       ; 15   ; 4            ; 0       ; 2         ; 43   ; 0            ; 1460 (1)     ; 456 (0)           ; 2109 (0)         ; |FIR                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |CPU_qsys:CPU_qsys_Init|                                                                                     ; 3849 (0)    ; 2468 (0)                  ; 0 (0)         ; 65280       ; 15   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1381 (0)     ; 443 (0)           ; 2025 (0)         ; |FIR|CPU_qsys:CPU_qsys_Init                                                                                                                                                                                                                                                                                           ; CPU_qsys     ;
;       |CPU_qsys_CPU:cpu|                                                                                        ; 2647 (2191) ; 1621 (1350)               ; 0 (0)         ; 64256       ; 13   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1026 (841)   ; 277 (228)         ; 1344 (1122)      ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu                                                                                                                                                                                                                                                                          ; CPU_qsys     ;
;          |CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht                                                                                                                                                                                                                                 ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_1og1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram|altsyncram_1og1:auto_generated                                                                                                                                                                        ; work         ;
;          |CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data                                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_kpc1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                ; work         ;
;          |CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag                                                                                                                                                                                                                           ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_vcg1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vcg1:auto_generated                                                                                                                                                                  ; work         ;
;          |CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim                                                                                                                                                                                                                     ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                            ; work         ;
;          |CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|                                                     ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data                                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                 ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                ; work         ;
;          |CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag                                                                                                                                                                                                                           ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_a4h1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_a4h1:auto_generated                                                                                                                                                                  ; work         ;
;          |CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell                                                                                                                                                                                                                        ; CPU_qsys     ;
;             |altera_mult_add:the_altmult_add_part_1|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                         |lpm_mult:Mult0|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                            |mult_jp01:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                   ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                         |lpm_mult:Mult0|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                            |mult_j011:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                   ; work         ;
;          |CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|                                                    ; 388 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (5)      ; 49 (4)            ; 221 (76)         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci                                                                                                                                                                                                                        ; CPU_qsys     ;
;             |CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|                 ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 42 (0)            ; 54 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper                                                                                                                                      ; CPU_qsys     ;
;                |CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|                ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 38 (36)           ; 11 (9)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk                                                      ; CPU_qsys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|                      ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck                                                            ; CPU_qsys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy                                                                            ; work         ;
;             |CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|                                   ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg                                                                                                                                                        ; CPU_qsys     ;
;             |CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break|                                     ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_break:the_CPU_qsys_CPU_nios2_oci_break                                                                                                                                                          ; CPU_qsys     ;
;             |CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|                                     ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 9 (9)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug                                                                                                                                                          ; CPU_qsys     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; work         ;
;             |CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|                                           ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 50 (50)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem                                                                                                                                                                ; CPU_qsys     ;
;                |CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram                                                                                                   ; CPU_qsys     ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_bg81:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bg81:auto_generated                                          ; work         ;
;          |CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_16g1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_16g1:auto_generated                                                                                                                                                ; work         ;
;          |CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b                                                                                                                                                                                                         ; CPU_qsys     ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_26g1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_26g1:auto_generated                                                                                                                                                ; work         ;
;          |lpm_add_sub:Add17|                                                                                    ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17                                                                                                                                                                                                                                                        ; work         ;
;             |add_sub_qvi:auto_generated|                                                                        ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                             ; work         ;
;       |CPU_qsys_JTAG_UART:jtag_uart|                                                                            ; 159 (39)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (16)      ; 17 (2)            ; 97 (20)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                              ; CPU_qsys     ;
;          |CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r                                                                                                                                                                                                  ; CPU_qsys     ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                      ; work         ;
;          |CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w                                                                                                                                                                                                  ; CPU_qsys     ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                      ; work         ;
;          |alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|                                               ; 70 (70)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 15 (15)           ; 37 (37)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                       ; work         ;
;       |CPU_qsys_SDRAM:sdram|                                                                                    ; 355 (242)   ; 210 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (139)    ; 45 (2)            ; 165 (77)         ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram                                                                                                                                                                                                                                                                      ; CPU_qsys     ;
;          |CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|                              ; 139 (139)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 43 (43)           ; 90 (90)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module                                                                                                                                                                                              ; CPU_qsys     ;
;       |CPU_qsys_UART:uart|                                                                                      ; 134 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 15 (0)            ; 75 (0)           ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart                                                                                                                                                                                                                                                                        ; CPU_qsys     ;
;          |CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|                                                            ; 50 (50)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 13 (13)           ; 23 (23)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs                                                                                                                                                                                                                              ; CPU_qsys     ;
;          |CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|                                                                ; 57 (55)     ; 37 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 2 (1)             ; 35 (34)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx                                                                                                                                                                                                                                  ; CPU_qsys     ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                              ; work         ;
;          |CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|                                                                ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 24 (24)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx                                                                                                                                                                                                                                  ; CPU_qsys     ;
;       |CPU_qsys_mm_interconnect_0:mm_interconnect_0|                                                            ; 706 (0)     ; 427 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (0)      ; 80 (0)            ; 505 (0)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                              ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_addr_router:addr_router|                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                           ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|                                           ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 7 (7)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                   ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                     ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                     ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                             ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                             ; 51 (48)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 47 (44)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                     ; CPU_qsys     ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                        ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                 ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                         ; CPU_qsys     ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                            ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                 ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                     ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 48 (48)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                         ; CPU_qsys     ;
;          |CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                         ; 79 (79)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 73 (73)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                 ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                               ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 5 (5)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                         ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 64 (64)           ; 107 (107)        ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                          ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 7 (7)             ; 58 (58)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                            ; CPU_qsys     ;
;          |altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                             ; CPU_qsys     ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                        ; CPU_qsys     ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                 ; CPU_qsys     ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                    ; CPU_qsys     ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                              ; CPU_qsys     ;
;          |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                         ; 16 (8)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 4 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                 ; CPU_qsys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                   ; CPU_qsys     ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 26 (26)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                              ; CPU_qsys     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                        ; CPU_qsys     ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                   ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                           ; CPU_qsys     ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                    ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                            ; CPU_qsys     ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                            ; 26 (26)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 15 (15)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                    ; CPU_qsys     ;
;          |altera_merlin_traffic_limiter:limiter|                                                                ; 13 (13)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 7 (7)            ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                        ; CPU_qsys     ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                        ; 87 (87)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 85 (85)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                ; CPU_qsys     ;
;          |altera_merlin_width_adapter:width_adapter|                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |FIR|CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                    ; CPU_qsys     ;
;       |altera_reset_controller:rst_controller|                                                                  ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |FIR|CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                    ; CPU_qsys     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                     ; CPU_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |FIR|CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                         ; CPU_qsys     ;
;    |PLL:PLL_Init|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|PLL:PLL_Init                                                                                                                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|PLL:PLL_Init|altpll:altpll_component                                                                                                                                                                                                                                                                             ; work         ;
;          |PLL_altpll:auto_generated|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FIR|PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                           ; 175 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (1)       ; 13 (0)            ; 84 (0)           ; |FIR|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 174 (130)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (61)      ; 13 (13)           ; 84 (59)          ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |FIR|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; SDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; UART_TX        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; UART_RX        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLK_50M        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; RST_N          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+-------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                    ;
+-------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------+-------------------+---------+
; UART_RX                                                                             ;                   ;         ;
; SDRAM_DQ[0]                                                                         ;                   ;         ;
; SDRAM_DQ[1]                                                                         ;                   ;         ;
; SDRAM_DQ[2]                                                                         ;                   ;         ;
; SDRAM_DQ[3]                                                                         ;                   ;         ;
; SDRAM_DQ[4]                                                                         ;                   ;         ;
; SDRAM_DQ[5]                                                                         ;                   ;         ;
; SDRAM_DQ[6]                                                                         ;                   ;         ;
; SDRAM_DQ[7]                                                                         ;                   ;         ;
; SDRAM_DQ[8]                                                                         ;                   ;         ;
; SDRAM_DQ[9]                                                                         ;                   ;         ;
; SDRAM_DQ[10]                                                                        ;                   ;         ;
; SDRAM_DQ[11]                                                                        ;                   ;         ;
; SDRAM_DQ[12]                                                                        ;                   ;         ;
; SDRAM_DQ[13]                                                                        ;                   ;         ;
; SDRAM_DQ[14]                                                                        ;                   ;         ;
; SDRAM_DQ[15]                                                                        ;                   ;         ;
; CLK_50M                                                                             ;                   ;         ;
; RST_N                                                                               ;                   ;         ;
;      - CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|merged_reset~0 ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location               ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK_50M                                                                                                                                                                                                                                                                              ; PIN_E1                 ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_addr_cnt[1]~0                                                                                                                                                                                                                        ; LCCOMB_X26_Y11_N16     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                        ; LCCOMB_X25_Y10_N12     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                        ; LCCOMB_X25_Y10_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_rd_en                                                                                                                                                                                                                                ; LCCOMB_X25_Y11_N2      ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                  ; LCCOMB_X25_Y11_N28     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                      ; LCCOMB_X25_Y11_N18     ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                        ; LCCOMB_X26_Y11_N26     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                   ; FF_X24_Y11_N19         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                          ; FF_X10_Y12_N5          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ienable_reg_irq0~0                                                                                                                                                                                                                         ; LCCOMB_X25_Y13_N10     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                        ; FF_X19_Y11_N19         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ld_align_sh8                                                                                                                                                                                                                               ; FF_X26_Y13_N27         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_stall_d3                                                                                                                                                                                                                               ; FF_X19_Y6_N9           ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                      ; LCCOMB_X23_Y12_N6      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_stall                                                                                                                                                                                                                                      ; LCCOMB_X19_Y8_N8       ; 738     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                          ; FF_X11_Y16_N19         ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Add7~5                                                                                                                                                                                                                                       ; LCCOMB_X9_Y10_N16      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                     ; LCCOMB_X13_Y21_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jxuir                    ; FF_X8_Y19_N3           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X9_Y19_N24      ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X8_Y19_N4       ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X8_Y19_N26      ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X8_Y19_N24      ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X10_Y21_N27         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[13]~13                      ; LCCOMB_X10_Y20_N28     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[34]~31                      ; LCCOMB_X11_Y22_N20     ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[36]~21                      ; LCCOMB_X10_Y20_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|virtual_state_sdr~0                            ; LCCOMB_X10_Y20_N2      ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|virtual_state_uir~0                            ; LCCOMB_X23_Y8_N16      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                            ; LCCOMB_X16_Y22_N26     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonDReg[0]~13                                                                                                                      ; LCCOMB_X8_Y19_N16      ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonDReg[25]~14                                                                                                                     ; LCCOMB_X8_Y19_N22      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|ociram_wr_en~1                                                                                                                     ; LCCOMB_X9_Y19_N6       ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|address[8]                                                                                                                                                                                 ; FF_X21_Y18_N29         ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ic_fill_starting~1                                                                                                                                                                                                                         ; LCCOMB_X18_Y20_N10     ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_hbreak_req                                                                                                                                                                                                                                 ; LCCOMB_X23_Y15_N22     ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[0]                                                                                                                                                                                                                                      ; FF_X23_Y9_N7           ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[4]                                                                                                                                                                                                                                      ; FF_X23_Y9_N29          ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_stall                                                                                                                                                                                                                                      ; LCCOMB_X14_Y17_N24     ; 174     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                       ; LCCOMB_X16_Y21_N30     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                 ; LCCOMB_X16_Y21_N22     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                            ; FF_X23_Y15_N11         ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_pipe_flush                                                                                                                                                                                                                                 ; FF_X16_Y21_N21         ; 53      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass0                                                                                                                                                                                                                                  ; FF_X9_Y11_N13          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass1                                                                                                                                                                                                                                  ; FF_X9_Y11_N23          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass2                                                                                                                                                                                                                                  ; FF_X9_Y11_N27          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass3                                                                                                                                                                                                                                  ; FF_X9_Y11_N31          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|always124~0                                                                                                                                                                                                                                  ; LCCOMB_X23_Y10_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_offset_field[0]~0                                                                                                                                                                                                                  ; LCCOMB_X26_Y14_N2      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[26]~32                                                                                                                                                                                                                           ; LCCOMB_X25_Y11_N22     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_en                                                                                                                                                                                                                           ; LCCOMB_X23_Y12_N14     ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                            ; LCCOMB_X23_Y12_N8      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                           ; FF_X22_Y17_N31         ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                       ; LCCOMB_X22_Y18_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                       ; LCCOMB_X17_Y20_N12     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                        ; LCCOMB_X17_Y20_N30     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                  ; LCCOMB_X18_Y20_N28     ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_wraddress[2]~5                                                                                                                                                                                                                        ; LCCOMB_X24_Y13_N10     ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_wren                                                                                                                                                                                                                                  ; LCCOMB_X18_Y20_N14     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                             ; LCCOMB_X29_Y13_N14     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                             ; LCCOMB_X30_Y16_N20     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|r_ena~0                                                                                                                                                                   ; LCCOMB_X30_Y16_N28     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                             ; LCCOMB_X29_Y11_N26     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write_stalled~1                                                                                                                                                           ; LCCOMB_X29_Y11_N20     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write~0                                                                                                                                                                   ; LCCOMB_X29_Y11_N14     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|fifo_rd~1                                                                                                                                                                                                                        ; LCCOMB_X29_Y13_N16     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                                                          ; FF_X30_Y16_N17         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|ien_AF~0                                                                                                                                                                                                                         ; LCCOMB_X28_Y16_N12     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|r_val~0                                                                                                                                                                                                                          ; LCCOMB_X30_Y16_N24     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                                                           ; FF_X29_Y14_N3          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|wr_rfifo                                                                                                                                                                                                                         ; LCCOMB_X29_Y13_N12     ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|entry_0[42]~0                                                                                                                                                    ; LCCOMB_X21_Y19_N30     ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|entry_1[42]~0                                                                                                                                                    ; LCCOMB_X21_Y19_N4      ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|Selector27~6                                                                                                                                                                                                                             ; LCCOMB_X28_Y21_N30     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|Selector34~4                                                                                                                                                                                                                             ; LCCOMB_X26_Y21_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|WideOr16~0                                                                                                                                                                                                                               ; LCCOMB_X22_Y23_N26     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|active_rnw~3                                                                                                                                                                                                                             ; LCCOMB_X25_Y21_N10     ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[8]~2                                                                                                                                                                                                                              ; LCCOMB_X25_Y21_N0      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000000010                                                                                                                                                                                                                        ; FF_X25_Y21_N17         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                        ; FF_X28_Y21_N27         ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.001000000                                                                                                                                                                                                                        ; FF_X29_Y21_N25         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe                                                                                                                                                                                                                                       ; DDIOOECELL_X5_Y24_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y24_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y24_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y24_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                         ; DDIOOECELL_X3_Y24_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                         ; DDIOOECELL_X9_Y24_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                         ; DDIOOECELL_X11_Y24_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                         ; DDIOOECELL_X3_Y24_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y24_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                          ; DDIOOECELL_X7_Y24_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y24_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y24_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y24_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y24_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                          ; DDIOOECELL_X13_Y24_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                          ; DDIOOECELL_X11_Y24_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|control_wr_strobe~0                                                                                                                                                                              ; LCCOMB_X26_Y18_N28     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|got_new_char                                                                                                                                                                                         ; LCCOMB_X29_Y18_N6      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]~0                                                                                                                                             ; LCCOMB_X29_Y18_N8      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|always4~0                                                                                                                                                                                            ; LCCOMB_X25_Y9_N30      ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|tx_wr_strobe_onset~0                                                                                                                                                                                 ; LCCOMB_X26_Y18_N6      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                                                                      ; LCCOMB_X30_Y18_N12     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                      ; LCCOMB_X21_Y17_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                          ; LCCOMB_X7_Y11_N22      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                          ; LCCOMB_X7_Y17_N2       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                              ; LCCOMB_X7_Y17_N6       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                     ; LCCOMB_X22_Y17_N12     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                               ; LCCOMB_X29_Y14_N18     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                         ; LCCOMB_X25_Y15_N28     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                                                                                      ; LCCOMB_X24_Y19_N14     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                                                                                      ; LCCOMB_X24_Y19_N8      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                                                                                      ; LCCOMB_X24_Y19_N10     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                                                                                      ; LCCOMB_X24_Y19_N20     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                                                                                      ; LCCOMB_X24_Y19_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                                                                                      ; LCCOMB_X24_Y19_N16     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                                                                                      ; LCCOMB_X24_Y19_N18     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                                                                                      ; LCCOMB_X24_Y19_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                        ; LCCOMB_X25_Y15_N0      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                      ; LCCOMB_X8_Y9_N0        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                      ; LCCOMB_X7_Y10_N18      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                      ; LCCOMB_X7_Y10_N8       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                      ; LCCOMB_X7_Y10_N2       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                      ; LCCOMB_X7_Y10_N20      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                      ; LCCOMB_X8_Y9_N26       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                      ; LCCOMB_X25_Y15_N8      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4                                                                                                                  ; LCCOMB_X7_Y10_N6       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                  ; LCCOMB_X29_Y17_N28     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                   ; LCCOMB_X28_Y14_N2      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                              ; LCCOMB_X26_Y10_N10     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                            ; LCCOMB_X26_Y10_N0      ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]~8                                                                                                                                            ; LCCOMB_X25_Y17_N2      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|save_dest_id~3                                                                                                                                                         ; LCCOMB_X25_Y17_N20     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[3]~16                                                                                                                                               ; LCCOMB_X23_Y17_N2      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                             ; LCCOMB_X23_Y17_N0      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]~0                                                                                                                                                      ; LCCOMB_X7_Y11_N24      ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                            ; FF_X7_Y11_N19          ; 76      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                         ; LCCOMB_X12_Y21_N6      ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                            ; FF_X26_Y7_N25          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                             ; FF_X26_Y7_N9           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                             ; FF_X26_Y7_N9           ; 1944    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                      ; PLL_1                  ; 2471    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0         ; 183     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y12_N0         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; FF_X24_Y6_N17          ; 71      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; LCCOMB_X24_Y7_N18      ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; LCCOMB_X24_Y7_N22      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; LCCOMB_X24_Y7_N14      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                        ; LCCOMB_X24_Y6_N28      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; LCCOMB_X24_Y6_N2       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                        ; LCCOMB_X23_Y6_N4       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                       ; LCCOMB_X23_Y6_N24      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                          ; LCCOMB_X25_Y6_N16      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                                                                   ; LCCOMB_X22_Y7_N10      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                                                   ; LCCOMB_X22_Y7_N2       ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                             ; LCCOMB_X24_Y8_N20      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                 ; LCCOMB_X22_Y6_N4       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                 ; LCCOMB_X23_Y6_N14      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                                                                                                                  ; LCCOMB_X22_Y7_N24      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                             ; LCCOMB_X21_Y7_N30      ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                             ; LCCOMB_X22_Y7_N4       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; FF_X24_Y8_N25          ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; FF_X25_Y8_N7           ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; FF_X25_Y8_N21          ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; FF_X25_Y8_N11          ; 47      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; FF_X25_Y8_N3           ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; LCCOMB_X25_Y8_N18      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; FF_X26_Y8_N9           ; 31      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|merged_reset~0    ; LCCOMB_X12_Y21_N6 ; 3       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst        ; FF_X26_Y7_N9      ; 1944    ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 2471    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                    ; JTAG_X1_Y12_N0    ; 183     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_stall                                                                                                                                                                                                                                      ; 738     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_stall                                                                                                                                                                                                                                      ; 175     ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_stall                                                                                                                                                                                                                                  ; 89      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                          ; 79      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                            ; 76      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                ; 71      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_active                                                                                                                                                                                                                             ; 54      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                              ; 53      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_pipe_flush                                                                                                                                                                                                                                 ; 53      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src2_reg[26]~103                                                                                                                                                                                                                           ; 49      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src2_reg[26]~102                                                                                                                                                                                                                           ; 49      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                                              ; 49      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                                              ; 49      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[0]~1                                                                                                                                                                                                                                  ; 48      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[0]~0                                                                                                                                                                                                                                  ; 48      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src2_reg[22]~5                                                                                                                                                                                                                             ; 48      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src2_reg[22]~4                                                                                                                                                                                                                             ; 48      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|jtag_ram_access                                                                                                                    ; 48      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; 47      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                          ; 46      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                        ; 45      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|rd_address                                                                                                                                                       ; 44      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|entry_0[42]~0                                                                                                                                                    ; 43      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|entry_1[42]~0                                                                                                                                                    ; 43      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|active_rnw~3                                                                                                                                                                                                                             ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; 41      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]~0                                                                                                                                                      ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                     ; 40      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                               ; 40      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                               ; 39      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|virtual_state_sdr~0                            ; 39      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[16]~1                                                                                                                                                                                                                                   ; 38      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_bypass_pending                                                                                                                                                                                                                         ; 38      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[16]~0                                                                                                                                                                                                                                   ; 37      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_write                                                                                                                                                                                                                                      ; 37      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|address[8]                                                                                                                                                                                 ; 36      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                       ; 35      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_logic                                                                                                                                                                                                                                 ; 35      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                    ; 35      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                      ; 35      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[4]                                                                                                                                                                                                                                      ; 34      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                          ; 34      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                              ; 34      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|Equal1~0                                                                                                                   ; 33      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src1_reg[26]~3                                                                                                                                                                                                                             ; 33      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|norm_intr_req~0                                                                                                                                                                                                                              ; 33      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result~0                                                                                                                                                                                                                               ; 33      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                               ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_rn[4]                                                                                                                                                                                                                                  ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_rn[3]                                                                                                                                                                                                                                  ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_fill_bit                                                                                                                                                                                                                               ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                            ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_mem                                                                                                                                                                                                                                   ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                      ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_stall_d3                                                                                                                                                                                                                               ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[26]~32                                                                                                                                                                                                                           ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                  ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src1_reg[26]~0                                                                                                                                                                                                                             ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[18]~16                                                                                                                                                                                                                  ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_hi_imm16                                                                                                                                                                                                                              ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_logic_op[0]                                                                                                                                                                                                                                ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_logic_op[1]                                                                                                                                                                                                                                ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|jtag_ram_rd_d1                                                                                                                     ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000000010                                                                                                                                                                                                                        ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Add7~5                                                                                                                                                                                                                                       ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Add7~3                                                                                                                                                                                                                                       ; 32      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Add7~1                                                                                                                                                                                                                                       ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; 31      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[21]                                                                                                                                                                                                                                     ; 31      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_hbreak_req                                                                                                                                                                                                                                 ; 31      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ic_fill_starting~1                                                                                                                                                                                                                         ; 31      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                                            ; 30      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonDReg[0]~13                                                                                                                      ; 30      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                  ; 28      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_bht_data[1]                                                                                                                                                                                                                                ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; 26      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_crst                                                                                                                                                                                                                                  ; 26      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_exception                                                                                                                                                                                                                             ; 26      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_break                                                                                                                                                                                                                                 ; 26      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                         ; 26      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_retaddr                                                                                                                                                                                                                               ; 26      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                         ; 26      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_jmp_indirect                                                                                                                                                                                                                          ; 25      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ld_align_sh16                                                                                                                                                                                                                              ; 25      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|refresh_request                                                                                                                                                                                                                          ; 25      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[18]~17                                                                                                                                                                                                                  ; 24      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_data_ram_ld_align_fill_bit                                                                                                                                                                                                                 ; 24      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[12]                                                                                                                                                                                                                                     ; 24      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_offset_field[0]                                                                                                                                                                                                                    ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; 23      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                   ; 23      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_tag_wr_port_en~2                                                                                                                                                                                                                          ; 22      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[14]                                                                                                                                                                                                                                     ; 22      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                      ; 22      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_tag_field_nxt~0                                                                                                                                                                                                                    ; 22      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_read                                                                                                                                                                                                                                       ; 22      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                                        ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; 21      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                                                                     ; 21      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_stall                                                                                                                                                                                                                                  ; 21      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                        ; 21      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                             ; 21      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                       ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                         ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[16]                                                                                                                                                                                                                                     ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[13]                                                                                                                                                                                                                                     ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|always10~0                                                                                                                                                             ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                     ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                            ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                                                    ; 20      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.001000000                                                                                                                                                                                                                        ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                         ; 19      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                             ; 19      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                              ; 19      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                              ; 19      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[34]~31                      ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                             ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[0]                                                                                                                                                                                                                                      ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[11]                                                                                                                                                                                                                                     ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid~0                                                                                                                                        ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_valid_from_E                                                                                                                                                                                                                               ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                        ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid~0                                                                                                                                        ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|clr_break_line                                                                                                                                                                                                                               ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_offset_field[2]                                                                                                                                                                                                                    ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|always5~0                                                                                                                                                                                                                                ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|init_done                                                                                                                                                                                                                                ; 18      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                              ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_slow_ld_data_sign_bit~2                                                                                                                                                                                                                    ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                  ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                     ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[15]                                                                                                                                                                                                                                     ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|av_waitrequest                                                                                                             ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|WideOr9~0                                                                                                                                                                                                                                ; 17      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                                                                                      ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|src_payload~2                                                                                                                                       ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[27]~9                                                                                                                                                                                                                   ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[4]~6                                                                                                                                                                                                                    ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[21]~3                                                                                                                                                                                                                   ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_data[14]~0                                                                                                                                                                                                                   ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                                                           ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|src_payload~0                                                                                                                                               ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr~29                          ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                                                                          ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[15]~59                                                                                                                                                                                                                  ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_data[10]~0                                                                                                                                                                                                                             ; 16      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|read_latency_shift_reg[0]                                                                                                                                      ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; 15      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                           ; 15      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src2[26]~2                                                                                                                                                                                                                                 ; 15      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[2]                                                                                                                                                                                                                                      ; 15      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; 14      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|wr_rfifo                                                                                                                                                                                                                         ; 14      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal171~1                                                                                                                                                                                                                                   ; 14      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[2]                                                                                                                                                                                                                                      ; 14      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                     ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|do_load_shifter                                                                                                                                                                                      ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                    ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[1]                                                                                                                                                                                                                                      ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                        ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[0]                                                                                                                                                                                                                                      ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[1]                                                                                                                                                                                                                                      ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[4]                                                                                                                                                                                                                                      ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                              ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_active                                                                                                                                                                                                                               ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                     ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                    ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|sr[13]~13                      ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[8]~2                                                                                                                                                                                                                              ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_addr[8]~0                                                                                                                                                                                                                              ; 13      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000001000                                                                                                                                                                                                                        ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                     ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                        ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                    ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[7]~32                                                                                                                                                                                                                   ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[7]~31                                                                                                                                                                                                                   ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[3]                                                                                                                                                                                                                                      ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[5]                                                                                                                                                                                                                                      ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2[0]                                                                                                                                                                                                                                    ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2[4]                                                                                                                                                                                                                                    ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2[3]                                                                                                                                                                                                                                    ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2[2]                                                                                                                                                                                                                                    ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2[1]                                                                                                                                                                                                                                    ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[3]                                                                                                                                                                                                                                      ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[5]                                                                                                                                                                                                                                      ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[5]                                                                                                                                                                                                                              ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[6]                                                                                                                                                                                                                              ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[7]                                                                                                                                                                                                                              ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[8]                                                                                                                                                                                                                              ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[9]                                                                                                                                                                                                                              ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[10]                                                                                                                                                                                                                             ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state.011                                                                                                                                                                                                                              ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state.000                                                                                                                                                                                                                              ; 12      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.100000000                                                                                                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                      ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|do_start_rx                                                                                                                                                                                          ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_valid_st_bypass_hit_wr_en                                                                                                                                                                                                               ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|r_val~0                                                                                                                                                                                                                          ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                           ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_starting~0                                                                                                                                                                                                                         ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                  ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|Equal0~3                                                                                                                                                                                                                                 ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state.101                                                                                                                                                                                                                              ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000000100                                                                                                                                                                                                                        ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                               ; 11      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|pending                                                                                                                                                                                                                                  ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                      ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                      ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                      ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]~0                                                                                                                                             ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|got_new_char                                                                                                                                                                                         ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|control_wr_strobe~0                                                                                                                                                                              ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|tx_wr_strobe_onset~0                                                                                                                                                                                 ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                    ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                    ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                                    ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                    ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ld_align_sh8                                                                                                                                                                                                                               ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                    ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                             ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                             ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                                   ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                                   ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                   ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                    ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                             ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                             ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|waitrequest                                                                                                                        ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state.010                                                                                                                                                                                                                              ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|WideOr0~1                                                                                                                           ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|i_read                                                                                                                                                                                                                                       ; 10      ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|entries[0]                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                      ; 9       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                    ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|always4~0                                                                                                                                                                                            ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                          ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                                                                      ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|Equal0~0                                                                                                                                                                                         ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[0]                                                                                                                                                                                                                              ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                        ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[2]~0                                                                                                                                                                                                                                    ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdatavalid_d1                                                                                                                                                                                                                           ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|write                                                                                                                                                                                      ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonAReg[3]                                                                                                                         ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonAReg[4]                                                                                                                         ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonAReg[2]                                                                                                                         ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[2]                                                                                                                                                                                                                              ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[4]                                                                                                                                                                                                                              ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_wr_starting                                                                                                                                                                                                                          ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[3]                                                                                                                                                                                                                              ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                 ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_want_fill                                                                                                                                                                                                                               ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_count[1]                                                                                                                                                                                                                               ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|Equal1~0                                                                                                                                                         ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|entries[1]                                                                                                                                                       ; 9       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write~0                                                                                                                                                                   ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|Equal1~0                                                                                                                                                                                         ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|Equal2~0                                                                                                                                                                                         ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                 ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass1                                                                                                                                                                                                                                  ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_sel_fill1                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_slow_ld_data_fill_bit                                                                                                                                                                                                                      ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass2                                                                                                                                                                                                                                  ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_sel_fill2                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass0                                                                                                                                                                                                                                  ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_sel_fill0                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_pass3                                                                                                                                                                                                                                  ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_sel_fill3                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                        ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|fifo_rd~1                                                                                                                                                                                                                        ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[0]~6                                                                                                                                                                                                                                    ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[1]~4                                                                                                                                                                                                                                    ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[7]                                                                                                                                                                                                                                      ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal274~0                                                                                                                                                                                                                                   ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                  ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                    ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[11]                                                                                                                                                                                                                             ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_valid                                                                                                                                                                                                                                      ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~1                                                                                                                                               ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                     ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                              ; 8       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[32]~64                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2                                                                                                                        ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|save_dest_id~3                                                                                                                                                         ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|delayed_unxsync_rxdxx1                                                                                                                                                                               ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                               ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_tag_wraddress[2]~5                                                                                                                                                                                                                        ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[1]                                                                                                                                                                                                                              ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[8]                                                                                                                                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[6]                                                                                                                                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                          ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_endofpacket~0                                                                                                                                                  ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[25]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[24]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[23]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[22]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[21]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[19]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[18]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[17]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[16]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[15]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[13]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[12]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[11]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[14]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[10]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[9]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[8]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[7]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[5]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[4]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[3]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[2]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[20]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[6]                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[26]                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_valid~0                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                         ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal171~0                                                                                                                                                                                                                                   ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift~6                                                                                                                                                                ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[35]                  ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                       ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                               ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                          ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|always124~0                                                                                                                                                                                                                                  ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[13]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[14]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[15]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[16]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[17]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[18]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[19]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[20]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[21]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[22]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[23]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[24]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[25]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[26]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                            ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[12]                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                              ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                  ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal1~4                                                                                                                                              ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router:addr_router|Equal1~4                                                                                                                                                      ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|virtual_state_cdr                              ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                        ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_state.010000000                                                                                                                                                                                                                        ; 7       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|f_pop                                                                                                                                                                                                                                    ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                             ; 7       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_line_field[0]                                                                                                                                                                                                                      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                             ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|m_next~20                                                                                                                                                                                                                                ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|always2~0                                                                                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                             ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_shift_rot_left                                                                                                                                                                                                                        ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|tx_ready                                                                                                                                                                                             ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                  ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                         ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                    ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal171~2                                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[3]~3                                                                                                                                                                                                                                    ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[4]~2                                                                                                                                                                                                                                    ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[5]~1                                                                                                                                                                                                                                    ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[22]                                                                                                                                                                                                                                     ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[6]~27                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[5]~23                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[4]~19                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[3]~15                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[2]~11                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[1]~7                                                                                                                                                                                                                    ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_tag_rd_addr_nxt[0]~3                                                                                                                                                                                                                    ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4                                                                                                                  ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_valid_st_bypass_hit                                                                                                                                                                                                                     ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[31]                                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                         ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_issue                                                                                                                                                                                                                                      ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|response_sink_accepted~3                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[5]                                                                                                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[6]                                                                                                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[7]                                                                                                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[8]                                                                                                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[9]                                                                                                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[10]                                                                                                                                                                                                                              ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~4                                                                                                                                    ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|response_sink_accepted~0                                                                                                                                                   ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|Equal0~0                                                                                                                                                         ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal2~2                                                                                                                                              ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|always1~1                                                                                                                                             ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal4~1                                                                                                                                              ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal2~1                                                                                                                                              ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|f_select                                                                                                                                                                                                                                 ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|active_cs_n                                                                                                                                                                                                                              ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[26]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[23]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[24]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[25]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[27]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[28]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[29]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[30]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[31]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[22]                                                                                                                            ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[1]                                                                                                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[0]                                                                                                                                                                                                                               ; 6       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[1]~2                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                ; 5       ;
; ~GND                                                                                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[0]~124                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[7]~123                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[5]~122                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[4]~121                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[3]~120                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[2]~119                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[1]~118                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[6]~117                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|baud_rate_counter[0]                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal154~6                                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                       ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_iw[6]                                                                                                                                                                                                                                      ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|fifo_rd~0                                                                                                                                                                                                                        ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                     ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                        ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_en_d1                                                                                                                                                                                                                                      ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                                    ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[25]~116                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[24]~113                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[23]~110                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[22]~104                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[21]~101                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[19]~98                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[18]~95                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[17]~92                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[16]~89                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[15]~86                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[31]~83                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[13]~80                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[12]~77                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[11]~74                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[14]~71                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[10]~68                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[9]~65                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[8]~62                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[20]~43                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[28]~40                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[30]~29                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[29]~26                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[27]~23                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_data_unfiltered[26]~20                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_status_reg_pie                                                                                                                                                                                                                             ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_data_rd_addr_nxt[2]~11                                                                                                                                                                                                                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_data_rd_addr_nxt[1]~7                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_ic_data_rd_addr_nxt[0]~3                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[20]                                                                                                                                                                                                                                     ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[19]                                                                                                                                                                                                                                     ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[18]                                                                                                                                                                                                                                     ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write_stalled~1                                                                                                                                                           ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|Equal0~2                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[34]                  ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_addr_starting~2                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                                                           ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[14]                                                                                                                                                                                                                                     ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_br_result~1                                                                                                                                                                                                                                ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[0]                                                                                                                                                                                                                                    ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[28]                                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[1]                                                                                                                                                                                                                                    ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[30]                                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[29]                                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src1[27]                                                                                                                                                                                                                                   ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[1]                                                                                                                                                                                                                                      ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[0]                                                                                                                                                                                                                                      ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|jupdate~0                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_req_accepted~0                                                                                                                                                                                                                       ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_count[2]                                                                                                                                                                                                                               ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                        ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                             ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|i_read_nxt~0                                                                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|suppress_change_dest_id~0                                                                                                                                              ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                         ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|always2~1                                                                                                                                                        ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                            ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[1]~0                                                                                                                                      ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal1~5                                                                                                                                              ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                      ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[7]                                                                                                                             ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[15]                                                                                                                            ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[23]                                                                                                                            ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[31]                                                                                                                            ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_slow_inst_sel                                                                                                                                                                                                                              ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[7]                                                                                                                                                                                                                               ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[6]                                                                                                                                                                                                                               ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[5]                                                                                                                                                                                                                               ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[4]                                                                                                                                                                                                                               ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[3]                                                                                                                                                                                                                               ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_writedata[2]                                                                                                                                                                                                                               ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[2]~4                                                                                                                                                                                 ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_has_started                                                                                                                                                                                                                        ; 5       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|Equal0~1                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|Equal0~0                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_regs:the_CPU_qsys_UART_regs|status_wr_strobe~0                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_rot                                                                                                                                                                                                                                   ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_wr_data~2                                                                                                                                                                                                                          ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|dc_data_wr_port_en                                                                                                                                                                                                                           ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|rx_char_ready                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|framing_error                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|rx_overrun                                                                                                                                                                                           ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|break_detect                                                                                                                                                                                         ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|tx_overrun                                                                                                                                                                                           ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                    ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_rd_en                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_wr_starting                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                  ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[0]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[7]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[4]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[1]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[6]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[5]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[3]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_rot_mask[2]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[31]                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[23]                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dst_regnum_from_M[3]                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dst_regnum_from_M[2]                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dst_regnum_from_M[1]                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dst_regnum_from_M[0]                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                          ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                          ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_starting_d1                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_tag_dcache_management_wr_en~0                                                                                                                                                                                                           ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src2_reg[31]~61                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[28]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[30]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[29]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[27]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal154~3                                                                                                                                                                                                                                   ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                       ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_dst_regnum[0]~6                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_dst_regnum[2]~5                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_dst_regnum[3]~4                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_dst_regnum[4]~3                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_dst_regnum[4]~2                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_dst_regnum[1]~1                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[27]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[26]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[25]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[24]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[23]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[17]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wr_data_cnt[2]~0                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                          ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_addr_cnt[1]~0                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                          ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|rf_source_valid~0                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|always2~1                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[15]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[16]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[17]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[18]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[19]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[20]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[21]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[22]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[23]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[24]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[25]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[26]                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|av_wr_data_transfer~0                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                 ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[12]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[13]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[15]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[11]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_iw[16]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_logic_result[31]~20                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_ctrl_br_cond                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_op_rdctl~0                                                                                                                                                                                                                                 ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1                                                                                                      ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                    ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|Equal0~0                                                                                                                           ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_pc[2]                                                                                                                                                                                                                                      ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_pc[1]                                                                                                                                                                                                                                      ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_pc[0]                                                                                                                                                                                                                                      ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[2]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_count[0]~0                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                 ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_byteenable_nxt[0]~0                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_st_bypass                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[4]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_address_offset_field_nxt[2]~1                                                                                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_mem_baddr[3]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|uav_waitrequest~0                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_waitrequest_generated~1                                                                                                                    ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                  ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~0                                                                                                                                          ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                           ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|Selector35~0                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                  ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_qsys_CPU_jtag_debug_module_phy|virtual_state_uir~0                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                         ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_state.111                                                                                                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|always2~0                                                                                                                                                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|CPU_qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[3]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[4]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[6]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[7]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[9]                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                              ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|pending~10                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_tck:the_CPU_qsys_CPU_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|WideOr16~0                                                                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|pending~9                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|pending~4                                                                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|CPU_qsys_SDRAM_input_efifo_module:the_CPU_qsys_SDRAM_input_efifo_module|rd_data[42]~1                                                                                                                                                    ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[2]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[3]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[4]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[5]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[8]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[11]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[12]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[13]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[16]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[18]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[19]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[21]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[24]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[0]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[6]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[9]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[10]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[14]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[17]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[20]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[22]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[25]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[26]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[27]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[28]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[29]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[30]                                                                                                                            ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|q_b[1]                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[11]~22                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[10]~20                                                                                                                                                                               ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[9]~18                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[8]~16                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[7]~14                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated|result_int[6]~12                                                                                                                                                                                ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                             ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[24]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[23]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[22]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[21]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[20]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[19]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[18]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[17]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[16]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[15]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[14]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[13]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[12]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[11]                                                                                                                                                                                                                                     ; 4       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_pc[10]                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                       ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[3]~16                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|av_addr_accepted                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|rxd_edge                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|baud_clk_en                                                                                                                                                                                          ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|delayed_unxrx_in_processxx3                                                                                                                                                                          ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|WideOr0~2                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_tx:the_CPU_qsys_UART_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                       ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|ien_AF~0                                                                                                                                                                                                                         ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[7]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[23]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[6]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[22]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[5]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[21]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[4]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[20]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[3]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[19]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[2]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[18]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[1]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[17]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                    ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                       ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_src2_reg[0]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[16]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                                                                    ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|monitor_error                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|cfgrom_readdata~0                                                                                                                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[16]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[24]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[21]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[19]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[18]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[20]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[28]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[25]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[17]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[22]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_ld8                                                                                                                                                                                                                                   ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[30]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[29]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[27]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                       ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[26]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[7]                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|d_readdata_d1[15]                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_dst_regnum[4]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_wr_dst_reg_from_E                                                                                                                                                                                                                          ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_dst_regnum[2]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_dst_regnum[3]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_dst_regnum[0]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_dst_regnum[1]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_exception                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_estatus_reg_pie                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_bstatus_reg_pie                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_wrctl_bstatus~0                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_iw[8]                                                                                                                                                                                                                                      ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_wrctl_inst                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_iw[7]                                                                                                                                                                                                                                      ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_crst                                                                                                                                                                                                                                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[15]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[14]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[13]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[12]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[11]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[10]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[9]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[8]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[7]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[6]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[5]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[4]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[3]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[2]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[1]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_st_data[0]                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|writedata[1]                                                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                          ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_ld_st_nxt~0                                                                                                                                                                                                                           ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                    ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                       ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_op_cmpge~0                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[0]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_src1_reg[31]~62                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[31]                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[28]                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[1]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[30]                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[29]                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_alu_result[27]                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal300~0                                                                                                                                                                                                                                   ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|Equal154~4                                                                                                                                                                                                                                   ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[12]~12                                                                                                                                                                                                                                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[16]~11                                                                                                                                                                                                                                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[13]~9                                                                                                                                                                                                                                   ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_ctrl_ignore_dst                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_wr_dst_reg~0                                                                                                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|F_iw[2]~5                                                                                                                                                                                                                                    ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_dst_regnum[4]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_dst_regnum[2]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_dst_regnum[3]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_dst_regnum[0]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_dst_regnum[1]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_wr_dst_reg~0                                                                                                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[30]                                                                                                                                                                                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[29]                                                                                                                                                                                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[28]                                                                                                                                                                                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[10]                                                                                                                                                                                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|D_iw[9]                                                                                                                                                                                                                                      ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                                      ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|alt_jtag_atlantic:CPU_qsys_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                                                                                    ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|r_val                                                                                                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_ctrl_break                                                                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_op_eret~3                                                                                                                                                                                                                                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|M_iw[14]                                                                                                                                                                                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_avalon_reg:the_CPU_qsys_CPU_nios2_avalon_reg|take_action_ocireg~0                                                                                                       ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|address[0]                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|writedata[0]                                                                                                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|debugaccess                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_jtag_debug_module_wrapper:the_CPU_qsys_CPU_jtag_debug_module_wrapper|CPU_qsys_CPU_jtag_debug_module_sysclk:the_CPU_qsys_CPU_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[2]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_count[0]~1                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]~8                                                                                                                                            ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                          ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                          ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[4]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[5]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[6]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[7]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[8]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[9]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[10]                                                                                                                                                                                                                             ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|E_alu_result[3]                                                                                                                                                                                                                              ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_UART:uart|CPU_qsys_UART_rx:the_CPU_qsys_UART_rx|rx_rd_strobe_onset~0                                                                                                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                   ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                               ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                 ; 3       ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                  ; 3       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                      ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_bht_module:CPU_qsys_CPU_bht|altsyncram:the_altsyncram|altsyncram_1og1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; CPU_qsys_CPU_bht_ram.mif                 ; M9K_X15_Y18_N0                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_data_module:CPU_qsys_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                     ; M9K_X15_Y13_N0, M9K_X15_Y14_N0                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_tag_module:CPU_qsys_CPU_dc_tag|altsyncram:the_altsyncram|altsyncram_vcg1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152  ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1    ; CPU_qsys_CPU_dc_tag_ram.mif              ; M9K_X15_Y12_N0                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_dc_victim_module:CPU_qsys_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                                     ; M9K_X15_Y11_N0                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_data_module:CPU_qsys_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                     ; M9K_X15_Y16_N0, M9K_X27_Y16_N0, M9K_X27_Y17_N0, M9K_X27_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_ic_tag_module:CPU_qsys_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_a4h1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944  ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; CPU_qsys_CPU_ic_tag_ram.mif              ; M9K_X15_Y20_N0                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_ocimem:the_CPU_qsys_CPU_nios2_ocimem|CPU_qsys_CPU_ociram_sp_ram_module:CPU_qsys_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_bg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; CPU_qsys_CPU_ociram_default_contents.mif ; M9K_X15_Y19_N0                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_a_module:CPU_qsys_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_16g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; CPU_qsys_CPU_rf_ram_a.mif                ; M9K_X15_Y9_N0                                                  ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_register_bank_b_module:CPU_qsys_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_26g1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; CPU_qsys_CPU_rf_ram_b.mif                ; M9K_X15_Y10_N0                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_r:the_CPU_qsys_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                     ; M9K_X27_Y12_N0                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_JTAG_UART:jtag_uart|CPU_qsys_JTAG_UART_scfifo_w:the_CPU_qsys_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                     ; M9K_X27_Y15_N0                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                      ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y9_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_mult_cell:the_CPU_qsys_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,272 / 32,401 ( 19 % ) ;
; C16 interconnects     ; 78 / 1,326 ( 6 % )      ;
; C4 interconnects      ; 4,020 / 21,816 ( 18 % ) ;
; Direct links          ; 739 / 32,401 ( 2 % )    ;
; Global clocks         ; 5 / 10 ( 50 % )         ;
; Local interconnects   ; 2,123 / 10,320 ( 21 % ) ;
; R24 interconnects     ; 114 / 1,289 ( 9 % )     ;
; R4 interconnects      ; 4,968 / 28,186 ( 18 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.15) ; Number of LABs  (Total = 306) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 1                             ;
; 3                                           ; 6                             ;
; 4                                           ; 8                             ;
; 5                                           ; 5                             ;
; 6                                           ; 3                             ;
; 7                                           ; 6                             ;
; 8                                           ; 10                            ;
; 9                                           ; 5                             ;
; 10                                          ; 9                             ;
; 11                                          ; 12                            ;
; 12                                          ; 12                            ;
; 13                                          ; 16                            ;
; 14                                          ; 31                            ;
; 15                                          ; 67                            ;
; 16                                          ; 109                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.65) ; Number of LABs  (Total = 306) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 235                           ;
; 1 Clock                            ; 287                           ;
; 1 Clock enable                     ; 164                           ;
; 1 Sync. clear                      ; 16                            ;
; 1 Sync. load                       ; 49                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 53                            ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.08) ; Number of LABs  (Total = 306) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 3                             ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 5                             ;
; 7                                            ; 4                             ;
; 8                                            ; 6                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 6                             ;
; 15                                           ; 7                             ;
; 16                                           ; 8                             ;
; 17                                           ; 7                             ;
; 18                                           ; 15                            ;
; 19                                           ; 15                            ;
; 20                                           ; 18                            ;
; 21                                           ; 17                            ;
; 22                                           ; 18                            ;
; 23                                           ; 16                            ;
; 24                                           ; 25                            ;
; 25                                           ; 25                            ;
; 26                                           ; 19                            ;
; 27                                           ; 23                            ;
; 28                                           ; 15                            ;
; 29                                           ; 8                             ;
; 30                                           ; 9                             ;
; 31                                           ; 0                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.96) ; Number of LABs  (Total = 306) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 9                             ;
; 2                                               ; 6                             ;
; 3                                               ; 8                             ;
; 4                                               ; 11                            ;
; 5                                               ; 29                            ;
; 6                                               ; 19                            ;
; 7                                               ; 34                            ;
; 8                                               ; 35                            ;
; 9                                               ; 32                            ;
; 10                                              ; 32                            ;
; 11                                              ; 20                            ;
; 12                                              ; 18                            ;
; 13                                              ; 8                             ;
; 14                                              ; 7                             ;
; 15                                              ; 7                             ;
; 16                                              ; 18                            ;
; 17                                              ; 6                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.75) ; Number of LABs  (Total = 306) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 5                             ;
; 4                                            ; 5                             ;
; 5                                            ; 6                             ;
; 6                                            ; 7                             ;
; 7                                            ; 8                             ;
; 8                                            ; 6                             ;
; 9                                            ; 10                            ;
; 10                                           ; 7                             ;
; 11                                           ; 12                            ;
; 12                                           ; 13                            ;
; 13                                           ; 21                            ;
; 14                                           ; 13                            ;
; 15                                           ; 8                             ;
; 16                                           ; 9                             ;
; 17                                           ; 16                            ;
; 18                                           ; 14                            ;
; 19                                           ; 10                            ;
; 20                                           ; 16                            ;
; 21                                           ; 20                            ;
; 22                                           ; 15                            ;
; 23                                           ; 9                             ;
; 24                                           ; 8                             ;
; 25                                           ; 11                            ;
; 26                                           ; 5                             ;
; 27                                           ; 8                             ;
; 28                                           ; 11                            ;
; 29                                           ; 7                             ;
; 30                                           ; 3                             ;
; 31                                           ; 6                             ;
; 32                                           ; 6                             ;
; 33                                           ; 6                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 43           ; 37           ; 43           ; 0            ; 0            ; 47        ; 43           ; 0            ; 47        ; 47        ; 0            ; 40           ; 0            ; 0            ; 19           ; 0            ; 40           ; 19           ; 0            ; 0            ; 0            ; 40           ; 0            ; 0            ; 0            ; 0            ; 0            ; 47        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 10           ; 4            ; 47           ; 47           ; 0         ; 4            ; 47           ; 0         ; 0         ; 47           ; 7            ; 47           ; 47           ; 28           ; 47           ; 7            ; 28           ; 47           ; 47           ; 47           ; 7            ; 47           ; 47           ; 47           ; 47           ; 47           ; 0         ; 47           ; 47           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SDRAM_ADDR[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RX             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_50M             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_N               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "FIR"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -63 degrees (-3500 ps) for PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'CPU_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'CPU_qsys/synthesis/submodules/CPU_qsys_CPU.sdc'
Warning (332060): Node: CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL_Init|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: PLL_Init|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|active_rnw~3
        Info (176357): Destination node CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|active_cs_n~0
        Info (176357): Destination node CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_refs[0]
        Info (176357): Destination node CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_refs[2]
        Info (176357): Destination node CPU_qsys:CPU_qsys_Init|CPU_qsys_SDRAM:sdram|i_refs[1]
        Info (176357): Destination node CPU_qsys:CPU_qsys_Init|CPU_qsys_CPU:cpu|CPU_qsys_CPU_nios2_oci:the_CPU_qsys_CPU_nios2_oci|CPU_qsys_CPU_nios2_oci_debug:the_CPU_qsys_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node CPU_qsys:CPU_qsys_Init|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type EC
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Warning (15064): PLL "PLL:PLL_Init|altpll:altpll_component|PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/FPGA/FIR/output_files/FIR.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1235 megabytes
    Info: Processing ended: Wed Jan 24 18:27:48 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:23


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/FPGA/FIR/output_files/FIR.fit.smsg.


