# D Flip-Flop – Verilog

This module implements a positive edge–triggered D Flip-Flop.  
The output follows the input `D` on every rising edge of the clock.

## Files
- d_flipflop.v
- d_flipflop_tb.v

## Simulation Waveform
![D Flip-Flop Waveform](waveform.png)
