[
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035019",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035019",
        "articleTitle": "Multigrain parallel processing for JPEG encoding on a single chip multiprocessor",
        "volume": null,
        "issue": null,
        "startPage": "57",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37331416300,
                "preferredName": "T. Kodaka",
                "firstName": "T.",
                "lastName": "Kodaka"
            },
            {
                "id": 37334861500,
                "preferredName": "K. Kimura",
                "firstName": "K.",
                "lastName": "Kimura"
            },
            {
                "id": 37305224700,
                "preferredName": "H. Kasahara",
                "firstName": "H.",
                "lastName": "Kasahara"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035022",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035022",
        "articleTitle": "A low latency high bandwidth network interface prototype for PC cluster",
        "volume": null,
        "issue": null,
        "startPage": "87",
        "endPage": "94",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37302065300,
                "preferredName": "N. Tanabe",
                "firstName": "N.",
                "lastName": "Tanabe"
            },
            {
                "id": 37328187200,
                "preferredName": "Y. Hamada",
                "firstName": "Y.",
                "lastName": "Hamada"
            },
            {
                "id": 37266981400,
                "preferredName": "H. Nakajo",
                "firstName": "H.",
                "lastName": "Nakajo"
            },
            {
                "id": 37331438100,
                "preferredName": "H. Imashiro",
                "firstName": "H.",
                "lastName": "Imashiro"
            },
            {
                "id": 37287450200,
                "preferredName": "J. Yamamoto",
                "firstName": "J.",
                "lastName": "Yamamoto"
            },
            {
                "id": 37269873300,
                "preferredName": "T. Kudoh",
                "firstName": "T.",
                "lastName": "Kudoh"
            },
            {
                "id": 37280731600,
                "preferredName": "H. Amano",
                "firstName": "H.",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035013",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035013",
        "articleTitle": "Reducing power with an L0 instruction cache using history-based prediction",
        "volume": null,
        "issue": null,
        "startPage": "11",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37087441138,
                "preferredName": "Weiyu Tang",
                "firstName": null,
                "lastName": "Weiyu Tang"
            },
            {
                "id": 37274709400,
                "preferredName": "A.V. Veidenbaum",
                "firstName": "A.V.",
                "lastName": "Veidenbaum"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035018",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035018",
        "articleTitle": "Architecture and compiler co-optimization for high performance computing",
        "volume": null,
        "issue": null,
        "startPage": "50",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37279050300,
                "preferredName": "H. Nakamura",
                "firstName": "H.",
                "lastName": "Nakamura"
            },
            {
                "id": 37269612400,
                "preferredName": "M. Kondo",
                "firstName": "M.",
                "lastName": "Kondo"
            },
            {
                "id": 37331423900,
                "preferredName": "T. Ohneda",
                "firstName": "T.",
                "lastName": "Ohneda"
            },
            {
                "id": 38104980100,
                "preferredName": "M. Fujita",
                "firstName": "M.",
                "lastName": "Fujita"
            },
            {
                "id": 37287072000,
                "preferredName": "S. Chiba",
                "firstName": "S.",
                "lastName": "Chiba"
            },
            {
                "id": 37276051500,
                "preferredName": "M. Sato",
                "firstName": "M.",
                "lastName": "Sato"
            },
            {
                "id": 37281886300,
                "preferredName": "T. Boku",
                "firstName": "T.",
                "lastName": "Boku"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035024",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035024",
        "articleTitle": "A networking oriented data-driven processor: CUE",
        "volume": null,
        "issue": null,
        "startPage": "103",
        "endPage": "111",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37285635700,
                "preferredName": "H. Nishikawa",
                "firstName": "H.",
                "lastName": "Nishikawa"
            },
            {
                "id": 37553473000,
                "preferredName": "R. Kurebayashi",
                "firstName": "R.",
                "lastName": "Kurebayashi"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035023",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035023",
        "articleTitle": "Design and implementation of interrupt packaging mechanism",
        "volume": null,
        "issue": null,
        "startPage": "95",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37087703139,
                "preferredName": "K. Nakashima",
                "firstName": "K.",
                "lastName": "Nakashima"
            },
            {
                "id": 37332043000,
                "preferredName": "S. Kusakabe",
                "firstName": "S.",
                "lastName": "Kusakabe"
            },
            {
                "id": 37301985300,
                "preferredName": "H. Taniguchi",
                "firstName": "H.",
                "lastName": "Taniguchi"
            },
            {
                "id": 37284856400,
                "preferredName": "M. Amamiya",
                "firstName": "M.",
                "lastName": "Amamiya"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035012",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035012",
        "articleTitle": "Power and performance fitting in nanometer design",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 38540439800,
                "preferredName": "T. Sato",
                "firstName": "T.",
                "lastName": "Sato"
            },
            {
                "id": 37088166989,
                "preferredName": "T. Koushiro",
                "firstName": "T.",
                "lastName": "Koushiro"
            },
            {
                "id": 37298506100,
                "preferredName": "A. Chiyonobu",
                "firstName": "A.",
                "lastName": "Chiyonobu"
            },
            {
                "id": 37331264900,
                "preferredName": "I. Arita",
                "firstName": "I.",
                "lastName": "Arita"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035015",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035015",
        "articleTitle": "Tight non-linear loop timing estimation",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37323319100,
                "preferredName": "R.A. van Engelen",
                "firstName": "R.A.",
                "lastName": "van Engelen"
            },
            {
                "id": 37295655500,
                "preferredName": "K.A. Gallivan",
                "firstName": "K.A.",
                "lastName": "Gallivan"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035016",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035016",
        "articleTitle": "Exploring advanced architectures using performance prediction",
        "volume": null,
        "issue": null,
        "startPage": "27",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37281755800,
                "preferredName": "D.J. Kerbyson",
                "firstName": "D.J.",
                "lastName": "Kerbyson"
            },
            {
                "id": 37331282000,
                "preferredName": "H.J. Wasserman",
                "firstName": "H.J.",
                "lastName": "Wasserman"
            },
            {
                "id": 37326542600,
                "preferredName": "A. Hoisie",
                "firstName": "A.",
                "lastName": "Hoisie"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035020",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035020",
        "articleTitle": "Branch classification to control instruction fetch in simultaneous multithreaded architectures",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37271734500,
                "preferredName": "P.M.W. Knijnenburg",
                "firstName": "P.M.W.",
                "lastName": "Knijnenburg"
            },
            {
                "id": 37275843200,
                "preferredName": "A. Ramirez",
                "firstName": "A.",
                "lastName": "Ramirez"
            },
            {
                "id": 37391827000,
                "preferredName": "F. Latorre",
                "firstName": "F.",
                "lastName": "Latorre"
            },
            {
                "id": 37088258296,
                "preferredName": "J. Larriba",
                "firstName": "J.",
                "lastName": "Larriba"
            },
            {
                "id": 37265842600,
                "preferredName": "M. Valero",
                "firstName": "M.",
                "lastName": "Valero"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035017",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035017",
        "articleTitle": "Trading bandwidth for latency: managing continuations through a carpet bag cache",
        "volume": null,
        "issue": null,
        "startPage": "41",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37273984400,
                "preferredName": "R.C. Murphy",
                "firstName": "R.C.",
                "lastName": "Murphy"
            },
            {
                "id": 37274707700,
                "preferredName": "P.M. Kogge",
                "firstName": "P.M.",
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035021",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035021",
        "articleTitle": "Preliminary evaluation of a binary translation system for multithreaded processors",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "84",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37270171900,
                "preferredName": "K. Ootsu",
                "firstName": "K.",
                "lastName": "Ootsu"
            },
            {
                "id": 37270166400,
                "preferredName": "T. Yokota",
                "firstName": "T.",
                "lastName": "Yokota"
            },
            {
                "id": 37087701024,
                "preferredName": "T. Ono",
                "firstName": "T.",
                "lastName": "Ono"
            },
            {
                "id": 37274710200,
                "preferredName": "T. Baba",
                "firstName": "T.",
                "lastName": "Baba"
            }
        ]
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035011",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035011",
        "articleTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "volume": null,
        "issue": null,
        "startPage": null,
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": []
    },
    {
        "publicationNumber": "8040",
        "doi": "10.1109/IWIA.2002.1035025",
        "publicationYear": "2002",
        "publicationDate": "11-11 Jan. 2002",
        "articleNumber": "1035025",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": "113",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": []
    }
]