// Seed: 160310485
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  assign module_1.id_5 = 0;
  inout wire id_1;
  logic id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wor id_2,
    inout supply0 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    input tri1 id_7,
    output uwire id_8,
    output logic id_9,
    output wand id_10,
    input tri1 id_11,
    input wor id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri id_15
);
  always @(negedge -1) begin : LABEL_0
    id_9 = id_12;
  end
  wire [1 : 1] id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  assign id_10 = id_6;
  logic [1 : -1] id_18;
  wire id_19;
endmodule
