

================================================================
== Vitis HLS Report for 'expandKey_Pipeline_expandKeyLoop1'
================================================================
* Date:           Thu Apr 25 11:55:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       11|  70.000 ns|  0.110 us|    7|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- expandKeyLoop1  |        5|        9|         2|          1|          1|  4 ~ 8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    471|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      86|    507|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln241_fu_295_p2     |         +|   0|  0|  71|          64|           3|
    |add_ln244_1_fu_231_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln244_2_fu_258_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln244_3_fu_285_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln244_fu_194_p2     |         +|   0|  0|  12|          11|          11|
    |ap_condition_327        |       and|   0|  0|   2|           1|           1|
    |icmp_ln241_1_fu_226_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln241_2_fu_253_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln241_3_fu_280_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln241_fu_185_p2    |      icmp|   0|  0|  29|          64|          64|
    |or_ln241_1_fu_241_p2    |        or|   0|  0|  64|          64|           2|
    |or_ln241_2_fu_268_p2    |        or|   0|  0|  64|          64|           2|
    |or_ln241_3_fu_220_p2    |        or|   0|  0|  11|          11|           1|
    |or_ln241_4_fu_247_p2    |        or|   0|  0|  11|          11|           2|
    |or_ln241_5_fu_274_p2    |        or|   0|  0|  11|          11|           2|
    |or_ln241_fu_214_p2      |        or|   0|  0|  64|          64|           1|
    |or_ln244_fu_311_p2      |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 471|         598|         317|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |i_0_fu_54                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   67|        134|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_0_fu_54                         |  64|   0|   64|          0|
    |icmp_ln241_1_reg_360              |   1|   0|    1|          0|
    |icmp_ln241_2_reg_369              |   1|   0|    1|          0|
    |icmp_ln241_3_reg_378              |   1|   0|    1|          0|
    |icmp_ln241_reg_345                |   1|   0|    1|          0|
    |lshr_ln_reg_354                   |   7|   0|    7|          0|
    |zext_ln241_cast_reg_337           |   6|   0|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  86|   0|  144|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  expandKey_Pipeline_expandKeyLoop1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  expandKey_Pipeline_expandKeyLoop1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  expandKey_Pipeline_expandKeyLoop1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  expandKey_Pipeline_expandKeyLoop1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  expandKey_Pipeline_expandKeyLoop1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  expandKey_Pipeline_expandKeyLoop1|  return value|
|zext_ln241              |   in|    6|     ap_none|                         zext_ln241|        scalar|
|key                     |   in|   11|     ap_none|                                key|        scalar|
|key_array128_address0   |  out|   11|   ap_memory|                       key_array128|         array|
|key_array128_ce0        |  out|    1|   ap_memory|                       key_array128|         array|
|key_array128_q0         |   in|    8|   ap_memory|                       key_array128|         array|
|key_array128_address1   |  out|   11|   ap_memory|                       key_array128|         array|
|key_array128_ce1        |  out|    1|   ap_memory|                       key_array128|         array|
|key_array128_q1         |   in|    8|   ap_memory|                       key_array128|         array|
|key_array128_address2   |  out|   11|   ap_memory|                       key_array128|         array|
|key_array128_ce2        |  out|    1|   ap_memory|                       key_array128|         array|
|key_array128_q2         |   in|    8|   ap_memory|                       key_array128|         array|
|key_array128_address3   |  out|   11|   ap_memory|                       key_array128|         array|
|key_array128_ce3        |  out|    1|   ap_memory|                       key_array128|         array|
|key_array128_q3         |   in|    8|   ap_memory|                       key_array128|         array|
|expandedKey_1_address0  |  out|    7|   ap_memory|                      expandedKey_1|         array|
|expandedKey_1_ce0       |  out|    1|   ap_memory|                      expandedKey_1|         array|
|expandedKey_1_we0       |  out|    1|   ap_memory|                      expandedKey_1|         array|
|expandedKey_1_d0        |  out|    8|   ap_memory|                      expandedKey_1|         array|
|expandedKey_1_address1  |  out|    7|   ap_memory|                      expandedKey_1|         array|
|expandedKey_1_ce1       |  out|    1|   ap_memory|                      expandedKey_1|         array|
|expandedKey_1_we1       |  out|    1|   ap_memory|                      expandedKey_1|         array|
|expandedKey_1_d1        |  out|    8|   ap_memory|                      expandedKey_1|         array|
|expandedKey_0_address0  |  out|    7|   ap_memory|                      expandedKey_0|         array|
|expandedKey_0_ce0       |  out|    1|   ap_memory|                      expandedKey_0|         array|
|expandedKey_0_we0       |  out|    1|   ap_memory|                      expandedKey_0|         array|
|expandedKey_0_d0        |  out|    8|   ap_memory|                      expandedKey_0|         array|
|expandedKey_0_address1  |  out|    7|   ap_memory|                      expandedKey_0|         array|
|expandedKey_0_ce1       |  out|    1|   ap_memory|                      expandedKey_0|         array|
|expandedKey_0_we1       |  out|    1|   ap_memory|                      expandedKey_0|         array|
|expandedKey_0_d1        |  out|    8|   ap_memory|                      expandedKey_0|         array|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

