// Seed: 1746437775
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (1'h0),
        .id_6 (1),
        .id_7 (id_5),
        .id_8 (1),
        .id_9 (1'b0),
        .id_10(1)
    ),
    id_11
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0(
      id_2, id_3, id_10
  ); id_12(
      id_9, id_6, 1, 1, id_9, id_10 == id_1
  );
  wire id_13;
  assign id_10 = 1;
endmodule
