/*
 * imx25 pinctrl driver.
 *
 * Copyright 2013 Eukr√©a Electromatique <denis@eukrea.com>
 *
 * This driver was mostly copied from the imx51 pinctrl driver which has:
 *
 * Copyright (C) 2012 Freescale Semiconductor, Inc.
 * Copyright (C) 2012 Linaro, Inc.
 *
 * Author: Denis Carikli <denis@eukrea.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as published
 * by the Free Software Foundation.
 */

#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>

#include "pinctrl-imx.h"
#include "../../arch/arm/mach-imx/iomux-mx25.h"

enum imx25_pads {
	MX25_PAD_RESERVE0 = 0,
	MX25_PAD_RESERVE1 = 1,
	MX25_PAD_A10 = 2,
	MX25_PAD_A13 = 3,
	MX25_PAD_A14 = 4,
	MX25_PAD_A15 = 5,
	MX25_PAD_A16 = 6,
	MX25_PAD_A17 = 7,
	MX25_PAD_A18 = 8,
	MX25_PAD_A19 = 9,
	MX25_PAD_A20 = 10,
	MX25_PAD_A21 = 11,
	MX25_PAD_A22 = 12,
	MX25_PAD_A23 = 13,
	MX25_PAD_A24 = 14,
	MX25_PAD_A25 = 15,
	MX25_PAD_EB0 = 16,
	MX25_PAD_EB1 = 17,
	MX25_PAD_OE = 18,
	MX25_PAD_CS0 = 19,
	MX25_PAD_CS1 = 20,
	MX25_PAD_CS4 = 21,
	MX25_PAD_CS5 = 22,
	MX25_PAD_NF_CE0 = 23,
	MX25_PAD_ECB = 24,
	MX25_PAD_LBA = 25,
	MX25_PAD_BCLK = 26,
	MX25_PAD_RW = 27,
	MX25_PAD_NFWE_B = 28,
	MX25_PAD_NFRE_B = 29,
	MX25_PAD_NFALE = 30,
	MX25_PAD_NFCLE = 31,
	MX25_PAD_NFWP_B = 32,
	MX25_PAD_NFRB = 33,
	MX25_PAD_D15 = 34,
	MX25_PAD_D14 = 35,
	MX25_PAD_D13 = 36,
	MX25_PAD_D12 = 37,
	MX25_PAD_D11 = 38,
	MX25_PAD_D10 = 39,
	MX25_PAD_D9 = 40,
	MX25_PAD_D8 = 41,
	MX25_PAD_D7 = 42,
	MX25_PAD_D6 = 43,
	MX25_PAD_D5 = 44,
	MX25_PAD_D4 = 45,
	MX25_PAD_D3 = 46,
	MX25_PAD_D2 = 47,
	MX25_PAD_D1 = 48,
	MX25_PAD_D0 = 49,
	MX25_PAD_LD0 = 50,
	MX25_PAD_LD1 = 51,
	MX25_PAD_LD2 = 52,
	MX25_PAD_LD3 = 53,
	MX25_PAD_LD4 = 54,
	MX25_PAD_LD5 = 55,
	MX25_PAD_LD6 = 56,
	MX25_PAD_LD7 = 57,
	MX25_PAD_LD8 = 58,
	MX25_PAD_LD9 = 59,
	MX25_PAD_LD10 = 60,
	MX25_PAD_LD11 = 61,
	MX25_PAD_LD12 = 62,
	MX25_PAD_LD13 = 63,
	MX25_PAD_LD14 = 64,
	MX25_PAD_LD15 = 65,
	MX25_PAD_HSYNC = 66,
	MX25_PAD_VSYNC = 67,
	MX25_PAD_LSCLK = 68,
	MX25_PAD_OE_ACD = 69,
	MX25_PAD_CONTRAST = 70,
	MX25_PAD_PWM = 71,
	MX25_PAD_CSI_D2 = 72,
	MX25_PAD_CSI_D3 = 73,
	MX25_PAD_CSI_D4 = 74,
	MX25_PAD_CSI_D5 = 75,
	MX25_PAD_CSI_D6 = 76,
	MX25_PAD_CSI_D7 = 77,
	MX25_PAD_CSI_D8 = 78,
	MX25_PAD_CSI_D9 = 79,
	MX25_PAD_CSI_MCLK = 80,
	MX25_PAD_CSI_VSYNC = 81,
	MX25_PAD_CSI_HSYNC = 82,
	MX25_PAD_CSI_PIXCLK = 83,
	MX25_PAD_I2C1_CLK = 84,
	MX25_PAD_I2C1_DAT = 85,
	MX25_PAD_CSPI1_MOSI = 86,
	MX25_PAD_CSPI1_MISO = 87,
	MX25_PAD_CSPI1_SS0 = 88,
	MX25_PAD_CSPI1_SS1 = 89,
	MX25_PAD_CSPI1_SCLK = 90,
	MX25_PAD_CSPI1_RDY = 91,
	MX25_PAD_UART1_RXD = 92,
	MX25_PAD_UART1_TXD = 93,
	MX25_PAD_UART1_RTS = 94,
	MX25_PAD_UART1_CTS = 95,
	MX25_PAD_UART2_RXD = 96,
	MX25_PAD_UART2_TXD = 97,
	MX25_PAD_UART2_RTS = 98,
	MX25_PAD_UART2_CTS = 99,
	MX25_PAD_SD1_CMD = 100,
	MX25_PAD_SD1_CLK = 101,
	MX25_PAD_SD1_DATA0 = 102,
	MX25_PAD_SD1_DATA1 = 103,
	MX25_PAD_SD1_DATA2 = 104,
	MX25_PAD_SD1_DATA3 = 105,
	MX25_PAD_KPP_ROW0 = 106,
	MX25_PAD_KPP_ROW1 = 107,
	MX25_PAD_KPP_ROW2 = 108,
	MX25_PAD_KPP_ROW3 = 109,
	MX25_PAD_KPP_COL0 = 110,
	MX25_PAD_KPP_COL1 = 111,
	MX25_PAD_KPP_COL2 = 112,
	MX25_PAD_KPP_COL3 = 113,
	MX25_PAD_FEC_MDC = 114,
	MX25_PAD_FEC_MDIO = 115,
	MX25_PAD_FEC_TDATA0 = 116,
	MX25_PAD_FEC_TDATA1 = 117,
	MX25_PAD_FEC_TX_EN = 118,
	MX25_PAD_FEC_RDATA0 = 119,
	MX25_PAD_FEC_RDATA1 = 120,
	MX25_PAD_FEC_RX_DV = 121,
	MX25_PAD_FEC_TX_CLK = 122,
	MX25_PAD_RTCK = 123,
	MX25_PAD_DE_B = 124,
	MX25_PAD_GPIO_A = 125,
	MX25_PAD_GPIO_B = 126,
	MX25_PAD_GPIO_C = 127,
	MX25_PAD_GPIO_D = 128,
	MX25_PAD_GPIO_E = 129,
	MX25_PAD_GPIO_F = 130,
	MX25_PAD_EXT_ARMCLK = 131,
	MX25_PAD_UPLL_BYPCLK = 132,
	MX25_PAD_VSTBY_REQ = 133,
	MX25_PAD_VSTBY_ACK = 134,
	MX25_PAD_POWER_FAIL  = 135,
	MX25_PAD_CLKO = 136,
	MX25_PAD_BOOT_MODE0 = 137,
	MX25_PAD_BOOT_MODE1 = 138,
	MX25_PAD_RESERVE3 = 139,
	MX25_PAD_RESERVE4 = 140,
	MX25_PAD_RESERVE5 = 141,
	MX25_PAD_RESERVE6 = 142,
	MX25_PAD_RESERVE7 = 143,
	MX25_PAD_RESERVE8 = 144,
	MX25_PAD_RESERVE9 = 145,
	MX25_PAD_RESERVE10 = 146,
	MX25_PAD_RESERVE11 = 147,
	MX25_PAD_RESERVE12 = 148,
	MX25_PAD_RESERVE13 = 149,
	MX25_PAD_RESERVE14 = 150,
	MX25_PAD_RESERVE15 = 151,
	MX25_PAD_RESERVE16 = 152,
	MX25_PAD_RESERVE17 = 153,
	MX25_PAD_RESERVE18 = 154,
	MX25_PAD_RESERVE19 = 155,
	MX25_PAD_RESERVE20 = 156,
	MX25_PAD_RESERVE21 = 157,
	MX25_PAD_RESERVE22 = 158,
	MX25_PAD_RESERVE23 = 159,
	MX25_PAD_RESERVE24 = 160,
	MX25_PAD_RESERVE25 = 161,
	MX25_PAD_RESERVE26 = 162,
	MX25_PAD_RESERVE27 = 163,
	MX25_PAD_RESERVE28 = 164,
	MX25_PAD_RESERVE29 = 165,
	MX25_PAD_RESERVE30 = 166,
	MX25_PAD_RESERVE31 = 167,
	MX25_PAD_RESERVE32 = 168,
	MX25_PAD_RESERVE33 = 169,
	MX25_PAD_RESERVE34 = 170,
	MX25_PAD_RESERVE35 = 171,
	MX25_PAD_RESERVE36 = 172,
	MX25_PAD_RESERVE37 = 173,
	MX25_PAD_RESERVE38 = 174,
	MX25_PAD_RESERVE39 = 175,
	MX25_PAD_RESERVE40 = 176,
	MX25_PAD_RESERVE41 = 177,
	MX25_PAD_RESERVE42 = 178,
	MX25_PAD_RESERVE43 = 179,
	MX25_PAD_RESERVE44 = 180,
	MX25_PAD_RESERVE45 = 181,
	MX25_PAD_RESERVE46 = 182,
	MX25_PAD_RESERVE47 = 183,
	MX25_PAD_RESERVE48 = 184,
	MX25_PAD_RESERVE49 = 185,
	MX25_PAD_RESERVE50 = 186,
	MX25_PAD_RESERVE51 = 187,
	MX25_PAD_RESERVE52 = 188,
	MX25_PAD_RESERVE53 = 189,
	MX25_PAD_RESERVE54 = 190,
	MX25_PAD_RESERVE55 = 191,
	MX25_PAD_RESERVE56 = 192,
	MX25_PAD_RESERVE57 = 193,
	MX25_PAD_RESERVE58 = 194,
	MX25_PAD_RESERVE59 = 195,
	MX25_PAD_RESERVE60 = 196,
	MX25_PAD_RESERVE61 = 197,
	MX25_PAD_RESERVE62 = 198,
	MX25_PAD_RESERVE63 = 199,
	MX25_PAD_RESERVE64 = 200,
	MX25_PAD_RESERVE65 = 201,
	MX25_PAD_RESERVE66 = 202,
	MX25_PAD_RESERVE67 = 203,
	MX25_PAD_RESERVE68 = 204,
	MX25_PAD_RESERVE69 = 205,
	MX25_PAD_RESERVE70 = 206,
	MX25_PAD_RESERVE71 = 207,
	MX25_PAD_RESERVE72 = 208,
	MX25_PAD_RESERVE73 = 209,
	MX25_PAD_RESERVE74 = 210,
	MX25_PAD_RESERVE75 = 211,
	MX25_PAD_RESERVE76 = 212,
	MX25_PAD_RESERVE77 = 213,
	MX25_PAD_RESERVE78 = 214,
	MX25_PAD_RESERVE79 = 215,
	MX25_PAD_RESERVE80 = 216,
	MX25_PAD_RESERVE81 = 217,
	MX25_PAD_RESERVE82 = 218,
	MX25_PAD_RESERVE83 = 219,
	MX25_PAD_RESERVE84 = 220,
	MX25_PAD_RESERVE85 = 221,
	MX25_PAD_RESERVE86 = 222,
	MX25_PAD_RESERVE87 = 223,
	MX25_PAD_RESERVE88 = 224,
	MX25_PAD_RESERVE89 = 225,
	MX25_PAD_RESERVE90 = 226,
	MX25_PAD_RESERVE91 = 227,
	MX25_PAD_RESERVE92 = 228,
	MX25_PAD_RESERVE93 = 229,
	MX25_PAD_RESERVE94 = 230,
	MX25_PAD_RESERVE95 = 231,
	MX25_PAD_RESERVE96 = 232,
	MX25_PAD_RESERVE97 = 233,
	MX25_PAD_RESERVE98 = 234,
	MX25_PAD_RESERVE99 = 235,
	MX25_PAD_RESERVE100 = 236,
	MX25_PAD_RESERVE101 = 237,
	MX25_PAD_RESERVE102 = 238,
	MX25_PAD_RESERVE103 = 239,
	MX25_PAD_RESERVE104 = 240,
	MX25_PAD_RESERVE105 = 241,
	MX25_PAD_RESERVE106 = 242,
	MX25_PAD_RESERVE107 = 243,
	MX25_PAD_RESERVE108 = 244,
	MX25_PAD_RESERVE109 = 245,
	MX25_PAD_RESERVE110 = 246,
	MX25_PAD_RESERVE111 = 247,
	MX25_PAD_RESERVE112 = 248,
	MX25_PAD_RESERVE113 = 249,
	MX25_PAD_TDO = 250,
	MX25_PAD_RESERVE115 = 251,
	MX25_PAD_RESERVE116 = 252,
	MX25_PAD_RESERVE117 = 253,
	MX25_PAD_RESERVE118 = 254,
	MX25_PAD_RESERVE119 = 255,
	MX25_PAD_RESERVE120 = 256,
	MX25_PAD_RESERVE121 = 257,
	MX25_PAD_RESERVE122 = 258,
	MX25_PAD_RESERVE123 = 259,
	MX25_PAD_RESERVE124 = 260,
	MX25_PAD_RESERVE125 = 261,

	MX25_PAD_GRP_DVS_MISC = 262,
	MX25_PAD_GRP_DSE_FEC = 263,
	MX25_PAD_GRP_DVS_JTAG = 264,
	MX25_PAD_GRP_DSE_NFC = 265,
	MX25_PAD_GRP_DSE_CSI = 266,
	MX25_PAD_GRP_DSE_WEIM = 267,
	MX25_PAD_GRP_DSE_DDR = 268,
	MX25_PAD_GRP_DVS_CRM = 269,
	MX25_PAD_GRP_DSE_KPP = 270,
	MX25_PAD_GRP_DSE_SDHC1 = 271,
	MX25_PAD_GRP_DSE_LCD = 272,
	MX25_PAD_GRP_DSE_UART = 273,
	MX25_PAD_GRP_DVS_NFC = 274,
	MX25_PAD_GRP_DVS_CSI = 275,
	MX25_PAD_GRP_DSE_CSPI1 = 276,
	MX25_PAD_GRP_DDRTYPE = 277,
	MX25_PAD_GRP_DVS_SDHC1 = 278,
	MX25_PAD_GRP_DVS_LCD = 279,
};

/* Pad names for the pinmux subsystem */
static const struct pinctrl_pin_desc imx25_pinctrl_pads[] = {
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE0),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE1),
	IMX_PINCTRL_PIN(MX25_PAD_A10),
	IMX_PINCTRL_PIN(MX25_PAD_A13),
	IMX_PINCTRL_PIN(MX25_PAD_A14),
	IMX_PINCTRL_PIN(MX25_PAD_A15),
	IMX_PINCTRL_PIN(MX25_PAD_A16),
	IMX_PINCTRL_PIN(MX25_PAD_A17),
	IMX_PINCTRL_PIN(MX25_PAD_A18),
	IMX_PINCTRL_PIN(MX25_PAD_A19),
	IMX_PINCTRL_PIN(MX25_PAD_A20),
	IMX_PINCTRL_PIN(MX25_PAD_A21),
	IMX_PINCTRL_PIN(MX25_PAD_A22),
	IMX_PINCTRL_PIN(MX25_PAD_A23),
	IMX_PINCTRL_PIN(MX25_PAD_A24),
	IMX_PINCTRL_PIN(MX25_PAD_A25),
	IMX_PINCTRL_PIN(MX25_PAD_EB0),
	IMX_PINCTRL_PIN(MX25_PAD_EB1),
	IMX_PINCTRL_PIN(MX25_PAD_OE),
	IMX_PINCTRL_PIN(MX25_PAD_CS0),
	IMX_PINCTRL_PIN(MX25_PAD_CS1),
	IMX_PINCTRL_PIN(MX25_PAD_CS4),
	IMX_PINCTRL_PIN(MX25_PAD_CS5),
	IMX_PINCTRL_PIN(MX25_PAD_NF_CE0),
	IMX_PINCTRL_PIN(MX25_PAD_ECB),
	IMX_PINCTRL_PIN(MX25_PAD_LBA),
	IMX_PINCTRL_PIN(MX25_PAD_BCLK),
	IMX_PINCTRL_PIN(MX25_PAD_RW),
	IMX_PINCTRL_PIN(MX25_PAD_NFWE_B),
	IMX_PINCTRL_PIN(MX25_PAD_NFRE_B),
	IMX_PINCTRL_PIN(MX25_PAD_NFALE),
	IMX_PINCTRL_PIN(MX25_PAD_NFCLE),
	IMX_PINCTRL_PIN(MX25_PAD_NFWP_B),
	IMX_PINCTRL_PIN(MX25_PAD_NFRB),
	IMX_PINCTRL_PIN(MX25_PAD_D15),
	IMX_PINCTRL_PIN(MX25_PAD_D14),
	IMX_PINCTRL_PIN(MX25_PAD_D13),
	IMX_PINCTRL_PIN(MX25_PAD_D12),
	IMX_PINCTRL_PIN(MX25_PAD_D11),
	IMX_PINCTRL_PIN(MX25_PAD_D10),
	IMX_PINCTRL_PIN(MX25_PAD_D9),
	IMX_PINCTRL_PIN(MX25_PAD_D8),
	IMX_PINCTRL_PIN(MX25_PAD_D7),
	IMX_PINCTRL_PIN(MX25_PAD_D6),
	IMX_PINCTRL_PIN(MX25_PAD_D5),
	IMX_PINCTRL_PIN(MX25_PAD_D4),
	IMX_PINCTRL_PIN(MX25_PAD_D3),
	IMX_PINCTRL_PIN(MX25_PAD_D2),
	IMX_PINCTRL_PIN(MX25_PAD_D1),
	IMX_PINCTRL_PIN(MX25_PAD_D0),
	IMX_PINCTRL_PIN(MX25_PAD_LD0),
	IMX_PINCTRL_PIN(MX25_PAD_LD1),
	IMX_PINCTRL_PIN(MX25_PAD_LD2),
	IMX_PINCTRL_PIN(MX25_PAD_LD3),
	IMX_PINCTRL_PIN(MX25_PAD_LD4),
	IMX_PINCTRL_PIN(MX25_PAD_LD5),
	IMX_PINCTRL_PIN(MX25_PAD_LD6),
	IMX_PINCTRL_PIN(MX25_PAD_LD7),
	IMX_PINCTRL_PIN(MX25_PAD_LD8),
	IMX_PINCTRL_PIN(MX25_PAD_LD9),
	IMX_PINCTRL_PIN(MX25_PAD_LD10),
	IMX_PINCTRL_PIN(MX25_PAD_LD11),
	IMX_PINCTRL_PIN(MX25_PAD_LD12),
	IMX_PINCTRL_PIN(MX25_PAD_LD13),
	IMX_PINCTRL_PIN(MX25_PAD_LD14),
	IMX_PINCTRL_PIN(MX25_PAD_LD15),
	IMX_PINCTRL_PIN(MX25_PAD_HSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_VSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_LSCLK),
	IMX_PINCTRL_PIN(MX25_PAD_OE_ACD),
	IMX_PINCTRL_PIN(MX25_PAD_CONTRAST),
	IMX_PINCTRL_PIN(MX25_PAD_PWM),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D2),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D3),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D4),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D5),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D6),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D7),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D8),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D9),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_MCLK),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_VSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_HSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_PIXCLK),
	IMX_PINCTRL_PIN(MX25_PAD_I2C1_CLK),
	IMX_PINCTRL_PIN(MX25_PAD_I2C1_DAT),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_MOSI),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_MISO),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_SS0),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_SS1),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_SCLK),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_RDY),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_RXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_TXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_RTS),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_CTS),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_RXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_TXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_RTS),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_CTS),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_CMD),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_CLK),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA0),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA1),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA2),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA3),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW0),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW1),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW2),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW3),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL0),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL1),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL2),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL3),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_MDC),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_MDIO),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TDATA0),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TDATA1),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TX_EN),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_RDATA0),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_RDATA1),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_RX_DV),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TX_CLK),
	IMX_PINCTRL_PIN(MX25_PAD_RTCK),
	IMX_PINCTRL_PIN(MX25_PAD_DE_B),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_A),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_B),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_C),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_D),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_E),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_F),
	IMX_PINCTRL_PIN(MX25_PAD_EXT_ARMCLK),
	IMX_PINCTRL_PIN(MX25_PAD_UPLL_BYPCLK),
	IMX_PINCTRL_PIN(MX25_PAD_VSTBY_REQ),
	IMX_PINCTRL_PIN(MX25_PAD_VSTBY_ACK),
	IMX_PINCTRL_PIN(MX25_PAD_POWER_FAIL),
	IMX_PINCTRL_PIN(MX25_PAD_CLKO),
	IMX_PINCTRL_PIN(MX25_PAD_BOOT_MODE0),
	IMX_PINCTRL_PIN(MX25_PAD_BOOT_MODE1),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE3),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE4),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE5),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE6),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE7),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE8),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE9),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE10),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE11),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE12),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE13),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE14),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE15),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE16),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE17),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE18),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE19),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE20),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE21),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE22),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE23),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE24),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE25),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE26),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE27),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE28),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE29),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE30),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE31),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE32),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE33),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE34),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE35),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE36),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE37),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE38),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE39),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE40),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE41),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE42),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE43),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE44),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE45),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE46),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE47),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE48),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE49),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE50),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE51),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE52),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE53),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE54),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE55),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE56),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE57),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE58),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE59),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE60),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE61),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE62),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE63),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE64),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE65),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE66),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE67),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE68),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE69),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE70),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE71),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE72),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE73),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE74),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE75),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE76),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE77),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE78),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE79),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE80),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE81),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE82),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE83),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE84),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE85),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE86),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE87),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE88),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE89),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE90),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE91),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE92),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE93),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE94),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE95),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE96),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE97),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE98),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE99),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE100),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE101),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE102),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE103),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE104),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE105),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE106),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE107),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE108),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE109),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE110),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE111),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE112),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE113),
	IMX_PINCTRL_PIN(MX25_PAD_TDO),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE115),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE116),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE117),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE118),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE119),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE120),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE121),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE122),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE123),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE124),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE125),

	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_MISC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_FEC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_JTAG),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_NFC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_CSI),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_WEIM),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_DDR),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_CRM),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_KPP),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_SDHC1),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_LCD),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_UART),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_NFC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_CSI),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_CSPI1),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DDRTYPE),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_SDHC1),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_LCD),
};

#define PAD_TO_MUX_CTRL_OFS(pad) ((pad & MUX_CTRL_OFS_MASK) >> MUX_CTRL_OFS_SHIFT)
#define PAD_TO_PAD_CTRL_OFS(pad) ((pad & MUX_PAD_CTRL_OFS_MASK) >> MUX_PAD_CTRL_OFS_SHIFT)

#define IMX25_PINCTRL_PIN_REG(pin) { \
	.mux_reg = PAD_TO_MUX_CTRL_OFS(MX25_PAD_##pin##__##pin), \
	.conf_reg = PAD_TO_PAD_CTRL_OFS(MX25_PAD_##pin##__##pin), \
}

#define IMX25_PINCTRL_GRP_PIN_REG(pin) { \
	.conf_reg = PAD_TO_PAD_CTRL_OFS(MX25_PAD_##pin), \
}

static struct imx_pin_reg imx25_pinctrl_regs[] = {
	{0x000, 0x000}, /* RESERVE0 */
	{0x000, 0x000}, /* RESERVE1 */
	IMX25_PINCTRL_PIN_REG(A10),
	IMX25_PINCTRL_PIN_REG(A13),
	IMX25_PINCTRL_PIN_REG(A14),
	IMX25_PINCTRL_PIN_REG(A15),
	IMX25_PINCTRL_PIN_REG(A16),
	IMX25_PINCTRL_PIN_REG(A17),
	IMX25_PINCTRL_PIN_REG(A18),
	IMX25_PINCTRL_PIN_REG(A19),
	IMX25_PINCTRL_PIN_REG(A20),
	IMX25_PINCTRL_PIN_REG(A21),
	IMX25_PINCTRL_PIN_REG(A22),
	IMX25_PINCTRL_PIN_REG(A23),
	IMX25_PINCTRL_PIN_REG(A24),
	IMX25_PINCTRL_PIN_REG(A25),
	IMX25_PINCTRL_PIN_REG(EB0),
	IMX25_PINCTRL_PIN_REG(EB1),
	IMX25_PINCTRL_PIN_REG(OE),
	IMX25_PINCTRL_PIN_REG(CS0),
	IMX25_PINCTRL_PIN_REG(CS1),
	IMX25_PINCTRL_PIN_REG(CS4),
	IMX25_PINCTRL_PIN_REG(CS5),
	IMX25_PINCTRL_PIN_REG(NF_CE0),
	IMX25_PINCTRL_PIN_REG(ECB),
	IMX25_PINCTRL_PIN_REG(LBA),
	IMX25_PINCTRL_PIN_REG(BCLK),
	IMX25_PINCTRL_PIN_REG(RW),
	IMX25_PINCTRL_PIN_REG(NFWE_B),
	IMX25_PINCTRL_PIN_REG(NFRE_B),
	IMX25_PINCTRL_PIN_REG(NFALE),
	IMX25_PINCTRL_PIN_REG(NFCLE),
	IMX25_PINCTRL_PIN_REG(NFWP_B),
	IMX25_PINCTRL_PIN_REG(NFRB),
	IMX25_PINCTRL_PIN_REG(D15),
	IMX25_PINCTRL_PIN_REG(D14),
	IMX25_PINCTRL_PIN_REG(D13),
	IMX25_PINCTRL_PIN_REG(D12),
	IMX25_PINCTRL_PIN_REG(D11),
	IMX25_PINCTRL_PIN_REG(D10),
	IMX25_PINCTRL_PIN_REG(D9),
	IMX25_PINCTRL_PIN_REG(D8),
	IMX25_PINCTRL_PIN_REG(D7),
	IMX25_PINCTRL_PIN_REG(D6),
	IMX25_PINCTRL_PIN_REG(D5),
	IMX25_PINCTRL_PIN_REG(D4),
	IMX25_PINCTRL_PIN_REG(D3),
	IMX25_PINCTRL_PIN_REG(D2),
	IMX25_PINCTRL_PIN_REG(D1),
	IMX25_PINCTRL_PIN_REG(D0),
	IMX25_PINCTRL_PIN_REG(LD0),
	IMX25_PINCTRL_PIN_REG(LD1),
	IMX25_PINCTRL_PIN_REG(LD2),
	IMX25_PINCTRL_PIN_REG(LD3),
	IMX25_PINCTRL_PIN_REG(LD4),
	IMX25_PINCTRL_PIN_REG(LD5),
	IMX25_PINCTRL_PIN_REG(LD6),
	IMX25_PINCTRL_PIN_REG(LD7),
	IMX25_PINCTRL_PIN_REG(LD8),
	IMX25_PINCTRL_PIN_REG(LD9),
	IMX25_PINCTRL_PIN_REG(LD10),
	IMX25_PINCTRL_PIN_REG(LD11),
	IMX25_PINCTRL_PIN_REG(LD12),
	IMX25_PINCTRL_PIN_REG(LD13),
	IMX25_PINCTRL_PIN_REG(LD14),
	IMX25_PINCTRL_PIN_REG(LD15),
	IMX25_PINCTRL_PIN_REG(HSYNC),
	IMX25_PINCTRL_PIN_REG(VSYNC),
	IMX25_PINCTRL_PIN_REG(LSCLK),
	IMX25_PINCTRL_PIN_REG(OE_ACD),
	IMX25_PINCTRL_PIN_REG(CONTRAST),
	IMX25_PINCTRL_PIN_REG(PWM),
	IMX25_PINCTRL_PIN_REG(CSI_D2),
	IMX25_PINCTRL_PIN_REG(CSI_D3),
	IMX25_PINCTRL_PIN_REG(CSI_D4),
	IMX25_PINCTRL_PIN_REG(CSI_D5),
	IMX25_PINCTRL_PIN_REG(CSI_D6),
	IMX25_PINCTRL_PIN_REG(CSI_D7),
	IMX25_PINCTRL_PIN_REG(CSI_D8),
	IMX25_PINCTRL_PIN_REG(CSI_D9),
	IMX25_PINCTRL_PIN_REG(CSI_MCLK),
	IMX25_PINCTRL_PIN_REG(CSI_VSYNC),
	IMX25_PINCTRL_PIN_REG(CSI_HSYNC),
	IMX25_PINCTRL_PIN_REG(CSI_PIXCLK),
	IMX25_PINCTRL_PIN_REG(I2C1_CLK),
	IMX25_PINCTRL_PIN_REG(I2C1_DAT),
	IMX25_PINCTRL_PIN_REG(CSPI1_MOSI),
	IMX25_PINCTRL_PIN_REG(CSPI1_MISO),
	IMX25_PINCTRL_PIN_REG(CSPI1_SS0),
	IMX25_PINCTRL_PIN_REG(CSPI1_SS1),
	IMX25_PINCTRL_PIN_REG(CSPI1_SCLK),
	IMX25_PINCTRL_PIN_REG(CSPI1_RDY),
	IMX25_PINCTRL_PIN_REG(UART1_RXD),
	IMX25_PINCTRL_PIN_REG(UART1_TXD),
	IMX25_PINCTRL_PIN_REG(UART1_RTS),
	IMX25_PINCTRL_PIN_REG(UART1_CTS),
	IMX25_PINCTRL_PIN_REG(UART2_RXD),
	IMX25_PINCTRL_PIN_REG(UART2_TXD),
	IMX25_PINCTRL_PIN_REG(UART2_RTS),
	IMX25_PINCTRL_PIN_REG(UART2_CTS),
	IMX25_PINCTRL_PIN_REG(SD1_CMD),
	IMX25_PINCTRL_PIN_REG(SD1_CLK),
	IMX25_PINCTRL_PIN_REG(SD1_DATA0),
	IMX25_PINCTRL_PIN_REG(SD1_DATA1),
	IMX25_PINCTRL_PIN_REG(SD1_DATA2),
	IMX25_PINCTRL_PIN_REG(SD1_DATA3),
	IMX25_PINCTRL_PIN_REG(KPP_ROW0),
	IMX25_PINCTRL_PIN_REG(KPP_ROW1),
	IMX25_PINCTRL_PIN_REG(KPP_ROW2),
	IMX25_PINCTRL_PIN_REG(KPP_ROW3),
	IMX25_PINCTRL_PIN_REG(KPP_COL0),
	IMX25_PINCTRL_PIN_REG(KPP_COL1),
	IMX25_PINCTRL_PIN_REG(KPP_COL2),
	IMX25_PINCTRL_PIN_REG(KPP_COL3),
	IMX25_PINCTRL_PIN_REG(FEC_MDC),
	IMX25_PINCTRL_PIN_REG(FEC_MDIO),
	IMX25_PINCTRL_PIN_REG(FEC_TDATA0),
	IMX25_PINCTRL_PIN_REG(FEC_TDATA1),
	IMX25_PINCTRL_PIN_REG(FEC_TX_EN),
	IMX25_PINCTRL_PIN_REG(FEC_RDATA0),
	IMX25_PINCTRL_PIN_REG(FEC_RDATA1),
	IMX25_PINCTRL_PIN_REG(FEC_RX_DV),
	IMX25_PINCTRL_PIN_REG(FEC_TX_CLK),
	IMX25_PINCTRL_PIN_REG(RTCK),
	IMX25_PINCTRL_PIN_REG(DE_B),
	IMX25_PINCTRL_PIN_REG(GPIO_A),
	IMX25_PINCTRL_PIN_REG(GPIO_B),
	IMX25_PINCTRL_PIN_REG(GPIO_C),
	IMX25_PINCTRL_PIN_REG(GPIO_D),
	IMX25_PINCTRL_PIN_REG(GPIO_E),
	IMX25_PINCTRL_PIN_REG(GPIO_F),
	IMX25_PINCTRL_PIN_REG(EXT_ARMCLK),
	IMX25_PINCTRL_PIN_REG(UPLL_BYPCLK),
	IMX25_PINCTRL_PIN_REG(VSTBY_REQ),
	IMX25_PINCTRL_PIN_REG(VSTBY_ACK),
	IMX25_PINCTRL_PIN_REG(POWER_FAIL),
	IMX25_PINCTRL_PIN_REG(CLKO),
	IMX25_PINCTRL_PIN_REG(BOOT_MODE0),
	IMX25_PINCTRL_PIN_REG(BOOT_MODE1),
	{0x000, 0x000}, /* RESERVE3 */
	{0x000, 0x000}, /* RESERVE4 */
	{0x000, 0x000}, /* RESERVE5 */
	{0x000, 0x000}, /* RESERVE6 */
	{0x000, 0x000}, /* RESERVE7 */
	{0x000, 0x000}, /* RESERVE8 */
	{0x000, 0x000}, /* RESERVE9 */
	{0x000, 0x000}, /* RESERVE10 */
	{0x000, 0x000}, /* RESERVE11 */
	{0x000, 0x000}, /* RESERVE12 */
	{0x000, 0x000}, /* RESERVE13 */
	{0x000, 0x000}, /* RESERVE14 */
	{0x000, 0x000}, /* RESERVE15 */
	{0x000, 0x000}, /* RESERVE16 */
	{0x000, 0x000}, /* RESERVE17 */
	{0x000, 0x000}, /* RESERVE18 */
	{0x000, 0x000}, /* RESERVE19 */
	{0x000, 0x000}, /* RESERVE20 */
	{0x000, 0x000}, /* RESERVE21 */
	{0x000, 0x000}, /* RESERVE22 */
	{0x000, 0x000}, /* RESERVE23 */
	{0x000, 0x000}, /* RESERVE24 */
	{0x000, 0x000}, /* RESERVE25 */
	{0x000, 0x000}, /* RESERVE26 */
	{0x000, 0x000}, /* RESERVE27 */
	{0x000, 0x000}, /* RESERVE28 */
	{0x000, 0x000}, /* RESERVE29 */
	{0x000, 0x000}, /* RESERVE30 */
	{0x000, 0x000}, /* RESERVE31 */
	{0x000, 0x000}, /* RESERVE32 */
	{0x000, 0x000}, /* RESERVE33 */
	{0x000, 0x000}, /* RESERVE34 */
	{0x000, 0x000}, /* RESERVE35 */
	{0x000, 0x000}, /* RESERVE36 */
	{0x000, 0x000}, /* RESERVE37 */
	{0x000, 0x000}, /* RESERVE38 */
	{0x000, 0x000}, /* RESERVE39 */
	{0x000, 0x000}, /* RESERVE40 */
	{0x000, 0x000}, /* RESERVE41 */
	{0x000, 0x000}, /* RESERVE42 */
	{0x000, 0x000}, /* RESERVE43 */
	{0x000, 0x000}, /* RESERVE44 */
	{0x000, 0x000}, /* RESERVE45 */
	{0x000, 0x000}, /* RESERVE46 */
	{0x000, 0x000}, /* RESERVE47 */
	{0x000, 0x000}, /* RESERVE48 */
	{0x000, 0x000}, /* RESERVE49 */
	{0x000, 0x000}, /* RESERVE50 */
	{0x000, 0x000}, /* RESERVE51 */
	{0x000, 0x000}, /* RESERVE52 */
	{0x000, 0x000}, /* RESERVE53 */
	{0x000, 0x000}, /* RESERVE54 */
	{0x000, 0x000}, /* RESERVE55 */
	{0x000, 0x000}, /* RESERVE56 */
	{0x000, 0x000}, /* RESERVE57 */
	{0x000, 0x000}, /* RESERVE58 */
	{0x000, 0x000}, /* RESERVE59 */
	{0x000, 0x000}, /* RESERVE60 */
	{0x000, 0x000}, /* RESERVE61 */
	{0x000, 0x000}, /* RESERVE62 */
	{0x000, 0x000}, /* RESERVE63 */
	{0x000, 0x000}, /* RESERVE64 */
	{0x000, 0x000}, /* RESERVE65 */
	{0x000, 0x000}, /* RESERVE66 */
	{0x000, 0x000}, /* RESERVE67 */
	{0x000, 0x000}, /* RESERVE68 */
	{0x000, 0x000}, /* RESERVE69 */
	{0x000, 0x000}, /* RESERVE70 */
	{0x000, 0x000}, /* RESERVE71 */
	{0x000, 0x000}, /* RESERVE72 */
	{0x000, 0x000}, /* RESERVE73 */
	{0x000, 0x000}, /* RESERVE74 */
	{0x000, 0x000}, /* RESERVE75 */
	{0x000, 0x000}, /* RESERVE76 */
	{0x000, 0x000}, /* RESERVE77 */
	{0x000, 0x000}, /* RESERVE78 */
	{0x000, 0x000}, /* RESERVE79 */
	{0x000, 0x000}, /* RESERVE80 */
	{0x000, 0x000}, /* RESERVE81 */
	{0x000, 0x000}, /* RESERVE82 */
	{0x000, 0x000}, /* RESERVE83 */
	{0x000, 0x000}, /* RESERVE84 */
	{0x000, 0x000}, /* RESERVE85 */
	{0x000, 0x000}, /* RESERVE86 */
	{0x000, 0x000}, /* RESERVE87 */
	{0x000, 0x000}, /* RESERVE88 */
	{0x000, 0x000}, /* RESERVE89 */
	{0x000, 0x000}, /* RESERVE90 */
	{0x000, 0x000}, /* RESERVE91 */
	{0x000, 0x000}, /* RESERVE92 */
	{0x000, 0x000}, /* RESERVE93 */
	{0x000, 0x000}, /* RESERVE94 */
	{0x000, 0x000}, /* RESERVE95 */
	{0x000, 0x000}, /* RESERVE96 */
	{0x000, 0x000}, /* RESERVE97 */
	{0x000, 0x000}, /* RESERVE98 */
	{0x000, 0x000}, /* RESERVE99 */
	{0x000, 0x000}, /* RESERVE100 */
	{0x000, 0x000}, /* RESERVE101 */
	{0x000, 0x000}, /* RESERVE102 */
	{0x000, 0x000}, /* RESERVE103 */
	{0x000, 0x000}, /* RESERVE104 */
	{0x000, 0x000}, /* RESERVE105 */
	{0x000, 0x000}, /* RESERVE106 */
	{0x000, 0x000}, /* RESERVE107 */
	{0x000, 0x000}, /* RESERVE108 */
	{0x000, 0x000}, /* RESERVE109 */
	{0x000, 0x000}, /* RESERVE110 */
	{0x000, 0x000}, /* RESERVE111 */
	{0x000, 0x000}, /* RESERVE112 */
	{0x000, 0x000}, /* RESERVE113 */
	IMX25_PINCTRL_PIN_REG(TDO),
	{0x000, 0x000}, /* RESERVE115 */
	{0x000, 0x000}, /* RESERVE116 */
	{0x000, 0x000}, /* RESERVE117 */
	{0x000, 0x000}, /* RESERVE118 */
	{0x000, 0x000}, /* RESERVE119 */
	{0x000, 0x000}, /* RESERVE120 */
	{0x000, 0x000}, /* RESERVE121 */
	{0x000, 0x000}, /* RESERVE122 */
	{0x000, 0x000}, /* RESERVE123 */
	{0x000, 0x000}, /* RESERVE124 */
	{0x000, 0x000}, /* RESERVE125 */

	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_MISC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_FEC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_JTAG),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_NFC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_CSI),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_WEIM),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_DDR),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_CRM),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_KPP),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_SDHC1),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_LCD),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_UART),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_NFC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_CSI),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_CSPI1),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DDRTYPE),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_SDHC1),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_LCD),
};

#define PAD_TO_MUX_MODE(pad) ((pad & MUX_MODE_MASK) >> MUX_MODE_SHIFT)
#define PAD_TO_SEL_INPUT_OFS(pad) ((pad & MUX_SEL_INPUT_OFS_MASK) >> MUX_SEL_INPUT_OFS_SHIFT)
#define PAD_TO_SEL_INPUT(pad) ((pad & MUX_SEL_INPUT_MASK) >> MUX_SEL_INPUT_SHIFT)
#define PAD_TO_PAD_CTRL(pad) ((pad & MUX_PAD_CTRL_MASK) >> MUX_PAD_CTRL_SHIFT)

#define IMX25_PINCTRL_PIN(_pin, _func) {				\
	.pin = MX25_PAD_##_pin,						\
	.mux_mode = PAD_TO_MUX_MODE(MX25_PAD_##_pin##__##_func),	\
	.input_reg = PAD_TO_SEL_INPUT_OFS(MX25_PAD_##_pin##__##_func),	\
	.input_val = PAD_TO_SEL_INPUT(MX25_PAD_##_pin##__##_func),	\
	.config = PAD_TO_PAD_CTRL(MX25_PAD_##_pin##__##_func),		\
}

/* A10 */
unsigned int pin_ids_a10[] = {
	MX25_PAD_A10,
};

struct imx_pin pins_a10__a10[] = {
	IMX25_PINCTRL_PIN(A10, A10),
};

struct imx_pin pins_a10__gpio_4_0[] = {
	IMX25_PINCTRL_PIN(A10, GPIO_4_0),
};

/* A13 */
unsigned int pin_ids_a13[] = {
	MX25_PAD_A13,
};

struct imx_pin pins_a13__a13[] = {
	IMX25_PINCTRL_PIN(A13, A13),
};

struct imx_pin pins_a13__gpio_4_1[] = {
	IMX25_PINCTRL_PIN(A13, GPIO_4_1),
};

/* A14 */
unsigned int pin_ids_a14[] = {
	MX25_PAD_A14,
};

struct imx_pin pins_a14__a14[] = {
	IMX25_PINCTRL_PIN(A14, A14),
};

struct imx_pin pins_a14__gpio_2_0[] = {
	IMX25_PINCTRL_PIN(A14, GPIO_2_0),
};

/* A15 */
unsigned int pin_ids_a15[] = {
	MX25_PAD_A15,
};

struct imx_pin pins_a15__a15[] = {
	IMX25_PINCTRL_PIN(A15, A15),
};

struct imx_pin pins_a15__gpio_2_1[] = {
	IMX25_PINCTRL_PIN(A15, GPIO_2_1),
};

/* A16 */
unsigned int pin_ids_a16[] = {
	MX25_PAD_A16,
};

struct imx_pin pins_a16__a16[] = {
	IMX25_PINCTRL_PIN(A16, A16),
};

struct imx_pin pins_a16__gpio_2_2[] = {
	IMX25_PINCTRL_PIN(A16, GPIO_2_2),
};

/* A17 */
unsigned int pin_ids_a17[] = {
	MX25_PAD_A17,
};

struct imx_pin pins_a17__a17[] = {
	IMX25_PINCTRL_PIN(A17, A17),
};

struct imx_pin pins_a17__gpio_2_3[] = {
	IMX25_PINCTRL_PIN(A17, GPIO_2_3),
};

/* A18 */
unsigned int pin_ids_a18[] = {
	MX25_PAD_A18,
};

struct imx_pin pins_a18__a18[] = {
	IMX25_PINCTRL_PIN(A18, A18),
};

struct imx_pin pins_a18__gpio_2_4[] = {
	IMX25_PINCTRL_PIN(A18, GPIO_2_4),
};

struct imx_pin pins_a18__fec_col[] = {
	IMX25_PINCTRL_PIN(A18, FEC_COL),
};

/* A19 */
unsigned int pin_ids_a19[] = {
	MX25_PAD_A19,
};

struct imx_pin pins_a19__a19[] = {
	IMX25_PINCTRL_PIN(A19, A19),
};

struct imx_pin pins_a19__fec_rx_er[] = {
	IMX25_PINCTRL_PIN(A19, FEC_RX_ER),
};

struct imx_pin pins_a19__gpio_2_5[] = {
	IMX25_PINCTRL_PIN(A19, GPIO_2_5),
};

/* A20 */
unsigned int pin_ids_a20[] = {
	MX25_PAD_A20,
};

struct imx_pin pins_a20__a20[] = {
	IMX25_PINCTRL_PIN(A20, A20),
};

struct imx_pin pins_a20__gpio_2_6[] = {
	IMX25_PINCTRL_PIN(A20, GPIO_2_6),
};

struct imx_pin pins_a20__fec_rdata2[] = {
	IMX25_PINCTRL_PIN(A20, FEC_RDATA2),
};

/* A21 */
unsigned int pin_ids_a21[] = {
	MX25_PAD_A21,
};

struct imx_pin pins_a21__a21[] = {
	IMX25_PINCTRL_PIN(A21, A21),
};

struct imx_pin pins_a21__gpio_2_7[] = {
	IMX25_PINCTRL_PIN(A21, GPIO_2_7),
};

struct imx_pin pins_a21__fec_rdata3[] = {
	IMX25_PINCTRL_PIN(A21, FEC_RDATA3),
};

/* A22 */
unsigned int pin_ids_a22[] = {
	MX25_PAD_A22,
};

struct imx_pin pins_a22__a22[] = {
	IMX25_PINCTRL_PIN(A22, A22),
};

struct imx_pin pins_a22__gpio_2_8[] = {
	IMX25_PINCTRL_PIN(A22, GPIO_2_8),
};

/* A23 */
unsigned int pin_ids_a23[] = {
	MX25_PAD_A23,
};

struct imx_pin pins_a23__a23[] = {
	IMX25_PINCTRL_PIN(A23, A23),
};

struct imx_pin pins_a23__gpio_2_9[] = {
	IMX25_PINCTRL_PIN(A23, GPIO_2_9),
};

/* A24 */
unsigned int pin_ids_a24[] = {
	MX25_PAD_A24,
};

struct imx_pin pins_a24__a24[] = {
	IMX25_PINCTRL_PIN(A24, A24),
};

struct imx_pin pins_a24__gpio_2_10[] = {
	IMX25_PINCTRL_PIN(A24, GPIO_2_10),
};

struct imx_pin pins_a24__fec_rx_clk[] = {
	IMX25_PINCTRL_PIN(A24, FEC_RX_CLK),
};

/* A25 */
unsigned int pin_ids_a25[] = {
	MX25_PAD_A25,
};

struct imx_pin pins_a25__a25[] = {
	IMX25_PINCTRL_PIN(A25, A25),
};

struct imx_pin pins_a25__gpio_2_11[] = {
	IMX25_PINCTRL_PIN(A25, GPIO_2_11),
};

struct imx_pin pins_a25__fec_crs[] = {
	IMX25_PINCTRL_PIN(A25, FEC_CRS),
};

/* EB0 */
unsigned int pin_ids_eb0[] = {
	MX25_PAD_EB0,
};

struct imx_pin pins_eb0__eb0[] = {
	IMX25_PINCTRL_PIN(EB0, EB0),
};

struct imx_pin pins_eb0__aud4_txd[] = {
	IMX25_PINCTRL_PIN(EB0, AUD4_TXD),
};

struct imx_pin pins_eb0__gpio_2_12[] = {
	IMX25_PINCTRL_PIN(EB0, GPIO_2_12),
};

/* EB1 */
unsigned int pin_ids_eb1[] = {
	MX25_PAD_EB1,
};

struct imx_pin pins_eb1__eb1[] = {
	IMX25_PINCTRL_PIN(EB1, EB1),
};

struct imx_pin pins_eb1__aud4_rxd[] = {
	IMX25_PINCTRL_PIN(EB1, AUD4_RXD),
};

struct imx_pin pins_eb1__gpio_2_13[] = {
	IMX25_PINCTRL_PIN(EB1, GPIO_2_13),
};

/* OE */
unsigned int pin_ids_oe[] = {
	MX25_PAD_OE,
};

struct imx_pin pins_oe__oe[] = {
	IMX25_PINCTRL_PIN(OE, OE),
};

struct imx_pin pins_oe__aud4_txc[] = {
	IMX25_PINCTRL_PIN(OE, AUD4_TXC),
};

struct imx_pin pins_oe__gpio_2_14[] = {
	IMX25_PINCTRL_PIN(OE, GPIO_2_14),
};

/* CS0 */
unsigned int pin_ids_cs0[] = {
	MX25_PAD_CS0,
};

struct imx_pin pins_cs0__cs0[] = {
	IMX25_PINCTRL_PIN(CS0, CS0),
};

struct imx_pin pins_cs0__gpio_4_2[] = {
	IMX25_PINCTRL_PIN(CS0, GPIO_4_2),
};

/* CS1 */
unsigned int pin_ids_cs1[] = {
	MX25_PAD_CS1,
};

struct imx_pin pins_cs1__cs1[] = {
	IMX25_PINCTRL_PIN(CS1, CS1),
};

struct imx_pin pins_cs1__nf_ce3[] = {
	IMX25_PINCTRL_PIN(CS1, NF_CE3),
};

struct imx_pin pins_cs1__gpio_4_3[] = {
	IMX25_PINCTRL_PIN(CS1, GPIO_4_3),
};

/* CS4 */
unsigned int pin_ids_cs4[] = {
	MX25_PAD_CS4,
};

struct imx_pin pins_cs4__cs4[] = {
	IMX25_PINCTRL_PIN(CS4, CS4),
};

struct imx_pin pins_cs4__nf_ce1[] = {
	IMX25_PINCTRL_PIN(CS4, NF_CE1),
};

struct imx_pin pins_cs4__uart5_cts[] = {
	IMX25_PINCTRL_PIN(CS4, UART5_CTS),
};

struct imx_pin pins_cs4__gpio_3_20[] = {
	IMX25_PINCTRL_PIN(CS4, GPIO_3_20),
};

/* CS5 */
unsigned int pin_ids_cs5[] = {
	MX25_PAD_CS5,
};

struct imx_pin pins_cs5__cs5[] = {
	IMX25_PINCTRL_PIN(CS5, CS5),
};

struct imx_pin pins_cs5__nf_ce2[] = {
	IMX25_PINCTRL_PIN(CS5, NF_CE2),
};

struct imx_pin pins_cs5__uart5_rts[] = {
	IMX25_PINCTRL_PIN(CS5, UART5_RTS),
};

struct imx_pin pins_cs5__gpio_3_21[] = {
	IMX25_PINCTRL_PIN(CS5, GPIO_3_21),
};

/* NF_CE0 */
unsigned int pin_ids_nf_ce0[] = {
	MX25_PAD_NF_CE0,
};

struct imx_pin pins_nf_ce0__nf_ce0[] = {
	IMX25_PINCTRL_PIN(NF_CE0, NF_CE0),
};

struct imx_pin pins_nf_ce0__gpio_3_22[] = {
	IMX25_PINCTRL_PIN(NF_CE0, GPIO_3_22),
};

/* ECB */
unsigned int pin_ids_ecb[] = {
	MX25_PAD_ECB,
};

struct imx_pin pins_ecb__ecb[] = {
	IMX25_PINCTRL_PIN(ECB, ECB),
};

struct imx_pin pins_ecb__uart5_txd_mux[] = {
	IMX25_PINCTRL_PIN(ECB, UART5_TXD_MUX),
};

struct imx_pin pins_ecb__gpio_3_23[] = {
	IMX25_PINCTRL_PIN(ECB, GPIO_3_23),
};

/* LBA */
unsigned int pin_ids_lba[] = {
	MX25_PAD_LBA,
};

struct imx_pin pins_lba__lba[] = {
	IMX25_PINCTRL_PIN(LBA, LBA),
};

struct imx_pin pins_lba__uart5_rxd_mux[] = {
	IMX25_PINCTRL_PIN(LBA, UART5_RXD_MUX),
};

struct imx_pin pins_lba__gpio_3_24[] = {
	IMX25_PINCTRL_PIN(LBA, GPIO_3_24),
};

/* BCLK */
unsigned int pin_ids_bclk[] = {
	MX25_PAD_BCLK,
};

struct imx_pin pins_bclk__bclk[] = {
	IMX25_PINCTRL_PIN(BCLK, BCLK),
};

struct imx_pin pins_bclk__gpio_4_4[] = {
	IMX25_PINCTRL_PIN(BCLK, GPIO_4_4),
};

/* RW */
unsigned int pin_ids_rw[] = {
	MX25_PAD_RW,
};

struct imx_pin pins_rw__rw[] = {
	IMX25_PINCTRL_PIN(RW, RW),
};

struct imx_pin pins_rw__aud4_txfs[] = {
	IMX25_PINCTRL_PIN(RW, AUD4_TXFS),
};

struct imx_pin pins_rw__gpio_3_25[] = {
	IMX25_PINCTRL_PIN(RW, GPIO_3_25),
};

/* NFWE_B */
unsigned int pin_ids_nfwe_b[] = {
	MX25_PAD_NFWE_B,
};

struct imx_pin pins_nfwe_b__nfwe_b[] = {
	IMX25_PINCTRL_PIN(NFWE_B, NFWE_B),
};

struct imx_pin pins_nfwe_b__gpio_3_26[] = {
	IMX25_PINCTRL_PIN(NFWE_B, GPIO_3_26),
};

/* NFRE_B */
unsigned int pin_ids_nfre_b[] = {
	MX25_PAD_NFRE_B,
};

struct imx_pin pins_nfre_b__nfre_b[] = {
	IMX25_PINCTRL_PIN(NFRE_B, NFRE_B),
};

struct imx_pin pins_nfre_b__gpio_3_27[] = {
	IMX25_PINCTRL_PIN(NFRE_B, GPIO_3_27),
};

/* NFALE */
unsigned int pin_ids_nfale[] = {
	MX25_PAD_NFALE,
};

struct imx_pin pins_nfale__nfale[] = {
	IMX25_PINCTRL_PIN(NFALE, NFALE),
};

struct imx_pin pins_nfale__gpio_3_28[] = {
	IMX25_PINCTRL_PIN(NFALE, GPIO_3_28),
};

/* NFCLE */
unsigned int pin_ids_nfcle[] = {
	MX25_PAD_NFCLE,
};

struct imx_pin pins_nfcle__nfcle[] = {
	IMX25_PINCTRL_PIN(NFCLE, NFCLE),
};

struct imx_pin pins_nfcle__gpio_3_29[] = {
	IMX25_PINCTRL_PIN(NFCLE, GPIO_3_29),
};

/* NFWP_B */
unsigned int pin_ids_nfwp_b[] = {
	MX25_PAD_NFWP_B,
};

struct imx_pin pins_nfwp_b__nfwp_b[] = {
	IMX25_PINCTRL_PIN(NFWP_B, NFWP_B),
};

struct imx_pin pins_nfwp_b__gpio_3_30[] = {
	IMX25_PINCTRL_PIN(NFWP_B, GPIO_3_30),
};

/* NFRB */
unsigned int pin_ids_nfrb[] = {
	MX25_PAD_NFRB,
};

struct imx_pin pins_nfrb__nfrb[] = {
	IMX25_PINCTRL_PIN(NFRB, NFRB),
};

struct imx_pin pins_nfrb__gpio_3_31[] = {
	IMX25_PINCTRL_PIN(NFRB, GPIO_3_31),
};

/* D15 */
unsigned int pin_ids_d15[] = {
	MX25_PAD_D15,
};

struct imx_pin pins_d15__d15[] = {
	IMX25_PINCTRL_PIN(D15, D15),
};

struct imx_pin pins_d15__ld16[] = {
	IMX25_PINCTRL_PIN(D15, LD16),
};

struct imx_pin pins_d15__gpio_4_5[] = {
	IMX25_PINCTRL_PIN(D15, GPIO_4_5),
};

/* D14 */
unsigned int pin_ids_d14[] = {
	MX25_PAD_D14,
};

struct imx_pin pins_d14__d14[] = {
	IMX25_PINCTRL_PIN(D14, D14),
};

struct imx_pin pins_d14__ld17[] = {
	IMX25_PINCTRL_PIN(D14, LD17),
};

struct imx_pin pins_d14__gpio_4_6[] = {
	IMX25_PINCTRL_PIN(D14, GPIO_4_6),
};

/* D13 */
unsigned int pin_ids_d13[] = {
	MX25_PAD_D13,
};

struct imx_pin pins_d13__d13[] = {
	IMX25_PINCTRL_PIN(D13, D13),
};

struct imx_pin pins_d13__ld18[] = {
	IMX25_PINCTRL_PIN(D13, LD18),
};

struct imx_pin pins_d13__gpio_4_7[] = {
	IMX25_PINCTRL_PIN(D13, GPIO_4_7),
};

/* D12 */
unsigned int pin_ids_d12[] = {
	MX25_PAD_D12,
};

struct imx_pin pins_d12__d12[] = {
	IMX25_PINCTRL_PIN(D12, D12),
};

struct imx_pin pins_d12__gpio_4_8[] = {
	IMX25_PINCTRL_PIN(D12, GPIO_4_8),
};

/* D11 */
unsigned int pin_ids_d11[] = {
	MX25_PAD_D11,
};

struct imx_pin pins_d11__d11[] = {
	IMX25_PINCTRL_PIN(D11, D11),
};

struct imx_pin pins_d11__gpio_4_9[] = {
	IMX25_PINCTRL_PIN(D11, GPIO_4_9),
};

/* D10 */
unsigned int pin_ids_d10[] = {
	MX25_PAD_D10,
};

struct imx_pin pins_d10__d10[] = {
	IMX25_PINCTRL_PIN(D10, D10),
};

struct imx_pin pins_d10__gpio_4_10[] = {
	IMX25_PINCTRL_PIN(D10, GPIO_4_10),
};

struct imx_pin pins_d10__usbotg_oc[] = {
	IMX25_PINCTRL_PIN(D10, USBOTG_OC),
};

/* D9 */
unsigned int pin_ids_d9[] = {
	MX25_PAD_D9,
};

struct imx_pin pins_d9__d9[] = {
	IMX25_PINCTRL_PIN(D9, D9),
};

struct imx_pin pins_d9__gpio_4_11[] = {
	IMX25_PINCTRL_PIN(D9, GPIO_4_11),
};

struct imx_pin pins_d9__usbh2_pwr[] = {
	IMX25_PINCTRL_PIN(D9, USBH2_PWR),
};

/* D8 */
unsigned int pin_ids_d8[] = {
	MX25_PAD_D8,
};

struct imx_pin pins_d8__d8[] = {
	IMX25_PINCTRL_PIN(D8, D8),
};

struct imx_pin pins_d8__gpio_4_12[] = {
	IMX25_PINCTRL_PIN(D8, GPIO_4_12),
};

struct imx_pin pins_d8__usbh2_oc[] = {
	IMX25_PINCTRL_PIN(D8, USBH2_OC),
};

/* D7 */
unsigned int pin_ids_d7[] = {
	MX25_PAD_D7,
};

struct imx_pin pins_d7__d7[] = {
	IMX25_PINCTRL_PIN(D7, D7),
};

struct imx_pin pins_d7__gpio_4_13[] = {
	IMX25_PINCTRL_PIN(D7, GPIO_4_13),
};

/* D6 */
unsigned int pin_ids_d6[] = {
	MX25_PAD_D6,
};

struct imx_pin pins_d6__d6[] = {
	IMX25_PINCTRL_PIN(D6, D6),
};

struct imx_pin pins_d6__gpio_4_14[] = {
	IMX25_PINCTRL_PIN(D6, GPIO_4_14),
};

/* D5 */
unsigned int pin_ids_d5[] = {
	MX25_PAD_D5,
};

struct imx_pin pins_d5__d5[] = {
	IMX25_PINCTRL_PIN(D5, D5),
};

struct imx_pin pins_d5__gpio_4_15[] = {
	IMX25_PINCTRL_PIN(D5, GPIO_4_15),
};

/* D4 */
unsigned int pin_ids_d4[] = {
	MX25_PAD_D4,
};

struct imx_pin pins_d4__d4[] = {
	IMX25_PINCTRL_PIN(D4, D4),
};

struct imx_pin pins_d4__gpio_4_16[] = {
	IMX25_PINCTRL_PIN(D4, GPIO_4_16),
};

/* D3 */
unsigned int pin_ids_d3[] = {
	MX25_PAD_D3,
};

struct imx_pin pins_d3__d3[] = {
	IMX25_PINCTRL_PIN(D3, D3),
};

struct imx_pin pins_d3__gpio_4_17[] = {
	IMX25_PINCTRL_PIN(D3, GPIO_4_17),
};

/* D2 */
unsigned int pin_ids_d2[] = {
	MX25_PAD_D2,
};

struct imx_pin pins_d2__d2[] = {
	IMX25_PINCTRL_PIN(D2, D2),
};

struct imx_pin pins_d2__gpio_4_18[] = {
	IMX25_PINCTRL_PIN(D2, GPIO_4_18),
};

/* D1 */
unsigned int pin_ids_d1[] = {
	MX25_PAD_D1,
};

struct imx_pin pins_d1__d1[] = {
	IMX25_PINCTRL_PIN(D1, D1),
};

struct imx_pin pins_d1__gpio_4_19[] = {
	IMX25_PINCTRL_PIN(D1, GPIO_4_19),
};

/* D0 */
unsigned int pin_ids_d0[] = {
	MX25_PAD_D0,
};

struct imx_pin pins_d0__d0[] = {
	IMX25_PINCTRL_PIN(D0, D0),
};

struct imx_pin pins_d0__gpio_4_20[] = {
	IMX25_PINCTRL_PIN(D0, GPIO_4_20),
};

/* LD0 */
unsigned int pin_ids_ld0[] = {
	MX25_PAD_LD0,
};

struct imx_pin pins_ld0__ld0[] = {
	IMX25_PINCTRL_PIN(LD0, LD0),
};

struct imx_pin pins_ld0__csi_d0[] = {
	IMX25_PINCTRL_PIN(LD0, CSI_D0),
};

struct imx_pin pins_ld0__gpio_2_15[] = {
	IMX25_PINCTRL_PIN(LD0, GPIO_2_15),
};

/* LD1 */
unsigned int pin_ids_ld1[] = {
	MX25_PAD_LD1,
};

struct imx_pin pins_ld1__ld1[] = {
	IMX25_PINCTRL_PIN(LD1, LD1),
};

struct imx_pin pins_ld1__csi_d1[] = {
	IMX25_PINCTRL_PIN(LD1, CSI_D1),
};

struct imx_pin pins_ld1__gpio_2_16[] = {
	IMX25_PINCTRL_PIN(LD1, GPIO_2_16),
};

/* LD2 */
unsigned int pin_ids_ld2[] = {
	MX25_PAD_LD2,
};

struct imx_pin pins_ld2__ld2[] = {
	IMX25_PINCTRL_PIN(LD2, LD2),
};

struct imx_pin pins_ld2__gpio_2_17[] = {
	IMX25_PINCTRL_PIN(LD2, GPIO_2_17),
};

/* LD3 */
unsigned int pin_ids_ld3[] = {
	MX25_PAD_LD3,
};

struct imx_pin pins_ld3__ld3[] = {
	IMX25_PINCTRL_PIN(LD3, LD3),
};

struct imx_pin pins_ld3__gpio_2_18[] = {
	IMX25_PINCTRL_PIN(LD3, GPIO_2_18),
};

/* LD4 */
unsigned int pin_ids_ld4[] = {
	MX25_PAD_LD4,
};

struct imx_pin pins_ld4__ld4[] = {
	IMX25_PINCTRL_PIN(LD4, LD4),
};

struct imx_pin pins_ld4__gpio_2_19[] = {
	IMX25_PINCTRL_PIN(LD4, GPIO_2_19),
};

/* LD5 */
unsigned int pin_ids_ld5[] = {
	MX25_PAD_LD5,
};

struct imx_pin pins_ld5__ld5[] = {
	IMX25_PINCTRL_PIN(LD5, LD5),
};

struct imx_pin pins_ld5__gpio_1_19[] = {
	IMX25_PINCTRL_PIN(LD5, GPIO_1_19),
};

/* LD6 */
unsigned int pin_ids_ld6[] = {
	MX25_PAD_LD6,
};

struct imx_pin pins_ld6__ld6[] = {
	IMX25_PINCTRL_PIN(LD6, LD6),
};

struct imx_pin pins_ld6__gpio_1_20[] = {
	IMX25_PINCTRL_PIN(LD6, GPIO_1_20),
};

/* LD7 */
unsigned int pin_ids_ld7[] = {
	MX25_PAD_LD7,
};

struct imx_pin pins_ld7__ld7[] = {
	IMX25_PINCTRL_PIN(LD7, LD7),
};

struct imx_pin pins_ld7__gpio_1_21[] = {
	IMX25_PINCTRL_PIN(LD7, GPIO_1_21),
};

/* LD8 */
unsigned int pin_ids_ld8[] = {
	MX25_PAD_LD8,
};

struct imx_pin pins_ld8__ld8[] = {
	IMX25_PINCTRL_PIN(LD8, LD8),
};

struct imx_pin pins_ld8__uart4_rxd[] = {
	IMX25_PINCTRL_PIN(LD8, UART4_RXD),
};

struct imx_pin pins_ld8__fec_tx_err[] = {
	IMX25_PINCTRL_PIN(LD8, FEC_TX_ERR),
};

/* LD9 */
unsigned int pin_ids_ld9[] = {
	MX25_PAD_LD9,
};

struct imx_pin pins_ld9__ld9[] = {
	IMX25_PINCTRL_PIN(LD9, LD9),
};

struct imx_pin pins_ld9__uart4_txd[] = {
	IMX25_PINCTRL_PIN(LD9, UART4_TXD),
};

struct imx_pin pins_ld9__fec_col[] = {
	IMX25_PINCTRL_PIN(LD9, FEC_COL),
};

/* LD10 */
unsigned int pin_ids_ld10[] = {
	MX25_PAD_LD10,
};

struct imx_pin pins_ld10__ld10[] = {
	IMX25_PINCTRL_PIN(LD10, LD10),
};

struct imx_pin pins_ld10__uart4_rts[] = {
	IMX25_PINCTRL_PIN(LD10, UART4_RTS),
};

struct imx_pin pins_ld10__fec_rx_er[] = {
	IMX25_PINCTRL_PIN(LD10, FEC_RX_ER),
};

/* LD11 */
unsigned int pin_ids_ld11[] = {
	MX25_PAD_LD11,
};

struct imx_pin pins_ld11__ld11[] = {
	IMX25_PINCTRL_PIN(LD11, LD11),
};

struct imx_pin pins_ld11__uart4_cts[] = {
	IMX25_PINCTRL_PIN(LD11, UART4_CTS),
};

struct imx_pin pins_ld11__fec_rdata2[] = {
	IMX25_PINCTRL_PIN(LD11, FEC_RDATA2),
};

/* LD12 */
unsigned int pin_ids_ld12[] = {
	MX25_PAD_LD12,
};

struct imx_pin pins_ld12__ld12[] = {
	IMX25_PINCTRL_PIN(LD12, LD12),
};

struct imx_pin pins_ld12__cspi2_mosi[] = {
	IMX25_PINCTRL_PIN(LD12, CSPI2_MOSI),
};

struct imx_pin pins_ld12__fec_rdata3[] = {
	IMX25_PINCTRL_PIN(LD12, FEC_RDATA3),
};

/* LD13 */
unsigned int pin_ids_ld13[] = {
	MX25_PAD_LD13,
};

struct imx_pin pins_ld13__ld13[] = {
	IMX25_PINCTRL_PIN(LD13, LD13),
};

struct imx_pin pins_ld13__cspi2_miso[] = {
	IMX25_PINCTRL_PIN(LD13, CSPI2_MISO),
};

struct imx_pin pins_ld13__fec_tdata2[] = {
	IMX25_PINCTRL_PIN(LD13, FEC_TDATA2),
};

/* LD14 */
unsigned int pin_ids_ld14[] = {
	MX25_PAD_LD14,
};

struct imx_pin pins_ld14__ld14[] = {
	IMX25_PINCTRL_PIN(LD14, LD14),
};

struct imx_pin pins_ld14__cspi2_sclk[] = {
	IMX25_PINCTRL_PIN(LD14, CSPI2_SCLK),
};

struct imx_pin pins_ld14__fec_tdata3[] = {
	IMX25_PINCTRL_PIN(LD14, FEC_TDATA3),
};

/* LD15 */
unsigned int pin_ids_ld15[] = {
	MX25_PAD_LD15,
};

struct imx_pin pins_ld15__ld15[] = {
	IMX25_PINCTRL_PIN(LD15, LD15),
};

struct imx_pin pins_ld15__cspi2_rdy[] = {
	IMX25_PINCTRL_PIN(LD15, CSPI2_RDY),
};

struct imx_pin pins_ld15__fec_rx_clk[] = {
	IMX25_PINCTRL_PIN(LD15, FEC_RX_CLK),
};

/* HSYNC */
unsigned int pin_ids_hsync[] = {
	MX25_PAD_HSYNC,
};

struct imx_pin pins_hsync__hsync[] = {
	IMX25_PINCTRL_PIN(HSYNC, HSYNC),
};

struct imx_pin pins_hsync__gpio_1_22[] = {
	IMX25_PINCTRL_PIN(HSYNC, GPIO_1_22),
};

struct imx_pin pins_hsync__i2c3_clk[] = {
	IMX25_PINCTRL_PIN(HSYNC, I2C3_CLK),
};

/* VSYNC */
unsigned int pin_ids_vsync[] = {
	MX25_PAD_VSYNC,
};

struct imx_pin pins_vsync__vsync[] = {
	IMX25_PINCTRL_PIN(VSYNC, VSYNC),
};

struct imx_pin pins_vsync__gpio_1_23[] = {
	IMX25_PINCTRL_PIN(VSYNC, GPIO_1_23),
};

struct imx_pin pins_vsync__i2c3_dat[] = {
	IMX25_PINCTRL_PIN(VSYNC, I2C3_DAT),
};

/* LSCLK */
unsigned int pin_ids_lsclk[] = {
	MX25_PAD_LSCLK,
};

struct imx_pin pins_lsclk__lsclk[] = {
	IMX25_PINCTRL_PIN(LSCLK, LSCLK),
};

struct imx_pin pins_lsclk__gpio_1_24[] = {
	IMX25_PINCTRL_PIN(LSCLK, GPIO_1_24),
};

/* OE_ACD */
unsigned int pin_ids_oe_acd[] = {
	MX25_PAD_OE_ACD,
};

struct imx_pin pins_oe_acd__oe_acd[] = {
	IMX25_PINCTRL_PIN(OE_ACD, OE_ACD),
};

struct imx_pin pins_oe_acd__gpio_1_25[] = {
	IMX25_PINCTRL_PIN(OE_ACD, GPIO_1_25),
};

/* CONTRAST */
unsigned int pin_ids_contrast[] = {
	MX25_PAD_CONTRAST,
};

struct imx_pin pins_contrast__contrast[] = {
	IMX25_PINCTRL_PIN(CONTRAST, CONTRAST),
};

struct imx_pin pins_contrast__pwm4_pwmo[] = {
	IMX25_PINCTRL_PIN(CONTRAST, PWM4_PWMO),
};

struct imx_pin pins_contrast__fec_crs[] = {
	IMX25_PINCTRL_PIN(CONTRAST, FEC_CRS),
};

/* PWM */
unsigned int pin_ids_pwm[] = {
	MX25_PAD_PWM,
};

struct imx_pin pins_pwm__pwm[] = {
	IMX25_PINCTRL_PIN(PWM, PWM),
};

struct imx_pin pins_pwm__gpio_1_26[] = {
	IMX25_PINCTRL_PIN(PWM, GPIO_1_26),
};

struct imx_pin pins_pwm__usbh2_oc[] = {
	IMX25_PINCTRL_PIN(PWM, USBH2_OC),
};

/* CSI_D2 */
unsigned int pin_ids_csi_d2[] = {
	MX25_PAD_CSI_D2,
};

struct imx_pin pins_csi_d2__csi_d2[] = {
	IMX25_PINCTRL_PIN(CSI_D2, CSI_D2),
};

struct imx_pin pins_csi_d2__uart5_rxd_mux[] = {
	IMX25_PINCTRL_PIN(CSI_D2, UART5_RXD_MUX),
};

struct imx_pin pins_csi_d2__gpio_1_27[] = {
	IMX25_PINCTRL_PIN(CSI_D2, GPIO_1_27),
};

struct imx_pin pins_csi_d2__cspi3_mosi[] = {
	IMX25_PINCTRL_PIN(CSI_D2, CSPI3_MOSI),
};

/* CSI_D3 */
unsigned int pin_ids_csi_d3[] = {
	MX25_PAD_CSI_D3,
};

struct imx_pin pins_csi_d3__csi_d3[] = {
	IMX25_PINCTRL_PIN(CSI_D3, CSI_D3),
};

struct imx_pin pins_csi_d3__uart5_txd_mux[] = {
	IMX25_PINCTRL_PIN(CSI_D3, UART5_TXD_MUX),
};

struct imx_pin pins_csi_d3__gpio_1_28[] = {
	IMX25_PINCTRL_PIN(CSI_D3, GPIO_1_28),
};

struct imx_pin pins_csi_d3__cspi3_miso[] = {
	IMX25_PINCTRL_PIN(CSI_D3, CSPI3_MISO),
};

/* CSI_D4 */
unsigned int pin_ids_csi_d4[] = {
	MX25_PAD_CSI_D4,
};

struct imx_pin pins_csi_d4__csi_d4[] = {
	IMX25_PINCTRL_PIN(CSI_D4, CSI_D4),
};

struct imx_pin pins_csi_d4__uart5_rts[] = {
	IMX25_PINCTRL_PIN(CSI_D4, UART5_RTS),
};

struct imx_pin pins_csi_d4__gpio_1_29[] = {
	IMX25_PINCTRL_PIN(CSI_D4, GPIO_1_29),
};

struct imx_pin pins_csi_d4__cspi3_sclk[] = {
	IMX25_PINCTRL_PIN(CSI_D4, CSPI3_SCLK),
};

/* CSI_D5 */
unsigned int pin_ids_csi_d5[] = {
	MX25_PAD_CSI_D5,
};

struct imx_pin pins_csi_d5__csi_d5[] = {
	IMX25_PINCTRL_PIN(CSI_D5, CSI_D5),
};

struct imx_pin pins_csi_d5__uart5_cts[] = {
	IMX25_PINCTRL_PIN(CSI_D5, UART5_CTS),
};

struct imx_pin pins_csi_d5__gpio_1_30[] = {
	IMX25_PINCTRL_PIN(CSI_D5, GPIO_1_30),
};

struct imx_pin pins_csi_d5__cspi3_rdy[] = {
	IMX25_PINCTRL_PIN(CSI_D5, CSPI3_RDY),
};

/* CSI_D6 */
unsigned int pin_ids_csi_d6[] = {
	MX25_PAD_CSI_D6,
};

struct imx_pin pins_csi_d6__csi_d6[] = {
	IMX25_PINCTRL_PIN(CSI_D6, CSI_D6),
};

struct imx_pin pins_csi_d6__sd2_cmd[] = {
	IMX25_PINCTRL_PIN(CSI_D6, SD2_CMD),
};

struct imx_pin pins_csi_d6__gpio_1_31[] = {
	IMX25_PINCTRL_PIN(CSI_D6, GPIO_1_31),
};

/* CSI_D7 */
unsigned int pin_ids_csi_d7[] = {
	MX25_PAD_CSI_D7,
};

struct imx_pin pins_csi_d7__csi_d7[] = {
	IMX25_PINCTRL_PIN(CSI_D7, CSI_D7),
};

struct imx_pin pins_csi_d7__sd2_clk[] = {
	IMX25_PINCTRL_PIN(CSI_D7, SD2_CLK),
};

struct imx_pin pins_csi_d7__gpio_1_6[] = {
	IMX25_PINCTRL_PIN(CSI_D7, GPIO_1_6),
};

/* CSI_D8 */
unsigned int pin_ids_csi_d8[] = {
	MX25_PAD_CSI_D8,
};

struct imx_pin pins_csi_d8__csi_d8[] = {
	IMX25_PINCTRL_PIN(CSI_D8, CSI_D8),
};

struct imx_pin pins_csi_d8__gpio_1_7[] = {
	IMX25_PINCTRL_PIN(CSI_D8, GPIO_1_7),
};

/* CSI_D9 */
unsigned int pin_ids_csi_d9[] = {
	MX25_PAD_CSI_D9,
};

struct imx_pin pins_csi_d9__csi_d9[] = {
	IMX25_PINCTRL_PIN(CSI_D9, CSI_D9),
};

struct imx_pin pins_csi_d9__gpio_4_21[] = {
	IMX25_PINCTRL_PIN(CSI_D9, GPIO_4_21),
};

/* CSI_MCLK */
unsigned int pin_ids_csi_mclk[] = {
	MX25_PAD_CSI_MCLK,
};

struct imx_pin pins_csi_mclk__csi_mclk[] = {
	IMX25_PINCTRL_PIN(CSI_MCLK, CSI_MCLK),
};

struct imx_pin pins_csi_mclk__sd2_data0[] = {
	IMX25_PINCTRL_PIN(CSI_MCLK, SD2_DATA0),
};

struct imx_pin pins_csi_mclk__gpio_1_8[] = {
	IMX25_PINCTRL_PIN(CSI_MCLK, GPIO_1_8),
};

/* CSI_VSYNC */
unsigned int pin_ids_csi_vsync[] = {
	MX25_PAD_CSI_VSYNC,
};

struct imx_pin pins_csi_vsync__csi_vsync[] = {
	IMX25_PINCTRL_PIN(CSI_VSYNC, CSI_VSYNC),
};

struct imx_pin pins_csi_vsync__sd2_data1[] = {
	IMX25_PINCTRL_PIN(CSI_VSYNC, SD2_DATA1),
};

struct imx_pin pins_csi_vsync__gpio_1_9[] = {
	IMX25_PINCTRL_PIN(CSI_VSYNC, GPIO_1_9),
};

/* CSI_HSYNC */
unsigned int pin_ids_csi_hsync[] = {
	MX25_PAD_CSI_HSYNC,
};

struct imx_pin pins_csi_hsync__csi_hsync[] = {
	IMX25_PINCTRL_PIN(CSI_HSYNC, CSI_HSYNC),
};

struct imx_pin pins_csi_hsync__sd2_data2[] = {
	IMX25_PINCTRL_PIN(CSI_HSYNC, SD2_DATA2),
};

struct imx_pin pins_csi_hsync__gpio_1_10[] = {
	IMX25_PINCTRL_PIN(CSI_HSYNC, GPIO_1_10),
};

/* CSI_PIXCLK */
unsigned int pin_ids_csi_pixclk[] = {
	MX25_PAD_CSI_PIXCLK,
};

struct imx_pin pins_csi_pixclk__csi_pixclk[] = {
	IMX25_PINCTRL_PIN(CSI_PIXCLK, CSI_PIXCLK),
};

struct imx_pin pins_csi_pixclk__sd2_data3[] = {
	IMX25_PINCTRL_PIN(CSI_PIXCLK, SD2_DATA3),
};

struct imx_pin pins_csi_pixclk__gpio_1_11[] = {
	IMX25_PINCTRL_PIN(CSI_PIXCLK, GPIO_1_11),
};

/* I2C1_CLK */
unsigned int pin_ids_i2c1_clk[] = {
	MX25_PAD_I2C1_CLK,
};

struct imx_pin pins_i2c1_clk__i2c1_clk[] = {
	IMX25_PINCTRL_PIN(I2C1_CLK, I2C1_CLK),
};

struct imx_pin pins_i2c1_clk__gpio_1_12[] = {
	IMX25_PINCTRL_PIN(I2C1_CLK, GPIO_1_12),
};

/* I2C1_DAT */
unsigned int pin_ids_i2c1_dat[] = {
	MX25_PAD_I2C1_DAT,
};

struct imx_pin pins_i2c1_dat__i2c1_dat[] = {
	IMX25_PINCTRL_PIN(I2C1_DAT, I2C1_DAT),
};

struct imx_pin pins_i2c1_dat__gpio_1_13[] = {
	IMX25_PINCTRL_PIN(I2C1_DAT, GPIO_1_13),
};

/* CSPI1_MOSI */
unsigned int pin_ids_cspi1_mosi[] = {
	MX25_PAD_CSPI1_MOSI,
};

struct imx_pin pins_cspi1_mosi__cspi1_mosi[] = {
	IMX25_PINCTRL_PIN(CSPI1_MOSI, CSPI1_MOSI),
};

struct imx_pin pins_cspi1_mosi__uart3_rxd_mux[] = {
	IMX25_PINCTRL_PIN(CSPI1_MOSI, UART3_RXD_MUX),
};

struct imx_pin pins_cspi1_mosi__gpio_1_14[] = {
	IMX25_PINCTRL_PIN(CSPI1_MOSI, GPIO_1_14),
};

/* CSPI1_MISO */
unsigned int pin_ids_cspi1_miso[] = {
	MX25_PAD_CSPI1_MISO,
};

struct imx_pin pins_cspi1_miso__cspi1_miso[] = {
	IMX25_PINCTRL_PIN(CSPI1_MISO, CSPI1_MISO),
};

struct imx_pin pins_cspi1_miso__uart3_txd_mux[] = {
	IMX25_PINCTRL_PIN(CSPI1_MISO, UART3_TXD_MUX),
};

struct imx_pin pins_cspi1_miso__gpio_1_15[] = {
	IMX25_PINCTRL_PIN(CSPI1_MISO, GPIO_1_15),
};

/* CSPI1_SS0 */
unsigned int pin_ids_cspi1_ss0[] = {
	MX25_PAD_CSPI1_SS0,
};

struct imx_pin pins_cspi1_ss0__cspi1_ss0[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS0, CSPI1_SS0),
};

struct imx_pin pins_cspi1_ss0__gpio_1_16[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS0, GPIO_1_16),
};

struct imx_pin pins_cspi1_ss0__pwm2_pwmo[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS0, PWM2_PWMO),
};

/* CSPI1_SS1 */
unsigned int pin_ids_cspi1_ss1[] = {
	MX25_PAD_CSPI1_SS1,
};

struct imx_pin pins_cspi1_ss1__cspi1_ss1[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS1, CSPI1_SS1),
};

struct imx_pin pins_cspi1_ss1__uart3_rts[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS1, UART3_RTS),
};

struct imx_pin pins_cspi1_ss1__gpio_1_17[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS1, GPIO_1_17),
};

struct imx_pin pins_cspi1_ss1__i2c3_dat[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS1, I2C3_DAT),
};

/* CSPI1_SCLK */
unsigned int pin_ids_cspi1_sclk[] = {
	MX25_PAD_CSPI1_SCLK,
};

struct imx_pin pins_cspi1_sclk__cspi1_sclk[] = {
	IMX25_PINCTRL_PIN(CSPI1_SCLK, CSPI1_SCLK),
};

struct imx_pin pins_cspi1_sclk__uart3_cts[] = {
	IMX25_PINCTRL_PIN(CSPI1_SCLK, UART3_CTS),
};

struct imx_pin pins_cspi1_sclk__gpio_1_18[] = {
	IMX25_PINCTRL_PIN(CSPI1_SCLK, GPIO_1_18),
};

/* CSPI1_RDY */
unsigned int pin_ids_cspi1_rdy[] = {
	MX25_PAD_CSPI1_RDY,
};

struct imx_pin pins_cspi1_rdy__cspi1_rdy[] = {
	IMX25_PINCTRL_PIN(CSPI1_RDY, CSPI1_RDY),
};

struct imx_pin pins_cspi1_rdy__gpio_2_22[] = {
	IMX25_PINCTRL_PIN(CSPI1_RDY, GPIO_2_22),
};

/* UART1_RXD */
unsigned int pin_ids_uart1_rxd[] = {
	MX25_PAD_UART1_RXD,
};

struct imx_pin pins_uart1_rxd__uart1_rxd[] = {
	IMX25_PINCTRL_PIN(UART1_RXD, UART1_RXD),
};

struct imx_pin pins_uart1_rxd__gpio_4_22[] = {
	IMX25_PINCTRL_PIN(UART1_RXD, GPIO_4_22),
};

/* UART1_TXD */
unsigned int pin_ids_uart1_txd[] = {
	MX25_PAD_UART1_TXD,
};

struct imx_pin pins_uart1_txd__uart1_txd[] = {
	IMX25_PINCTRL_PIN(UART1_TXD, UART1_TXD),
};

struct imx_pin pins_uart1_txd__gpio_4_23[] = {
	IMX25_PINCTRL_PIN(UART1_TXD, GPIO_4_23),
};

/* UART1_RTS */
unsigned int pin_ids_uart1_rts[] = {
	MX25_PAD_UART1_RTS,
};

struct imx_pin pins_uart1_rts__uart1_rts[] = {
	IMX25_PINCTRL_PIN(UART1_RTS, UART1_RTS),
};

struct imx_pin pins_uart1_rts__csi_d0[] = {
	IMX25_PINCTRL_PIN(UART1_RTS, CSI_D0),
};

struct imx_pin pins_uart1_rts__gpio_4_24[] = {
	IMX25_PINCTRL_PIN(UART1_RTS, GPIO_4_24),
};

/* UART1_CTS */
unsigned int pin_ids_uart1_cts[] = {
	MX25_PAD_UART1_CTS,
};

struct imx_pin pins_uart1_cts__uart1_cts[] = {
	IMX25_PINCTRL_PIN(UART1_CTS, UART1_CTS),
};

struct imx_pin pins_uart1_cts__csi_d1[] = {
	IMX25_PINCTRL_PIN(UART1_CTS, CSI_D1),
};

struct imx_pin pins_uart1_cts__gpio_4_25[] = {
	IMX25_PINCTRL_PIN(UART1_CTS, GPIO_4_25),
};

/* UART2_RXD */
unsigned int pin_ids_uart2_rxd[] = {
	MX25_PAD_UART2_RXD,
};

struct imx_pin pins_uart2_rxd__uart2_rxd[] = {
	IMX25_PINCTRL_PIN(UART2_RXD, UART2_RXD),
};

struct imx_pin pins_uart2_rxd__gpio_4_26[] = {
	IMX25_PINCTRL_PIN(UART2_RXD, GPIO_4_26),
};

/* UART2_TXD */
unsigned int pin_ids_uart2_txd[] = {
	MX25_PAD_UART2_TXD,
};

struct imx_pin pins_uart2_txd__uart2_txd[] = {
	IMX25_PINCTRL_PIN(UART2_TXD, UART2_TXD),
};

struct imx_pin pins_uart2_txd__gpio_4_27[] = {
	IMX25_PINCTRL_PIN(UART2_TXD, GPIO_4_27),
};

/* UART2_RTS */
unsigned int pin_ids_uart2_rts[] = {
	MX25_PAD_UART2_RTS,
};

struct imx_pin pins_uart2_rts__uart2_rts[] = {
	IMX25_PINCTRL_PIN(UART2_RTS, UART2_RTS),
};

struct imx_pin pins_uart2_rts__fec_col[] = {
	IMX25_PINCTRL_PIN(UART2_RTS, FEC_COL),
};

struct imx_pin pins_uart2_rts__gpio_4_28[] = {
	IMX25_PINCTRL_PIN(UART2_RTS, GPIO_4_28),
};

/* UART2_CTS */
unsigned int pin_ids_uart2_cts[] = {
	MX25_PAD_UART2_CTS,
};

struct imx_pin pins_uart2_cts__fec_rx_er[] = {
	IMX25_PINCTRL_PIN(UART2_CTS, FEC_RX_ER),
};

struct imx_pin pins_uart2_cts__uart2_cts[] = {
	IMX25_PINCTRL_PIN(UART2_CTS, UART2_CTS),
};

struct imx_pin pins_uart2_cts__gpio_4_29[] = {
	IMX25_PINCTRL_PIN(UART2_CTS, GPIO_4_29),
};

/* SD1_CMD */
unsigned int pin_ids_sd1_cmd[] = {
	MX25_PAD_SD1_CMD,
};

struct imx_pin pins_sd1_cmd__sd1_cmd[] = {
	IMX25_PINCTRL_PIN(SD1_CMD, SD1_CMD),
};

struct imx_pin pins_sd1_cmd__fec_rdata2[] = {
	IMX25_PINCTRL_PIN(SD1_CMD, FEC_RDATA2),
};

struct imx_pin pins_sd1_cmd__gpio_2_23[] = {
	IMX25_PINCTRL_PIN(SD1_CMD, GPIO_2_23),
};

/* SD1_CLK */
unsigned int pin_ids_sd1_clk[] = {
	MX25_PAD_SD1_CLK,
};

struct imx_pin pins_sd1_clk__sd1_clk[] = {
	IMX25_PINCTRL_PIN(SD1_CLK, SD1_CLK),
};

struct imx_pin pins_sd1_clk__fec_rdata3[] = {
	IMX25_PINCTRL_PIN(SD1_CLK, FEC_RDATA3),
};

struct imx_pin pins_sd1_clk__gpio_2_24[] = {
	IMX25_PINCTRL_PIN(SD1_CLK, GPIO_2_24),
};

/* SD1_DATA0 */
unsigned int pin_ids_sd1_data0[] = {
	MX25_PAD_SD1_DATA0,
};

struct imx_pin pins_sd1_data0__sd1_data0[] = {
	IMX25_PINCTRL_PIN(SD1_DATA0, SD1_DATA0),
};

struct imx_pin pins_sd1_data0__gpio_2_25[] = {
	IMX25_PINCTRL_PIN(SD1_DATA0, GPIO_2_25),
};

/* SD1_DATA1 */
unsigned int pin_ids_sd1_data1[] = {
	MX25_PAD_SD1_DATA1,
};

struct imx_pin pins_sd1_data1__sd1_data1[] = {
	IMX25_PINCTRL_PIN(SD1_DATA1, SD1_DATA1),
};

struct imx_pin pins_sd1_data1__aud7_rxd[] = {
	IMX25_PINCTRL_PIN(SD1_DATA1, AUD7_RXD),
};

struct imx_pin pins_sd1_data1__gpio_2_26[] = {
	IMX25_PINCTRL_PIN(SD1_DATA1, GPIO_2_26),
};

/* SD1_DATA2 */
unsigned int pin_ids_sd1_data2[] = {
	MX25_PAD_SD1_DATA2,
};

struct imx_pin pins_sd1_data2__sd1_data2[] = {
	IMX25_PINCTRL_PIN(SD1_DATA2, SD1_DATA2),
};

struct imx_pin pins_sd1_data2__fec_rx_clk[] = {
	IMX25_PINCTRL_PIN(SD1_DATA2, FEC_RX_CLK),
};

struct imx_pin pins_sd1_data2__gpio_2_27[] = {
	IMX25_PINCTRL_PIN(SD1_DATA2, GPIO_2_27),
};

/* SD1_DATA3 */
unsigned int pin_ids_sd1_data3[] = {
	MX25_PAD_SD1_DATA3,
};

struct imx_pin pins_sd1_data3__sd1_data3[] = {
	IMX25_PINCTRL_PIN(SD1_DATA3, SD1_DATA3),
};

struct imx_pin pins_sd1_data3__fec_crs[] = {
	IMX25_PINCTRL_PIN(SD1_DATA3, FEC_CRS),
};

struct imx_pin pins_sd1_data3__gpio_2_28[] = {
	IMX25_PINCTRL_PIN(SD1_DATA3, GPIO_2_28),
};

/* KPP_ROW0 */
unsigned int pin_ids_kpp_row0[] = {
	MX25_PAD_KPP_ROW0,
};

struct imx_pin pins_kpp_row0__kpp_row0[] = {
	IMX25_PINCTRL_PIN(KPP_ROW0, KPP_ROW0),
};

struct imx_pin pins_kpp_row0__uart3_rxd[] = {
	IMX25_PINCTRL_PIN(KPP_ROW0, UART3_RXD),
};

struct imx_pin pins_kpp_row0__gpio_2_29[] = {
	IMX25_PINCTRL_PIN(KPP_ROW0, GPIO_2_29),
};

/* KPP_ROW1 */
unsigned int pin_ids_kpp_row1[] = {
	MX25_PAD_KPP_ROW1,
};

struct imx_pin pins_kpp_row1__kpp_row1[] = {
	IMX25_PINCTRL_PIN(KPP_ROW1, KPP_ROW1),
};

struct imx_pin pins_kpp_row1__uart3_txd[] = {
	IMX25_PINCTRL_PIN(KPP_ROW1, UART3_TXD),
};

struct imx_pin pins_kpp_row1__gpio_2_30[] = {
	IMX25_PINCTRL_PIN(KPP_ROW1, GPIO_2_30),
};

/* KPP_ROW2 */
unsigned int pin_ids_kpp_row2[] = {
	MX25_PAD_KPP_ROW2,
};

struct imx_pin pins_kpp_row2__kpp_row2[] = {
	IMX25_PINCTRL_PIN(KPP_ROW2, KPP_ROW2),
};

struct imx_pin pins_kpp_row2__uart3_rts[] = {
	IMX25_PINCTRL_PIN(KPP_ROW2, UART3_RTS),
};

struct imx_pin pins_kpp_row2__csi_d0[] = {
	IMX25_PINCTRL_PIN(KPP_ROW2, CSI_D0),
};

struct imx_pin pins_kpp_row2__gpio_2_31[] = {
	IMX25_PINCTRL_PIN(KPP_ROW2, GPIO_2_31),
};

/* KPP_ROW3 */
unsigned int pin_ids_kpp_row3[] = {
	MX25_PAD_KPP_ROW3,
};

struct imx_pin pins_kpp_row3__kpp_row3[] = {
	IMX25_PINCTRL_PIN(KPP_ROW3, KPP_ROW3),
};

struct imx_pin pins_kpp_row3__uart3_cts[] = {
	IMX25_PINCTRL_PIN(KPP_ROW3, UART3_CTS),
};

struct imx_pin pins_kpp_row3__csi_ld1[] = {
	IMX25_PINCTRL_PIN(KPP_ROW3, CSI_LD1),
};

struct imx_pin pins_kpp_row3__gpio_3_0[] = {
	IMX25_PINCTRL_PIN(KPP_ROW3, GPIO_3_0),
};

/* KPP_COL0 */
unsigned int pin_ids_kpp_col0[] = {
	MX25_PAD_KPP_COL0,
};

struct imx_pin pins_kpp_col0__kpp_col0[] = {
	IMX25_PINCTRL_PIN(KPP_COL0, KPP_COL0),
};

struct imx_pin pins_kpp_col0__uart4_rxd_mux[] = {
	IMX25_PINCTRL_PIN(KPP_COL0, UART4_RXD_MUX),
};

struct imx_pin pins_kpp_col0__aud5_txd[] = {
	IMX25_PINCTRL_PIN(KPP_COL0, AUD5_TXD),
};

struct imx_pin pins_kpp_col0__gpio_3_1[] = {
	IMX25_PINCTRL_PIN(KPP_COL0, GPIO_3_1),
};

/* KPP_COL1 */
unsigned int pin_ids_kpp_col1[] = {
	MX25_PAD_KPP_COL1,
};

struct imx_pin pins_kpp_col1__kpp_col1[] = {
	IMX25_PINCTRL_PIN(KPP_COL1, KPP_COL1),
};

struct imx_pin pins_kpp_col1__uart4_txd_mux[] = {
	IMX25_PINCTRL_PIN(KPP_COL1, UART4_TXD_MUX),
};

struct imx_pin pins_kpp_col1__aud5_rxd[] = {
	IMX25_PINCTRL_PIN(KPP_COL1, AUD5_RXD),
};

struct imx_pin pins_kpp_col1__gpio_3_2[] = {
	IMX25_PINCTRL_PIN(KPP_COL1, GPIO_3_2),
};

/* KPP_COL2 */
unsigned int pin_ids_kpp_col2[] = {
	MX25_PAD_KPP_COL2,
};

struct imx_pin pins_kpp_col2__kpp_col2[] = {
	IMX25_PINCTRL_PIN(KPP_COL2, KPP_COL2),
};

struct imx_pin pins_kpp_col2__uart4_rts[] = {
	IMX25_PINCTRL_PIN(KPP_COL2, UART4_RTS),
};

struct imx_pin pins_kpp_col2__aud5_txc[] = {
	IMX25_PINCTRL_PIN(KPP_COL2, AUD5_TXC),
};

struct imx_pin pins_kpp_col2__gpio_3_3[] = {
	IMX25_PINCTRL_PIN(KPP_COL2, GPIO_3_3),
};

/* KPP_COL3 */
unsigned int pin_ids_kpp_col3[] = {
	MX25_PAD_KPP_COL3,
};

struct imx_pin pins_kpp_col3__kpp_col3[] = {
	IMX25_PINCTRL_PIN(KPP_COL3, KPP_COL3),
};

struct imx_pin pins_kpp_col3__uart4_cts[] = {
	IMX25_PINCTRL_PIN(KPP_COL3, UART4_CTS),
};

struct imx_pin pins_kpp_col3__aud5_txfs[] = {
	IMX25_PINCTRL_PIN(KPP_COL3, AUD5_TXFS),
};

struct imx_pin pins_kpp_col3__gpio_3_4[] = {
	IMX25_PINCTRL_PIN(KPP_COL3, GPIO_3_4),
};

/* FEC_MDC */
unsigned int pin_ids_fec_mdc[] = {
	MX25_PAD_FEC_MDC,
};

struct imx_pin pins_fec_mdc__fec_mdc[] = {
	IMX25_PINCTRL_PIN(FEC_MDC, FEC_MDC),
};

struct imx_pin pins_fec_mdc__aud4_txd[] = {
	IMX25_PINCTRL_PIN(FEC_MDC, AUD4_TXD),
};

struct imx_pin pins_fec_mdc__gpio_3_5[] = {
	IMX25_PINCTRL_PIN(FEC_MDC, GPIO_3_5),
};

/* FEC_MDIO */
unsigned int pin_ids_fec_mdio[] = {
	MX25_PAD_FEC_MDIO,
};

struct imx_pin pins_fec_mdio__fec_mdio[] = {
	IMX25_PINCTRL_PIN(FEC_MDIO, FEC_MDIO),
};

struct imx_pin pins_fec_mdio__aud4_rxd[] = {
	IMX25_PINCTRL_PIN(FEC_MDIO, AUD4_RXD),
};

struct imx_pin pins_fec_mdio__gpio_3_6[] = {
	IMX25_PINCTRL_PIN(FEC_MDIO, GPIO_3_6),
};

/* FEC_TDATA0 */
unsigned int pin_ids_fec_tdata0[] = {
	MX25_PAD_FEC_TDATA0,
};

struct imx_pin pins_fec_tdata0__fec_tdata0[] = {
	IMX25_PINCTRL_PIN(FEC_TDATA0, FEC_TDATA0),
};

struct imx_pin pins_fec_tdata0__gpio_3_7[] = {
	IMX25_PINCTRL_PIN(FEC_TDATA0, GPIO_3_7),
};

/* FEC_TDATA1 */
unsigned int pin_ids_fec_tdata1[] = {
	MX25_PAD_FEC_TDATA1,
};

struct imx_pin pins_fec_tdata1__fec_tdata1[] = {
	IMX25_PINCTRL_PIN(FEC_TDATA1, FEC_TDATA1),
};

struct imx_pin pins_fec_tdata1__aud4_txfs[] = {
	IMX25_PINCTRL_PIN(FEC_TDATA1, AUD4_TXFS),
};

struct imx_pin pins_fec_tdata1__gpio_3_8[] = {
	IMX25_PINCTRL_PIN(FEC_TDATA1, GPIO_3_8),
};

/* FEC_TX_EN */
unsigned int pin_ids_fec_tx_en[] = {
	MX25_PAD_FEC_TX_EN,
};

struct imx_pin pins_fec_tx_en__fec_tx_en[] = {
	IMX25_PINCTRL_PIN(FEC_TX_EN, FEC_TX_EN),
};

struct imx_pin pins_fec_tx_en__gpio_3_9[] = {
	IMX25_PINCTRL_PIN(FEC_TX_EN, GPIO_3_9),
};

/* FEC_RDATA0 */
unsigned int pin_ids_fec_rdata0[] = {
	MX25_PAD_FEC_RDATA0,
};

struct imx_pin pins_fec_rdata0__fec_rdata0[] = {
	IMX25_PINCTRL_PIN(FEC_RDATA0, FEC_RDATA0),
};

struct imx_pin pins_fec_rdata0__gpio_3_10[] = {
	IMX25_PINCTRL_PIN(FEC_RDATA0, GPIO_3_10),
};

/* FEC_RDATA1 */
unsigned int pin_ids_fec_rdata1[] = {
	MX25_PAD_FEC_RDATA1,
};

struct imx_pin pins_fec_rdata1__fec_rdata1[] = {
	IMX25_PINCTRL_PIN(FEC_RDATA1, FEC_RDATA1),
};

struct imx_pin pins_fec_rdata1__gpio_3_11[] = {
	IMX25_PINCTRL_PIN(FEC_RDATA1, GPIO_3_11),
};

/* FEC_RX_DV */
unsigned int pin_ids_fec_rx_dv[] = {
	MX25_PAD_FEC_RX_DV,
};

struct imx_pin pins_fec_rx_dv__fec_rx_dv[] = {
	IMX25_PINCTRL_PIN(FEC_RX_DV, FEC_RX_DV),
};

struct imx_pin pins_fec_rx_dv__can2_rx[] = {
	IMX25_PINCTRL_PIN(FEC_RX_DV, CAN2_RX),
};

struct imx_pin pins_fec_rx_dv__gpio_3_12[] = {
	IMX25_PINCTRL_PIN(FEC_RX_DV, GPIO_3_12),
};

/* FEC_TX_CLK */
unsigned int pin_ids_fec_tx_clk[] = {
	MX25_PAD_FEC_TX_CLK,
};

struct imx_pin pins_fec_tx_clk__fec_tx_clk[] = {
	IMX25_PINCTRL_PIN(FEC_TX_CLK, FEC_TX_CLK),
};

struct imx_pin pins_fec_tx_clk__gpio_3_13[] = {
	IMX25_PINCTRL_PIN(FEC_TX_CLK, GPIO_3_13),
};

/* RTCK */
unsigned int pin_ids_rtck[] = {
	MX25_PAD_RTCK,
};

struct imx_pin pins_rtck__rtck[] = {
	IMX25_PINCTRL_PIN(RTCK, RTCK),
};

struct imx_pin pins_rtck__owire[] = {
	IMX25_PINCTRL_PIN(RTCK, OWIRE),
};

struct imx_pin pins_rtck__gpio_3_14[] = {
	IMX25_PINCTRL_PIN(RTCK, GPIO_3_14),
};

/* DE_B */
unsigned int pin_ids_de_b[] = {
	MX25_PAD_DE_B,
};

struct imx_pin pins_de_b__de_b[] = {
	IMX25_PINCTRL_PIN(DE_B, DE_B),
};

struct imx_pin pins_de_b__gpio_2_20[] = {
	IMX25_PINCTRL_PIN(DE_B, GPIO_2_20),
};

/* GPIO_A */
unsigned int pin_ids_gpio_a[] = {
	MX25_PAD_GPIO_A,
};

struct imx_pin pins_gpio_a__gpio_a[] = {
	IMX25_PINCTRL_PIN(GPIO_A, GPIO_A),
};

struct imx_pin pins_gpio_a__can1_tx[] = {
	IMX25_PINCTRL_PIN(GPIO_A, CAN1_TX),
};

struct imx_pin pins_gpio_a__usbotg_pwr[] = {
	IMX25_PINCTRL_PIN(GPIO_A, USBOTG_PWR),
};

struct imx_pin pins_gpio_a__i2c3_clk[] = {
	IMX25_PINCTRL_PIN(GPIO_A, I2C3_CLK),
};

struct imx_pin pins_gpio_a__pwm2_pwmo[] = {
	IMX25_PINCTRL_PIN(GPIO_A, PWM2_PWMO),
};

/* GPIO_B */
unsigned int pin_ids_gpio_b[] = {
	MX25_PAD_GPIO_B,
};

struct imx_pin pins_gpio_b__gpio_b[] = {
	IMX25_PINCTRL_PIN(GPIO_B, GPIO_B),
};

struct imx_pin pins_gpio_b__can1_rx[] = {
	IMX25_PINCTRL_PIN(GPIO_B, CAN1_RX),
};

struct imx_pin pins_gpio_b__usbotg_oc[] = {
	IMX25_PINCTRL_PIN(GPIO_B, USBOTG_OC),
};

struct imx_pin pins_gpio_b__i2c3_dat[] = {
	IMX25_PINCTRL_PIN(GPIO_B, I2C3_DAT),
};

struct imx_pin pins_gpio_b__pwm3_pwmo[] = {
	IMX25_PINCTRL_PIN(GPIO_B, PWM3_PWMO),
};

/* GPIO_C */
unsigned int pin_ids_gpio_c[] = {
	MX25_PAD_GPIO_C,
};

struct imx_pin pins_gpio_c__gpio_c[] = {
	IMX25_PINCTRL_PIN(GPIO_C, GPIO_C),
};

struct imx_pin pins_gpio_c__can2_tx[] = {
	IMX25_PINCTRL_PIN(GPIO_C, CAN2_TX),
};

struct imx_pin pins_gpio_c__i2c2_clk[] = {
	IMX25_PINCTRL_PIN(GPIO_C, I2C2_CLK),
};

struct imx_pin pins_gpio_c__pwm4_pwmo[] = {
	IMX25_PINCTRL_PIN(GPIO_C, PWM4_PWMO),
};

/* GPIO_D */
unsigned int pin_ids_gpio_d[] = {
	MX25_PAD_GPIO_D,
};

struct imx_pin pins_gpio_d__gpio_d[] = {
	IMX25_PINCTRL_PIN(GPIO_D, GPIO_D),
};

struct imx_pin pins_gpio_d__can2_rx[] = {
	IMX25_PINCTRL_PIN(GPIO_D, CAN2_RX),
};

struct imx_pin pins_gpio_d__i2c2_dat[] = {
	IMX25_PINCTRL_PIN(GPIO_D, I2C2_DAT),
};

/* GPIO_E */
unsigned int pin_ids_gpio_e[] = {
	MX25_PAD_GPIO_E,
};

struct imx_pin pins_gpio_e__ld16[] = {
	IMX25_PINCTRL_PIN(GPIO_E, LD16),
};

struct imx_pin pins_gpio_e__gpio_e[] = {
	IMX25_PINCTRL_PIN(GPIO_E, GPIO_E),
};

struct imx_pin pins_gpio_e__aud7_txd[] = {
	IMX25_PINCTRL_PIN(GPIO_E, AUD7_TXD),
};

struct imx_pin pins_gpio_e__i2c3_clk[] = {
	IMX25_PINCTRL_PIN(GPIO_E, I2C3_CLK),
};

/* GPIO_F */
unsigned int pin_ids_gpio_f[] = {
	MX25_PAD_GPIO_F,
};

struct imx_pin pins_gpio_f__ld17[] = {
	IMX25_PINCTRL_PIN(GPIO_F, LD17),
};

struct imx_pin pins_gpio_f__gpio_f[] = {
	IMX25_PINCTRL_PIN(GPIO_F, GPIO_F),
};

struct imx_pin pins_gpio_f__aud7_txc[] = {
	IMX25_PINCTRL_PIN(GPIO_F, AUD7_TXC),
};

/* EXT_ARMCLK */
unsigned int pin_ids_ext_armclk[] = {
	MX25_PAD_EXT_ARMCLK,
};

struct imx_pin pins_ext_armclk__ext_armclk[] = {
	IMX25_PINCTRL_PIN(EXT_ARMCLK, EXT_ARMCLK),
};

struct imx_pin pins_ext_armclk__gpio_3_15[] = {
	IMX25_PINCTRL_PIN(EXT_ARMCLK, GPIO_3_15),
};

/* UPLL_BYPCLK */
unsigned int pin_ids_upll_bypclk[] = {
	MX25_PAD_UPLL_BYPCLK,
};

struct imx_pin pins_upll_bypclk__upll_bypclk[] = {
	IMX25_PINCTRL_PIN(UPLL_BYPCLK, UPLL_BYPCLK),
};

struct imx_pin pins_upll_bypclk__gpio_3_16[] = {
	IMX25_PINCTRL_PIN(UPLL_BYPCLK, GPIO_3_16),
};

/* VSTBY_REQ */
unsigned int pin_ids_vstby_req[] = {
	MX25_PAD_VSTBY_REQ,
};

struct imx_pin pins_vstby_req__vstby_req[] = {
	IMX25_PINCTRL_PIN(VSTBY_REQ, VSTBY_REQ),
};

struct imx_pin pins_vstby_req__aud7_txfs[] = {
	IMX25_PINCTRL_PIN(VSTBY_REQ, AUD7_TXFS),
};

struct imx_pin pins_vstby_req__gpio_3_17[] = {
	IMX25_PINCTRL_PIN(VSTBY_REQ, GPIO_3_17),
};

/* VSTBY_ACK */
unsigned int pin_ids_vstby_ack[] = {
	MX25_PAD_VSTBY_ACK,
};

struct imx_pin pins_vstby_ack__vstby_ack[] = {
	IMX25_PINCTRL_PIN(VSTBY_ACK, VSTBY_ACK),
};

struct imx_pin pins_vstby_ack__gpio_3_18[] = {
	IMX25_PINCTRL_PIN(VSTBY_ACK, GPIO_3_18),
};

/* POWER_FAIL */
unsigned int pin_ids_power_fail[] = {
	MX25_PAD_POWER_FAIL,
};

struct imx_pin pins_power_fail__power_fail[] = {
	IMX25_PINCTRL_PIN(POWER_FAIL, POWER_FAIL),
};

struct imx_pin pins_power_fail__aud7_rxd[] = {
	IMX25_PINCTRL_PIN(POWER_FAIL, AUD7_RXD),
};

struct imx_pin pins_power_fail__gpio_3_19[] = {
	IMX25_PINCTRL_PIN(POWER_FAIL, GPIO_3_19),
};

/* CLKO */
unsigned int pin_ids_clko[] = {
	MX25_PAD_CLKO,
};

struct imx_pin pins_clko__clko[] = {
	IMX25_PINCTRL_PIN(CLKO, CLKO),
};

struct imx_pin pins_clko__gpio_2_21[] = {
	IMX25_PINCTRL_PIN(CLKO, GPIO_2_21),
};

/* BOOT_MODE0 */
unsigned int pin_ids_boot_mode0[] = {
	MX25_PAD_BOOT_MODE0,
};

struct imx_pin pins_boot_mode0__boot_mode0[] = {
	IMX25_PINCTRL_PIN(BOOT_MODE0, BOOT_MODE0),
};

struct imx_pin pins_boot_mode0__gpio_4_30[] = {
	IMX25_PINCTRL_PIN(BOOT_MODE0, GPIO_4_30),
};

/* BOOT_MODE1 */
unsigned int pin_ids_boot_mode1[] = {
	MX25_PAD_BOOT_MODE1,
};

struct imx_pin pins_boot_mode1__boot_mode1[] = {
	IMX25_PINCTRL_PIN(BOOT_MODE1, BOOT_MODE1),
};

struct imx_pin pins_boot_mode1__gpio_4_31[] = {
	IMX25_PINCTRL_PIN(BOOT_MODE1, GPIO_4_31),
};

/* TDO */
unsigned int pin_ids_tdo[] = {
	MX25_PAD_TDO,
};

struct imx_pin pins_tdo__tdo[] = {
	IMX25_PINCTRL_PIN(TDO, TDO),
};

/* CTL_GRP_DSE_CSI */
unsigned int pin_ids_ctl_grp_dse_csi[] = {
	MX25_PAD_GRP_DSE_CSI,
};

#define IMX25_PINCTRL_PIN_GROUP(pin, func) {		\
	.name = __stringify(pin##__##func),		\
	.npins = ARRAY_SIZE(pins_##pin##__##func),	\
	.pin_ids = pin_ids_##pin,			\
	.pins = pins_##pin##__##func,			\
}

static struct imx_pin_group imx25_pinctrl_groups[] = {
	IMX25_PINCTRL_PIN_GROUP(a10, a10),
	IMX25_PINCTRL_PIN_GROUP(a10, gpio_4_0),
	IMX25_PINCTRL_PIN_GROUP(a13, a13),
	IMX25_PINCTRL_PIN_GROUP(a13, gpio_4_1),
	IMX25_PINCTRL_PIN_GROUP(a14, a14),
	IMX25_PINCTRL_PIN_GROUP(a14, gpio_2_0),
	IMX25_PINCTRL_PIN_GROUP(a15, a15),
	IMX25_PINCTRL_PIN_GROUP(a15, gpio_2_1),
	IMX25_PINCTRL_PIN_GROUP(a16, a16),
	IMX25_PINCTRL_PIN_GROUP(a16, gpio_2_2),
	IMX25_PINCTRL_PIN_GROUP(a17, a17),
	IMX25_PINCTRL_PIN_GROUP(a17, gpio_2_3),
	IMX25_PINCTRL_PIN_GROUP(a18, a18),
	IMX25_PINCTRL_PIN_GROUP(a18, gpio_2_4),
	IMX25_PINCTRL_PIN_GROUP(a18, fec_col),
	IMX25_PINCTRL_PIN_GROUP(a19, a19),
	IMX25_PINCTRL_PIN_GROUP(a19, fec_rx_er),
	IMX25_PINCTRL_PIN_GROUP(a19, gpio_2_5),
	IMX25_PINCTRL_PIN_GROUP(a20, a20),
	IMX25_PINCTRL_PIN_GROUP(a20, gpio_2_6),
	IMX25_PINCTRL_PIN_GROUP(a20, fec_rdata2),
	IMX25_PINCTRL_PIN_GROUP(a21, a21),
	IMX25_PINCTRL_PIN_GROUP(a21, gpio_2_7),
	IMX25_PINCTRL_PIN_GROUP(a21, fec_rdata3),
	IMX25_PINCTRL_PIN_GROUP(a22, a22),
	IMX25_PINCTRL_PIN_GROUP(a22, gpio_2_8),
	IMX25_PINCTRL_PIN_GROUP(a23, a23),
	IMX25_PINCTRL_PIN_GROUP(a23, gpio_2_9),
	IMX25_PINCTRL_PIN_GROUP(a24, a24),
	IMX25_PINCTRL_PIN_GROUP(a24, gpio_2_10),
	IMX25_PINCTRL_PIN_GROUP(a24, fec_rx_clk),
	IMX25_PINCTRL_PIN_GROUP(a25, a25),
	IMX25_PINCTRL_PIN_GROUP(a25, gpio_2_11),
	IMX25_PINCTRL_PIN_GROUP(a25, fec_crs),
	IMX25_PINCTRL_PIN_GROUP(eb0, eb0),
	IMX25_PINCTRL_PIN_GROUP(eb0, aud4_txd),
	IMX25_PINCTRL_PIN_GROUP(eb0, gpio_2_12),
	IMX25_PINCTRL_PIN_GROUP(eb1, eb1),
	IMX25_PINCTRL_PIN_GROUP(eb1, aud4_rxd),
	IMX25_PINCTRL_PIN_GROUP(eb1, gpio_2_13),
	IMX25_PINCTRL_PIN_GROUP(oe, oe),
	IMX25_PINCTRL_PIN_GROUP(oe, aud4_txc),
	IMX25_PINCTRL_PIN_GROUP(oe, gpio_2_14),
	IMX25_PINCTRL_PIN_GROUP(cs0, cs0),
	IMX25_PINCTRL_PIN_GROUP(cs0, gpio_4_2),
	IMX25_PINCTRL_PIN_GROUP(cs1, cs1),
	IMX25_PINCTRL_PIN_GROUP(cs1, nf_ce3),
	IMX25_PINCTRL_PIN_GROUP(cs1, gpio_4_3),
	IMX25_PINCTRL_PIN_GROUP(cs4, cs4),
	IMX25_PINCTRL_PIN_GROUP(cs4, nf_ce1),
	IMX25_PINCTRL_PIN_GROUP(cs4, uart5_cts),
	IMX25_PINCTRL_PIN_GROUP(cs4, gpio_3_20),
	IMX25_PINCTRL_PIN_GROUP(cs5, cs5),
	IMX25_PINCTRL_PIN_GROUP(cs5, nf_ce2),
	IMX25_PINCTRL_PIN_GROUP(cs5, uart5_rts),
	IMX25_PINCTRL_PIN_GROUP(cs5, gpio_3_21),
	IMX25_PINCTRL_PIN_GROUP(nf_ce0, nf_ce0),
	IMX25_PINCTRL_PIN_GROUP(nf_ce0, gpio_3_22),
	IMX25_PINCTRL_PIN_GROUP(ecb, ecb),
	IMX25_PINCTRL_PIN_GROUP(ecb, uart5_txd_mux),
	IMX25_PINCTRL_PIN_GROUP(ecb, gpio_3_23),
	IMX25_PINCTRL_PIN_GROUP(lba, lba),
	IMX25_PINCTRL_PIN_GROUP(lba, uart5_rxd_mux),
	IMX25_PINCTRL_PIN_GROUP(lba, gpio_3_24),
	IMX25_PINCTRL_PIN_GROUP(bclk, bclk),
	IMX25_PINCTRL_PIN_GROUP(bclk, gpio_4_4),
	IMX25_PINCTRL_PIN_GROUP(rw, rw),
	IMX25_PINCTRL_PIN_GROUP(rw, aud4_txfs),
	IMX25_PINCTRL_PIN_GROUP(rw, gpio_3_25),
	IMX25_PINCTRL_PIN_GROUP(nfwe_b, nfwe_b),
	IMX25_PINCTRL_PIN_GROUP(nfwe_b, gpio_3_26),
	IMX25_PINCTRL_PIN_GROUP(nfre_b, nfre_b),
	IMX25_PINCTRL_PIN_GROUP(nfre_b, gpio_3_27),
	IMX25_PINCTRL_PIN_GROUP(nfale, nfale),
	IMX25_PINCTRL_PIN_GROUP(nfale, gpio_3_28),
	IMX25_PINCTRL_PIN_GROUP(nfcle, nfcle),
	IMX25_PINCTRL_PIN_GROUP(nfcle, gpio_3_29),
	IMX25_PINCTRL_PIN_GROUP(nfwp_b, nfwp_b),
	IMX25_PINCTRL_PIN_GROUP(nfwp_b, gpio_3_30),
	IMX25_PINCTRL_PIN_GROUP(nfrb, nfrb),
	IMX25_PINCTRL_PIN_GROUP(nfrb, gpio_3_31),
	IMX25_PINCTRL_PIN_GROUP(d15, d15),
	IMX25_PINCTRL_PIN_GROUP(d15, ld16),
	IMX25_PINCTRL_PIN_GROUP(d15, gpio_4_5),
	IMX25_PINCTRL_PIN_GROUP(d14, d14),
	IMX25_PINCTRL_PIN_GROUP(d14, ld17),
	IMX25_PINCTRL_PIN_GROUP(d14, gpio_4_6),
	IMX25_PINCTRL_PIN_GROUP(d13, d13),
	IMX25_PINCTRL_PIN_GROUP(d13, ld18),
	IMX25_PINCTRL_PIN_GROUP(d13, gpio_4_7),
	IMX25_PINCTRL_PIN_GROUP(d12, d12),
	IMX25_PINCTRL_PIN_GROUP(d12, gpio_4_8),
	IMX25_PINCTRL_PIN_GROUP(d11, d11),
	IMX25_PINCTRL_PIN_GROUP(d11, gpio_4_9),
	IMX25_PINCTRL_PIN_GROUP(d10, d10),
	IMX25_PINCTRL_PIN_GROUP(d10, gpio_4_10),
	IMX25_PINCTRL_PIN_GROUP(d10, usbotg_oc),
	IMX25_PINCTRL_PIN_GROUP(d9, d9),
	IMX25_PINCTRL_PIN_GROUP(d9, gpio_4_11),
	IMX25_PINCTRL_PIN_GROUP(d9, usbh2_pwr),
	IMX25_PINCTRL_PIN_GROUP(d8, d8),
	IMX25_PINCTRL_PIN_GROUP(d8, gpio_4_12),
	IMX25_PINCTRL_PIN_GROUP(d8, usbh2_oc),
	IMX25_PINCTRL_PIN_GROUP(d7, d7),
	IMX25_PINCTRL_PIN_GROUP(d7, gpio_4_13),
	IMX25_PINCTRL_PIN_GROUP(d6, d6),
	IMX25_PINCTRL_PIN_GROUP(d6, gpio_4_14),
	IMX25_PINCTRL_PIN_GROUP(d5, d5),
	IMX25_PINCTRL_PIN_GROUP(d5, gpio_4_15),
	IMX25_PINCTRL_PIN_GROUP(d4, d4),
	IMX25_PINCTRL_PIN_GROUP(d4, gpio_4_16),
	IMX25_PINCTRL_PIN_GROUP(d3, d3),
	IMX25_PINCTRL_PIN_GROUP(d3, gpio_4_17),
	IMX25_PINCTRL_PIN_GROUP(d2, d2),
	IMX25_PINCTRL_PIN_GROUP(d2, gpio_4_18),
	IMX25_PINCTRL_PIN_GROUP(d1, d1),
	IMX25_PINCTRL_PIN_GROUP(d1, gpio_4_19),
	IMX25_PINCTRL_PIN_GROUP(d0, d0),
	IMX25_PINCTRL_PIN_GROUP(d0, gpio_4_20),
	IMX25_PINCTRL_PIN_GROUP(ld0, ld0),
	IMX25_PINCTRL_PIN_GROUP(ld0, csi_d0),
	IMX25_PINCTRL_PIN_GROUP(ld0, gpio_2_15),
	IMX25_PINCTRL_PIN_GROUP(ld1, ld1),
	IMX25_PINCTRL_PIN_GROUP(ld1, csi_d1),
	IMX25_PINCTRL_PIN_GROUP(ld1, gpio_2_16),
	IMX25_PINCTRL_PIN_GROUP(ld2, ld2),
	IMX25_PINCTRL_PIN_GROUP(ld2, gpio_2_17),
	IMX25_PINCTRL_PIN_GROUP(ld3, ld3),
	IMX25_PINCTRL_PIN_GROUP(ld3, gpio_2_18),
	IMX25_PINCTRL_PIN_GROUP(ld4, ld4),
	IMX25_PINCTRL_PIN_GROUP(ld4, gpio_2_19),
	IMX25_PINCTRL_PIN_GROUP(ld5, ld5),
	IMX25_PINCTRL_PIN_GROUP(ld5, gpio_1_19),
	IMX25_PINCTRL_PIN_GROUP(ld6, ld6),
	IMX25_PINCTRL_PIN_GROUP(ld6, gpio_1_20),
	IMX25_PINCTRL_PIN_GROUP(ld7, ld7),
	IMX25_PINCTRL_PIN_GROUP(ld7, gpio_1_21),
	IMX25_PINCTRL_PIN_GROUP(ld8, ld8),
	IMX25_PINCTRL_PIN_GROUP(ld8, uart4_rxd),
	IMX25_PINCTRL_PIN_GROUP(ld8, fec_tx_err),
	IMX25_PINCTRL_PIN_GROUP(ld9, ld9),
	IMX25_PINCTRL_PIN_GROUP(ld9, uart4_txd),
	IMX25_PINCTRL_PIN_GROUP(ld9, fec_col),
	IMX25_PINCTRL_PIN_GROUP(ld10, ld10),
	IMX25_PINCTRL_PIN_GROUP(ld10, uart4_rts),
	IMX25_PINCTRL_PIN_GROUP(ld10, fec_rx_er),
	IMX25_PINCTRL_PIN_GROUP(ld11, ld11),
	IMX25_PINCTRL_PIN_GROUP(ld11, uart4_cts),
	IMX25_PINCTRL_PIN_GROUP(ld11, fec_rdata2),
	IMX25_PINCTRL_PIN_GROUP(ld12, ld12),
	IMX25_PINCTRL_PIN_GROUP(ld12, cspi2_mosi),
	IMX25_PINCTRL_PIN_GROUP(ld12, fec_rdata3),
	IMX25_PINCTRL_PIN_GROUP(ld13, ld13),
	IMX25_PINCTRL_PIN_GROUP(ld13, cspi2_miso),
	IMX25_PINCTRL_PIN_GROUP(ld13, fec_tdata2),
	IMX25_PINCTRL_PIN_GROUP(ld14, ld14),
	IMX25_PINCTRL_PIN_GROUP(ld14, cspi2_sclk),
	IMX25_PINCTRL_PIN_GROUP(ld14, fec_tdata3),
	IMX25_PINCTRL_PIN_GROUP(ld15, ld15),
	IMX25_PINCTRL_PIN_GROUP(ld15, cspi2_rdy),
	IMX25_PINCTRL_PIN_GROUP(ld15, fec_rx_clk),
	IMX25_PINCTRL_PIN_GROUP(hsync, hsync),
	IMX25_PINCTRL_PIN_GROUP(hsync, gpio_1_22),
	IMX25_PINCTRL_PIN_GROUP(hsync, i2c3_clk),
	IMX25_PINCTRL_PIN_GROUP(vsync, vsync),
	IMX25_PINCTRL_PIN_GROUP(vsync, gpio_1_23),
	IMX25_PINCTRL_PIN_GROUP(vsync, i2c3_dat),
	IMX25_PINCTRL_PIN_GROUP(lsclk, lsclk),
	IMX25_PINCTRL_PIN_GROUP(lsclk, gpio_1_24),
	IMX25_PINCTRL_PIN_GROUP(oe_acd, oe_acd),
	IMX25_PINCTRL_PIN_GROUP(oe_acd, gpio_1_25),
	IMX25_PINCTRL_PIN_GROUP(contrast, contrast),
	IMX25_PINCTRL_PIN_GROUP(contrast, pwm4_pwmo),
	IMX25_PINCTRL_PIN_GROUP(contrast, fec_crs),
	IMX25_PINCTRL_PIN_GROUP(pwm, pwm),
	IMX25_PINCTRL_PIN_GROUP(pwm, gpio_1_26),
	IMX25_PINCTRL_PIN_GROUP(pwm, usbh2_oc),
	IMX25_PINCTRL_PIN_GROUP(csi_d2, csi_d2),
	IMX25_PINCTRL_PIN_GROUP(csi_d2, uart5_rxd_mux),
	IMX25_PINCTRL_PIN_GROUP(csi_d2, gpio_1_27),
	IMX25_PINCTRL_PIN_GROUP(csi_d2, cspi3_mosi),
	IMX25_PINCTRL_PIN_GROUP(csi_d3, csi_d3),
	IMX25_PINCTRL_PIN_GROUP(csi_d3, uart5_txd_mux),
	IMX25_PINCTRL_PIN_GROUP(csi_d3, gpio_1_28),
	IMX25_PINCTRL_PIN_GROUP(csi_d3, cspi3_miso),
	IMX25_PINCTRL_PIN_GROUP(csi_d4, csi_d4),
	IMX25_PINCTRL_PIN_GROUP(csi_d4, uart5_rts),
	IMX25_PINCTRL_PIN_GROUP(csi_d4, gpio_1_29),
	IMX25_PINCTRL_PIN_GROUP(csi_d4, cspi3_sclk),
	IMX25_PINCTRL_PIN_GROUP(csi_d5, csi_d5),
	IMX25_PINCTRL_PIN_GROUP(csi_d5, uart5_cts),
	IMX25_PINCTRL_PIN_GROUP(csi_d5, gpio_1_30),
	IMX25_PINCTRL_PIN_GROUP(csi_d5, cspi3_rdy),
	IMX25_PINCTRL_PIN_GROUP(csi_d6, csi_d6),
	IMX25_PINCTRL_PIN_GROUP(csi_d6, sd2_cmd),
	IMX25_PINCTRL_PIN_GROUP(csi_d6, gpio_1_31),
	IMX25_PINCTRL_PIN_GROUP(csi_d7, csi_d7),
	IMX25_PINCTRL_PIN_GROUP(csi_d7, sd2_clk),
	IMX25_PINCTRL_PIN_GROUP(csi_d7, gpio_1_6),
	IMX25_PINCTRL_PIN_GROUP(csi_d8, csi_d8),
	IMX25_PINCTRL_PIN_GROUP(csi_d8, gpio_1_7),
	IMX25_PINCTRL_PIN_GROUP(csi_d9, csi_d9),
	IMX25_PINCTRL_PIN_GROUP(csi_d9, gpio_4_21),
	IMX25_PINCTRL_PIN_GROUP(csi_mclk, csi_mclk),
	IMX25_PINCTRL_PIN_GROUP(csi_mclk, sd2_data0),
	IMX25_PINCTRL_PIN_GROUP(csi_mclk, gpio_1_8),
	IMX25_PINCTRL_PIN_GROUP(csi_vsync, csi_vsync),
	IMX25_PINCTRL_PIN_GROUP(csi_vsync, sd2_data1),
	IMX25_PINCTRL_PIN_GROUP(csi_vsync, gpio_1_9),
	IMX25_PINCTRL_PIN_GROUP(csi_hsync, csi_hsync),
	IMX25_PINCTRL_PIN_GROUP(csi_hsync, sd2_data2),
	IMX25_PINCTRL_PIN_GROUP(csi_hsync, gpio_1_10),
	IMX25_PINCTRL_PIN_GROUP(csi_pixclk, csi_pixclk),
	IMX25_PINCTRL_PIN_GROUP(csi_pixclk, sd2_data3),
	IMX25_PINCTRL_PIN_GROUP(csi_pixclk, gpio_1_11),
	IMX25_PINCTRL_PIN_GROUP(i2c1_clk, i2c1_clk),
	IMX25_PINCTRL_PIN_GROUP(i2c1_clk, gpio_1_12),
	IMX25_PINCTRL_PIN_GROUP(i2c1_dat, i2c1_dat),
	IMX25_PINCTRL_PIN_GROUP(i2c1_dat, gpio_1_13),
	IMX25_PINCTRL_PIN_GROUP(cspi1_mosi, cspi1_mosi),
	IMX25_PINCTRL_PIN_GROUP(cspi1_mosi, uart3_rxd_mux),
	IMX25_PINCTRL_PIN_GROUP(cspi1_mosi, gpio_1_14),
	IMX25_PINCTRL_PIN_GROUP(cspi1_miso, cspi1_miso),
	IMX25_PINCTRL_PIN_GROUP(cspi1_miso, uart3_txd_mux),
	IMX25_PINCTRL_PIN_GROUP(cspi1_miso, gpio_1_15),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss0, cspi1_ss0),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss0, gpio_1_16),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss0, pwm2_pwmo),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss1, cspi1_ss1),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss1, uart3_rts),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss1, gpio_1_17),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss1, i2c3_dat),
	IMX25_PINCTRL_PIN_GROUP(cspi1_sclk, cspi1_sclk),
	IMX25_PINCTRL_PIN_GROUP(cspi1_sclk, uart3_cts),
	IMX25_PINCTRL_PIN_GROUP(cspi1_sclk, gpio_1_18),
	IMX25_PINCTRL_PIN_GROUP(cspi1_rdy, cspi1_rdy),
	IMX25_PINCTRL_PIN_GROUP(cspi1_rdy, gpio_2_22),
	IMX25_PINCTRL_PIN_GROUP(uart1_rxd, uart1_rxd),
	IMX25_PINCTRL_PIN_GROUP(uart1_rxd, gpio_4_22),
	IMX25_PINCTRL_PIN_GROUP(uart1_txd, uart1_txd),
	IMX25_PINCTRL_PIN_GROUP(uart1_txd, gpio_4_23),
	IMX25_PINCTRL_PIN_GROUP(uart1_rts, uart1_rts),
	IMX25_PINCTRL_PIN_GROUP(uart1_rts, csi_d0),
	IMX25_PINCTRL_PIN_GROUP(uart1_rts, gpio_4_24),
	IMX25_PINCTRL_PIN_GROUP(uart1_cts, uart1_cts),
	IMX25_PINCTRL_PIN_GROUP(uart1_cts, csi_d1),
	IMX25_PINCTRL_PIN_GROUP(uart1_cts, gpio_4_25),
	IMX25_PINCTRL_PIN_GROUP(uart2_rxd, uart2_rxd),
	IMX25_PINCTRL_PIN_GROUP(uart2_rxd, gpio_4_26),
	IMX25_PINCTRL_PIN_GROUP(uart2_txd, uart2_txd),
	IMX25_PINCTRL_PIN_GROUP(uart2_txd, gpio_4_27),
	IMX25_PINCTRL_PIN_GROUP(uart2_rts, uart2_rts),
	IMX25_PINCTRL_PIN_GROUP(uart2_rts, fec_col),
	IMX25_PINCTRL_PIN_GROUP(uart2_rts, gpio_4_28),
	IMX25_PINCTRL_PIN_GROUP(uart2_cts, fec_rx_er),
	IMX25_PINCTRL_PIN_GROUP(uart2_cts, uart2_cts),
	IMX25_PINCTRL_PIN_GROUP(uart2_cts, gpio_4_29),
	IMX25_PINCTRL_PIN_GROUP(sd1_cmd, sd1_cmd),
	IMX25_PINCTRL_PIN_GROUP(sd1_cmd, fec_rdata2),
	IMX25_PINCTRL_PIN_GROUP(sd1_cmd, gpio_2_23),
	IMX25_PINCTRL_PIN_GROUP(sd1_clk, sd1_clk),
	IMX25_PINCTRL_PIN_GROUP(sd1_clk, fec_rdata3),
	IMX25_PINCTRL_PIN_GROUP(sd1_clk, gpio_2_24),
	IMX25_PINCTRL_PIN_GROUP(sd1_data0, sd1_data0),
	IMX25_PINCTRL_PIN_GROUP(sd1_data0, gpio_2_25),
	IMX25_PINCTRL_PIN_GROUP(sd1_data1, sd1_data1),
	IMX25_PINCTRL_PIN_GROUP(sd1_data1, aud7_rxd),
	IMX25_PINCTRL_PIN_GROUP(sd1_data1, gpio_2_26),
	IMX25_PINCTRL_PIN_GROUP(sd1_data2, sd1_data2),
	IMX25_PINCTRL_PIN_GROUP(sd1_data2, fec_rx_clk),
	IMX25_PINCTRL_PIN_GROUP(sd1_data2, gpio_2_27),
	IMX25_PINCTRL_PIN_GROUP(sd1_data3, sd1_data3),
	IMX25_PINCTRL_PIN_GROUP(sd1_data3, fec_crs),
	IMX25_PINCTRL_PIN_GROUP(sd1_data3, gpio_2_28),
	IMX25_PINCTRL_PIN_GROUP(kpp_row0, kpp_row0),
	IMX25_PINCTRL_PIN_GROUP(kpp_row0, uart3_rxd),
	IMX25_PINCTRL_PIN_GROUP(kpp_row0, gpio_2_29),
	IMX25_PINCTRL_PIN_GROUP(kpp_row1, kpp_row1),
	IMX25_PINCTRL_PIN_GROUP(kpp_row1, uart3_txd),
	IMX25_PINCTRL_PIN_GROUP(kpp_row1, gpio_2_30),
	IMX25_PINCTRL_PIN_GROUP(kpp_row2, kpp_row2),
	IMX25_PINCTRL_PIN_GROUP(kpp_row2, uart3_rts),
	IMX25_PINCTRL_PIN_GROUP(kpp_row2, csi_d0),
	IMX25_PINCTRL_PIN_GROUP(kpp_row2, gpio_2_31),
	IMX25_PINCTRL_PIN_GROUP(kpp_row3, kpp_row3),
	IMX25_PINCTRL_PIN_GROUP(kpp_row3, uart3_cts),
	IMX25_PINCTRL_PIN_GROUP(kpp_row3, csi_ld1),
	IMX25_PINCTRL_PIN_GROUP(kpp_row3, gpio_3_0),
	IMX25_PINCTRL_PIN_GROUP(kpp_col0, kpp_col0),
	IMX25_PINCTRL_PIN_GROUP(kpp_col0, uart4_rxd_mux),
	IMX25_PINCTRL_PIN_GROUP(kpp_col0, aud5_txd),
	IMX25_PINCTRL_PIN_GROUP(kpp_col0, gpio_3_1),
	IMX25_PINCTRL_PIN_GROUP(kpp_col1, kpp_col1),
	IMX25_PINCTRL_PIN_GROUP(kpp_col1, uart4_txd_mux),
	IMX25_PINCTRL_PIN_GROUP(kpp_col1, aud5_rxd),
	IMX25_PINCTRL_PIN_GROUP(kpp_col1, gpio_3_2),
	IMX25_PINCTRL_PIN_GROUP(kpp_col2, kpp_col2),
	IMX25_PINCTRL_PIN_GROUP(kpp_col2, uart4_rts),
	IMX25_PINCTRL_PIN_GROUP(kpp_col2, aud5_txc),
	IMX25_PINCTRL_PIN_GROUP(kpp_col2, gpio_3_3),
	IMX25_PINCTRL_PIN_GROUP(kpp_col3, kpp_col3),
	IMX25_PINCTRL_PIN_GROUP(kpp_col3, uart4_cts),
	IMX25_PINCTRL_PIN_GROUP(kpp_col3, aud5_txfs),
	IMX25_PINCTRL_PIN_GROUP(kpp_col3, gpio_3_4),
	IMX25_PINCTRL_PIN_GROUP(fec_mdc, fec_mdc),
	IMX25_PINCTRL_PIN_GROUP(fec_mdc, aud4_txd),
	IMX25_PINCTRL_PIN_GROUP(fec_mdc, gpio_3_5),
	IMX25_PINCTRL_PIN_GROUP(fec_mdio, fec_mdio),
	IMX25_PINCTRL_PIN_GROUP(fec_mdio, aud4_rxd),
	IMX25_PINCTRL_PIN_GROUP(fec_mdio, gpio_3_6),
	IMX25_PINCTRL_PIN_GROUP(fec_tdata0, fec_tdata0),
	IMX25_PINCTRL_PIN_GROUP(fec_tdata0, gpio_3_7),
	IMX25_PINCTRL_PIN_GROUP(fec_tdata1, fec_tdata1),
	IMX25_PINCTRL_PIN_GROUP(fec_tdata1, aud4_txfs),
	IMX25_PINCTRL_PIN_GROUP(fec_tdata1, gpio_3_8),
	IMX25_PINCTRL_PIN_GROUP(fec_tx_en, fec_tx_en),
	IMX25_PINCTRL_PIN_GROUP(fec_tx_en, gpio_3_9),
	IMX25_PINCTRL_PIN_GROUP(fec_rdata0, fec_rdata0),
	IMX25_PINCTRL_PIN_GROUP(fec_rdata0, gpio_3_10),
	IMX25_PINCTRL_PIN_GROUP(fec_rdata1, fec_rdata1),
	IMX25_PINCTRL_PIN_GROUP(fec_rdata1, gpio_3_11),
	IMX25_PINCTRL_PIN_GROUP(fec_rx_dv, fec_rx_dv),
	IMX25_PINCTRL_PIN_GROUP(fec_rx_dv, can2_rx),
	IMX25_PINCTRL_PIN_GROUP(fec_rx_dv, gpio_3_12),
	IMX25_PINCTRL_PIN_GROUP(fec_tx_clk, fec_tx_clk),
	IMX25_PINCTRL_PIN_GROUP(fec_tx_clk, gpio_3_13),
	IMX25_PINCTRL_PIN_GROUP(rtck, rtck),
	IMX25_PINCTRL_PIN_GROUP(rtck, owire),
	IMX25_PINCTRL_PIN_GROUP(rtck, gpio_3_14),
	IMX25_PINCTRL_PIN_GROUP(de_b, de_b),
	IMX25_PINCTRL_PIN_GROUP(de_b, gpio_2_20),
	IMX25_PINCTRL_PIN_GROUP(tdo, tdo),
	IMX25_PINCTRL_PIN_GROUP(gpio_a, gpio_a),
	IMX25_PINCTRL_PIN_GROUP(gpio_a, can1_tx),
	IMX25_PINCTRL_PIN_GROUP(gpio_a, usbotg_pwr),
	IMX25_PINCTRL_PIN_GROUP(gpio_a, i2c3_clk),
	IMX25_PINCTRL_PIN_GROUP(gpio_a, pwm2_pwmo),
	IMX25_PINCTRL_PIN_GROUP(gpio_b, gpio_b),
	IMX25_PINCTRL_PIN_GROUP(gpio_b, can1_rx),
	IMX25_PINCTRL_PIN_GROUP(gpio_b, usbotg_oc),
	IMX25_PINCTRL_PIN_GROUP(gpio_b, i2c3_dat),
	IMX25_PINCTRL_PIN_GROUP(gpio_b, pwm3_pwmo),
	IMX25_PINCTRL_PIN_GROUP(gpio_c, gpio_c),
	IMX25_PINCTRL_PIN_GROUP(gpio_c, can2_tx),
	IMX25_PINCTRL_PIN_GROUP(gpio_c, i2c2_clk),
	IMX25_PINCTRL_PIN_GROUP(gpio_c, pwm4_pwmo),
	IMX25_PINCTRL_PIN_GROUP(gpio_d, gpio_d),
	IMX25_PINCTRL_PIN_GROUP(gpio_e, ld16),
	IMX25_PINCTRL_PIN_GROUP(gpio_d, can2_rx),
	IMX25_PINCTRL_PIN_GROUP(gpio_d, i2c2_dat),
	IMX25_PINCTRL_PIN_GROUP(gpio_e, gpio_e),
	IMX25_PINCTRL_PIN_GROUP(gpio_f, ld17),
	IMX25_PINCTRL_PIN_GROUP(gpio_e, aud7_txd),
	IMX25_PINCTRL_PIN_GROUP(gpio_e, i2c3_clk),
	IMX25_PINCTRL_PIN_GROUP(gpio_f, gpio_f),
	IMX25_PINCTRL_PIN_GROUP(gpio_f, aud7_txc),
	IMX25_PINCTRL_PIN_GROUP(ext_armclk, ext_armclk),
	IMX25_PINCTRL_PIN_GROUP(ext_armclk, gpio_3_15),
	IMX25_PINCTRL_PIN_GROUP(upll_bypclk, upll_bypclk),
	IMX25_PINCTRL_PIN_GROUP(upll_bypclk, gpio_3_16),
	IMX25_PINCTRL_PIN_GROUP(vstby_req, vstby_req),
	IMX25_PINCTRL_PIN_GROUP(vstby_req, aud7_txfs),
	IMX25_PINCTRL_PIN_GROUP(vstby_req, gpio_3_17),
	IMX25_PINCTRL_PIN_GROUP(vstby_ack, vstby_ack),
	IMX25_PINCTRL_PIN_GROUP(vstby_ack, gpio_3_18),
	IMX25_PINCTRL_PIN_GROUP(power_fail, power_fail),
	IMX25_PINCTRL_PIN_GROUP(power_fail, aud7_rxd),
	IMX25_PINCTRL_PIN_GROUP(power_fail, gpio_3_19),
	IMX25_PINCTRL_PIN_GROUP(clko, clko),
	IMX25_PINCTRL_PIN_GROUP(clko, gpio_2_21),
	IMX25_PINCTRL_PIN_GROUP(boot_mode0, boot_mode0),
	IMX25_PINCTRL_PIN_GROUP(boot_mode0, gpio_4_30),
	IMX25_PINCTRL_PIN_GROUP(boot_mode1, boot_mode1),
	IMX25_PINCTRL_PIN_GROUP(boot_mode1, gpio_4_31),
};

static const char *aud4_groups[] = {
	"eb0__aud4_txd",
	"eb1__aud4_rxd",
	"oe__aud4_txc",
	"rw__aud4_txfs",
	"fec_mdc__aud4_txd",
	"fec_mdio__aud4_rxd",
	"fec_tdata1__aud4_txfs",
};

static const char *aud5_groups[] = {
	"kpp_col0__aud5_txd",
	"kpp_col1__aud5_rxd",
	"kpp_col2__aud5_txc",
	"kpp_col3__aud5_txfs",
};

static const char *aud7_groups[] = {
	"sd1_data1__aud7_rxd",
	"gpio_e__aud7_txd",
	"gpio_f__aud7_txc",
	"vstby_req__aud7_txfs",
	"power_fail__aud7_rxd",
};

static const char *can1_groups[] = {
	"gpio_a__can1_tx",
	"gpio_b__can1_rx",
};

static const char *can2_groups[] = {
	"fec_rx_dv__can2_rx",
	"gpio_c__can2_tx",
	"gpio_d__can2_rx",
};

static const char *csi_groups[] = {
	"ld0__csi_d0",
	"ld1__csi_d1",
	"csi_d2__csi_d2",
	"csi_d3__csi_d3",
	"csi_d4__csi_d4",
	"csi_d5__csi_d5",
	"csi_d6__csi_d6",
	"csi_d7__csi_d7",
	"csi_d8__csi_d8",
	"csi_d9__csi_d9",
	"csi_mclk__csi_mclk",
	"csi_vsync__csi_vsync",
	"csi_hsync__csi_hsync",
	"csi_pixclk__csi_pixclk",
	"uart1_rts__csi_d0",
	"uart1_cts__csi_d1",
	"kpp_row2__csi_d0",
	"kpp_row3__csi_ld1",
};

static const char *cspi1_groups[] = {
	"cspi1_mosi__cspi1_mosi",
	"cspi1_miso__cspi1_miso",
	"cspi1_ss0__cspi1_ss0",
	"cspi1_ss1__cspi1_ss1",
	"cspi1_sclk__cspi1_sclk",
	"cspi1_rdy__cspi1_rdy",
};

static const char *cspi2_groups[] = {
	"ld12__cspi2_mosi",
	"ld13__cspi2_miso",
	"ld14__cspi2_sclk",
	"ld15__cspi2_rdy",
};

static const char *cspi3_groups[] = {
	"csi_d2__cspi3_mosi",
	"csi_d3__cspi3_miso",
	"csi_d4__cspi3_sclk",
	"csi_d5__cspi3_rdy",
};

static const char *fec_groups[] = {
	"a18__fec_col",
	"a19__fec_rx_er",
	"a20__fec_rdata2",
	"a21__fec_rdata3",
	"a24__fec_rx_clk",
	"a25__fec_crs",
	"ld8__fec_tx_err",
	"ld9__fec_col",
	"ld10__fec_rx_er",
	"ld11__fec_rdata2",
	"ld12__fec_rdata3",
	"ld13__fec_tdata2",
	"ld14__fec_tdata3",
	"ld15__fec_rx_clk",
	"contrast__fec_crs",
	"uart2_rts__fec_col",
	"uart2_cts__fec_rx_er",
	"sd1_cmd__fec_rdata2",
	"sd1_clk__fec_rdata3",
	"sd1_data2__fec_rx_clk",
	"sd1_data3__fec_crs",
	"fec_mdc__fec_mdc",
	"fec_mdio__fec_mdio",
	"fec_tdata0__fec_tdata0",
	"fec_tdata1__fec_tdata1",
	"fec_tx_en__fec_tx_en",
	"fec_rdata0__fec_rdata0",
	"fec_rdata1__fec_rdata1",
	"fec_rx_dv__fec_rx_dv",
	"fec_tx_clk__fec_tx_clk",
};

static const char *gpio1_groups[] = {
	"ld5__gpio_1_19",
	"ld6__gpio_1_20",
	"ld7__gpio_1_21",
	"hsync__gpio_1_22",
	"vsync__gpio_1_23",
	"lsclk__gpio_1_24",
	"oe_acd__gpio_1_25",
	"pwm__gpio_1_26",
	"csi_d2__gpio_1_27",
	"csi_d3__gpio_1_28",
	"csi_d4__gpio_1_29",
	"csi_d5__gpio_1_30",
	"csi_d6__gpio_1_31",
	"csi_d7__gpio_1_6",
	"csi_d8__gpio_1_7",
	"csi_mclk__gpio_1_8",
	"csi_vsync__gpio_1_9",
	"csi_hsync__gpio_1_10",
	"csi_pixclk__gpio_1_11",
	"i2c1_clk__gpio_1_12",
	"i2c1_dat__gpio_1_13",
	"cspi1_mosi__gpio_1_14",
	"cspi1_miso__gpio_1_15",
	"cspi1_ss0__gpio_1_16",
	"cspi1_ss1__gpio_1_17",
	"cspi1_sclk__gpio_1_18",
	"gpio_a__gpio_a",
	"gpio_b__gpio_b",
	"gpio_c__gpio_c",
	"gpio_d__gpio_d",
	"gpio_e__gpio_e",
	"gpio_f__gpio_f",
};

static const char *gpio2_groups[] = {
	"a14__gpio_2_0",
	"a15__gpio_2_1",
	"a16__gpio_2_2",
	"a17__gpio_2_3",
	"a18__gpio_2_4",
	"a19__gpio_2_5",
	"a20__gpio_2_6",
	"a21__gpio_2_7",
	"a22__gpio_2_8",
	"a23__gpio_2_9",
	"a24__gpio_2_10",
	"a25__gpio_2_11",
	"eb0__gpio_2_12",
	"eb1__gpio_2_13",
	"oe__gpio_2_14",
	"ld0__gpio_2_15",
	"ld1__gpio_2_16",
	"ld2__gpio_2_17",
	"ld3__gpio_2_18",
	"ld4__gpio_2_19",
	"cspi1_rdy__gpio_2_22",
	"sd1_cmd__gpio_2_23",
	"sd1_clk__gpio_2_24",
	"sd1_data0__gpio_2_25",
	"sd1_data1__gpio_2_26",
	"sd1_data2__gpio_2_27",
	"sd1_data3__gpio_2_28",
	"kpp_row0__gpio_2_29",
	"kpp_row1__gpio_2_30",
	"kpp_row2__gpio_2_31",
	"de_b__gpio_2_20",
	"clko__gpio_2_21",
};

static const char *gpio3_groups[] = {
	"cs4__gpio_3_20",
	"cs5__gpio_3_21",
	"nf_ce0__gpio_3_22",
	"ecb__gpio_3_23",
	"lba__gpio_3_24",
	"rw__gpio_3_25",
	"nfwe_b__gpio_3_26",
	"nfre_b__gpio_3_27",
	"nfale__gpio_3_28",
	"nfcle__gpio_3_29",
	"nfwp_b__gpio_3_30",
	"nfrb__gpio_3_31",
	"kpp_row3__gpio_3_0",
	"kpp_col0__gpio_3_1",
	"kpp_col1__gpio_3_2",
	"kpp_col2__gpio_3_3",
	"kpp_col3__gpio_3_4",
	"fec_mdc__gpio_3_5",
	"fec_mdio__gpio_3_6",
	"fec_tdata0__gpio_3_7",
	"fec_tdata1__gpio_3_8",
	"fec_tx_en__gpio_3_9",
	"fec_rdata0__gpio_3_10",
	"fec_rdata1__gpio_3_11",
	"fec_rx_dv__gpio_3_12",
	"fec_tx_clk__gpio_3_13",
	"rtck__gpio_3_14",
	"ext_armclk__gpio_3_15",
	"upll_bypclk__gpio_3_16",
	"vstby_req__gpio_3_17",
	"vstby_ack__gpio_3_18",
	"power_fail__gpio_3_19",
};

static const char *gpio4_groups[] = {
	"a10__gpio_4_0",
	"a13__gpio_4_1",
	"cs0__gpio_4_2",
	"cs1__gpio_4_3",
	"bclk__gpio_4_4",
	"d15__gpio_4_5",
	"d14__gpio_4_6",
	"d13__gpio_4_7",
	"d12__gpio_4_8",
	"d11__gpio_4_9",
	"d10__gpio_4_10",
	"d9__gpio_4_11",
	"d8__gpio_4_12",
	"d7__gpio_4_13",
	"d6__gpio_4_14",
	"d5__gpio_4_15",
	"d4__gpio_4_16",
	"d3__gpio_4_17",
	"d2__gpio_4_18",
	"d1__gpio_4_19",
	"d0__gpio_4_20",
	"csi_d9__gpio_4_21",
	"uart1_rxd__gpio_4_22",
	"uart1_txd__gpio_4_23",
	"uart1_rts__gpio_4_24",
	"uart1_cts__gpio_4_25",
	"uart2_rxd__gpio_4_26",
	"uart2_txd__gpio_4_27",
	"uart2_rts__gpio_4_28",
	"uart2_cts__gpio_4_29",
	"boot_mode0__gpio_4_30",
	"boot_mode1__gpio_4_31",
};

static const char *i2c1_groups[] = {
	"i2c1_clk__i2c1_clk",
	"i2c1_dat__i2c1_dat",
};

static const char *i2c2_groups[] = {
	"gpio_c__i2c2_clk",
	"gpio_d__i2c2_dat",
};

static const char *i2c3_groups[] = {
	"hsync__i2c3_clk",
	"vsync__i2c3_dat",
	"cspi1_ss1__i2c3_dat",
	"gpio_a__i2c3_clk",
	"gpio_b__i2c3_dat",
	"gpio_e__i2c3_clk",
};

static const char *jtag_groups[] = {
	"rtck__rtck",
	"tdo__tdo",
};

static const char *kpp_groups[] = {
	"kpp_row0__kpp_row0",
	"kpp_row1__kpp_row1",
	"kpp_row2__kpp_row2",
	"kpp_row3__kpp_row3",
	"kpp_col0__kpp_col0",
	"kpp_col1__kpp_col1",
	"kpp_col2__kpp_col2",
	"kpp_col3__kpp_col3",
};

static const char *lcd_groups[] = {
	"d15__ld16",
	"d14__ld17",
	"d13__ld18",
	"ld0__ld0",
	"ld1__ld1",
	"ld2__ld2",
	"ld3__ld3",
	"ld4__ld4",
	"ld5__ld5",
	"ld6__ld6",
	"ld7__ld7",
	"ld8__ld8",
	"ld9__ld9",
	"ld10__ld10",
	"ld11__ld11",
	"ld12__ld12",
	"ld13__ld13",
	"ld14__ld14",
	"ld15__ld15",
	"hsync__hsync",
	"vsync__vsync",
	"lsclk__lsclk",
	"oe_acd__oe_acd",
	"contrast__contrast",
	"gpio_e__ld16",
	"gpio_f__ld17",
};

static const char *nfc_groups[] = {
	"cs1__nf_ce3",
	"cs4__nf_ce1",
	"cs5__nf_ce2",
	"nf_ce0__nf_ce0",
	"nfwe_b__nfwe_b",
	"nfre_b__nfre_b",
	"nfale__nfale",
	"nfcle__nfcle",
	"nfwp_b__nfwp_b",
	"nfrb__nfrb",
};

static const char *owire_groups[] = {
	"rtck__owire",
};

static const char *pwm1_groups[] = {
	"pwm__pwm",
};

static const char *pwm2_groups[] = {
	"gpio_a__pwm2_pwmo",
	"cspi1_ss0__pwm2_pwmo",
};

static const char *pwm3_groups[] = {
	"gpio_b__pwm3_pwmo",
};

static const char *pwm4_groups[] = {
	"contrast__pwm4_pwmo",
	"gpio_c__pwm4_pwmo",
};

static const char *sd1_groups[] = {
	"sd1_cmd__sd1_cmd",
	"sd1_clk__sd1_clk",
	"sd1_data0__sd1_data0",
	"sd1_data1__sd1_data1",
	"sd1_data2__sd1_data2",
	"sd1_data3__sd1_data3",
};

static const char *sd2_groups[] = {
	"csi_d6__sd2_cmd",
	"csi_d7__sd2_clk",
	"csi_mclk__sd2_data0",
	"csi_vsync__sd2_data1",
	"csi_hsync__sd2_data2",
	"csi_pixclk__sd2_data3",
};

static const char *uart1_groups[] = {
	"uart1_rxd__uart1_rxd",
	"uart1_txd__uart1_txd",
	"uart1_rts__uart1_rts",
	"uart1_cts__uart1_cts",
};

static const char *uart2_groups[] = {
	"uart2_rxd__uart2_rxd",
	"uart2_txd__uart2_txd",
	"uart2_rts__uart2_rts",
	"uart2_cts__uart2_cts",
};

static const char *uart3_groups[] = {
	"kpp_row0__uart3_rxd",
	"kpp_row1__uart3_txd",
	"kpp_row2__uart3_rts",
	"kpp_row3__uart3_cts",
	"cspi1_mosi__uart3_rxd_mux",
	"cspi1_miso__uart3_txd_mux",
	"cspi1_ss1__uart3_rts",
	"cspi1_sclk__uart3_cts",
};

static const char *uart4_groups[] = {
	"ld8__uart4_rxd",
	"ld9__uart4_txd",
	"ld10__uart4_rts",
	"ld11__uart4_cts",
	"kpp_col0__uart4_rxd_mux",
	"kpp_col1__uart4_txd_mux",
	"kpp_col2__uart4_rts",
	"kpp_col3__uart4_cts",
};

static const char *uart5_groups[] = {
	"cs4__uart5_cts",
	"cs5__uart5_rts",
	"ecb__uart5_txd_mux",
	"lba__uart5_rxd_mux",
	"csi_d2__uart5_rxd_mux",
	"csi_d3__uart5_txd_mux",
	"csi_d4__uart5_rts",
	"csi_d5__uart5_cts",
};

static const char *usbh2_groups[] = {
	"d9__usbh2_pwr",
	"d8__usbh2_oc",
	"pwm__usbh2_oc",
};

static const char *usbotg_groups[] = {
	"d10__usbotg_oc",
	"gpio_a__usbotg_pwr",
	"gpio_b__usbotg_oc",
};

static const char *emi_groups[] = {
	"a10__a10",
	"a13__a13",
	"a14__a14",
	"a15__a15",
	"a16__a16",
	"a17__a17",
	"a18__a18",
	"a19__a19",
	"a20__a20",
	"a21__a21",
	"a22__a22",
	"a23__a23",
	"a24__a24",
	"a25__a25",
	"eb0__eb0",
	"eb1__eb1",
	"oe__oe",
	"cs0__cs0",
	"cs1__cs1",
	"cs4__cs4",
	"cs5__cs5",
	"ecb__ecb",
	"lba__lba",
	"bclk__bclk",
	"rw__rw",
	"d15__d15",
	"d14__d14",
	"d13__d13",
	"d12__d12",
	"d11__d11",
	"d10__d10",
	"d9__d9",
	"d8__d8",
	"d7__d7",
	"d6__d6",
	"d5__d5",
	"d4__d4",
	"d3__d3",
	"d2__d2",
	"d1__d1",
	"d0__d0",
	"de_b__de_b",
};

static const char *ccm_groups[] = {
	"ext_armclk__ext_armclk",
	"upll_bypclk__upll_bypclk",
	"vstby_req__vstby_req",
	"vstby_ack__vstby_ack",
	"power_fail__power_fail",
	"clko__clko",
	"boot_mode0__boot_mode0",
	"boot_mode1__boot_mode1",
};

#define IMX25_PINCTRL_PMX_FUNC(func) {			\
	.name = __stringify(func),			\
	.groups = func##_groups,			\
	.num_groups = ARRAY_SIZE(func##_groups),	\
}

static struct imx_pmx_func imx25_pinctrl_functions[] = {
	IMX25_PINCTRL_PMX_FUNC(aud4),
	IMX25_PINCTRL_PMX_FUNC(aud5),
	IMX25_PINCTRL_PMX_FUNC(aud7),
	IMX25_PINCTRL_PMX_FUNC(can1),
	IMX25_PINCTRL_PMX_FUNC(can2),
	IMX25_PINCTRL_PMX_FUNC(csi),
	IMX25_PINCTRL_PMX_FUNC(cspi1),
	IMX25_PINCTRL_PMX_FUNC(cspi2),
	IMX25_PINCTRL_PMX_FUNC(cspi3),
	IMX25_PINCTRL_PMX_FUNC(fec),
	IMX25_PINCTRL_PMX_FUNC(gpio1),
	IMX25_PINCTRL_PMX_FUNC(gpio2),
	IMX25_PINCTRL_PMX_FUNC(gpio3),
	IMX25_PINCTRL_PMX_FUNC(gpio4),
	IMX25_PINCTRL_PMX_FUNC(i2c1),
	IMX25_PINCTRL_PMX_FUNC(i2c2),
	IMX25_PINCTRL_PMX_FUNC(i2c3),
	IMX25_PINCTRL_PMX_FUNC(jtag),
	IMX25_PINCTRL_PMX_FUNC(kpp),
	IMX25_PINCTRL_PMX_FUNC(lcd),
	IMX25_PINCTRL_PMX_FUNC(nfc),
	IMX25_PINCTRL_PMX_FUNC(owire),
	IMX25_PINCTRL_PMX_FUNC(pwm1),
	IMX25_PINCTRL_PMX_FUNC(pwm2),
	IMX25_PINCTRL_PMX_FUNC(pwm3),
	IMX25_PINCTRL_PMX_FUNC(pwm4),
	IMX25_PINCTRL_PMX_FUNC(sd1),
	IMX25_PINCTRL_PMX_FUNC(sd2),
	IMX25_PINCTRL_PMX_FUNC(uart1),
	IMX25_PINCTRL_PMX_FUNC(uart2),
	IMX25_PINCTRL_PMX_FUNC(uart3),
	IMX25_PINCTRL_PMX_FUNC(uart4),
	IMX25_PINCTRL_PMX_FUNC(uart5),
	IMX25_PINCTRL_PMX_FUNC(usbh2),
	IMX25_PINCTRL_PMX_FUNC(usbotg),
	IMX25_PINCTRL_PMX_FUNC(emi),
	IMX25_PINCTRL_PMX_FUNC(ccm),
};

static struct imx_pinctrl_soc_info imx25_pinctrl_info = {
	.pins = imx25_pinctrl_pads,
	.npins = ARRAY_SIZE(imx25_pinctrl_pads),
	.pin_regs = imx25_pinctrl_regs,
	.groups = imx25_pinctrl_groups,
	.ngroups = ARRAY_SIZE(imx25_pinctrl_groups),
	.functions = imx25_pinctrl_functions,
	.nfunctions = ARRAY_SIZE(imx25_pinctrl_functions),
};

static struct of_device_id imx25_pinctrl_of_match[] = {
	{ .compatible = "fsl,imx25-iomuxc", },
	{ /* sentinel */ }
};

static int imx25_pinctrl_probe(struct platform_device *pdev)
{
	return imx_pinctrl_probe(pdev, &imx25_pinctrl_info);
}

static struct platform_driver imx25_pinctrl_driver = {
	.driver = {
		.name = "imx25-pinctrl",
		.owner = THIS_MODULE,
		.of_match_table = of_match_ptr(imx25_pinctrl_of_match),
	},
	.probe = imx25_pinctrl_probe,
	.remove = imx_pinctrl_remove,
};

static int __init imx25_pinctrl_init(void)
{
	return platform_driver_register(&imx25_pinctrl_driver);
}
arch_initcall(imx25_pinctrl_init);

static void __exit imx25_pinctrl_exit(void)
{
	platform_driver_unregister(&imx25_pinctrl_driver);
}
module_exit(imx25_pinctrl_exit);
MODULE_AUTHOR("Denis Carikli <denis@eukrea.com>");
MODULE_DESCRIPTION("Freescale IMX25 pinctrl driver");
MODULE_LICENSE("GPL v2");
