Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:46]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [F:/VivadoProj/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.NBitMux2x1(N=32)
Compiling module xil_defaultlib.RCA
Compiling module xil_defaultlib.ALU(N=32)
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.NBitShiftLeft
Compiling module xil_defaultlib.RCA(n=6)
Compiling module xil_defaultlib.NBitMux2x1_default
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.Simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_behav
