************************************
Synthesis stencil_2d
Checking dot... PASS
Checking vhdl... PASS
Simulating stencil_2d
Checking results...PASS
Checking if simulations run...PASS
************************************
Synthesis stencil_2d_optimized
Checking dot... PASS
Checking vhdl... PASS
Simulating stencil_2d
Checking results...PASS
Checking if simulations run...PASS
