// Seed: 3848699639
module module_0 (
    output reg id_0,
    output id_1,
    output id_2,
    input logic id_3
);
  assign id_2 = id_3;
  reg id_4;
  always @(1'b0 or posedge 1) id_0 <= id_4;
  logic id_5 = id_5;
  assign id_0 = id_4;
endmodule
