// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MatchCalculator_L3PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.512250,HLS_SYN_LAT=115,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=1660,HLS_SYN_LUT=6059,HLS_VERSION=2020_1}" *)

module MatchCalculator_L3PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        match_0_dataarray_data_V_address0,
        match_0_dataarray_data_V_ce0,
        match_0_dataarray_data_V_q0,
        match_1_dataarray_data_V_address0,
        match_1_dataarray_data_V_ce0,
        match_1_dataarray_data_V_q0,
        match_2_dataarray_data_V_address0,
        match_2_dataarray_data_V_ce0,
        match_2_dataarray_data_V_q0,
        match_3_dataarray_data_V_address0,
        match_3_dataarray_data_V_ce0,
        match_3_dataarray_data_V_q0,
        match_4_dataarray_data_V_address0,
        match_4_dataarray_data_V_ce0,
        match_4_dataarray_data_V_q0,
        match_5_dataarray_data_V_address0,
        match_5_dataarray_data_V_ce0,
        match_5_dataarray_data_V_q0,
        match_6_dataarray_data_V_address0,
        match_6_dataarray_data_V_ce0,
        match_6_dataarray_data_V_q0,
        match_7_dataarray_data_V_address0,
        match_7_dataarray_data_V_ce0,
        match_7_dataarray_data_V_q0,
        match_0_nentries_0_V,
        match_0_nentries_1_V,
        match_1_nentries_0_V,
        match_1_nentries_1_V,
        match_2_nentries_0_V,
        match_2_nentries_1_V,
        match_3_nentries_0_V,
        match_3_nentries_1_V,
        match_4_nentries_0_V,
        match_4_nentries_1_V,
        match_5_nentries_0_V,
        match_5_nentries_1_V,
        match_6_nentries_0_V,
        match_6_nentries_1_V,
        match_7_nentries_0_V,
        match_7_nentries_1_V,
        allstub_dataarray_data_V_address0,
        allstub_dataarray_data_V_ce0,
        allstub_dataarray_data_V_q0,
        allproj_dataarray_data_V_address0,
        allproj_dataarray_data_V_ce0,
        allproj_dataarray_data_V_q0,
        bx_o_V,
        bx_o_V_ap_vld,
        fullmatch_0_dataarray_data_V_address0,
        fullmatch_0_dataarray_data_V_ce0,
        fullmatch_0_dataarray_data_V_we0,
        fullmatch_0_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] match_0_dataarray_data_V_address0;
output   match_0_dataarray_data_V_ce0;
input  [13:0] match_0_dataarray_data_V_q0;
output  [7:0] match_1_dataarray_data_V_address0;
output   match_1_dataarray_data_V_ce0;
input  [13:0] match_1_dataarray_data_V_q0;
output  [7:0] match_2_dataarray_data_V_address0;
output   match_2_dataarray_data_V_ce0;
input  [13:0] match_2_dataarray_data_V_q0;
output  [7:0] match_3_dataarray_data_V_address0;
output   match_3_dataarray_data_V_ce0;
input  [13:0] match_3_dataarray_data_V_q0;
output  [7:0] match_4_dataarray_data_V_address0;
output   match_4_dataarray_data_V_ce0;
input  [13:0] match_4_dataarray_data_V_q0;
output  [7:0] match_5_dataarray_data_V_address0;
output   match_5_dataarray_data_V_ce0;
input  [13:0] match_5_dataarray_data_V_q0;
output  [7:0] match_6_dataarray_data_V_address0;
output   match_6_dataarray_data_V_ce0;
input  [13:0] match_6_dataarray_data_V_q0;
output  [7:0] match_7_dataarray_data_V_address0;
output   match_7_dataarray_data_V_ce0;
input  [13:0] match_7_dataarray_data_V_q0;
input  [6:0] match_0_nentries_0_V;
input  [6:0] match_0_nentries_1_V;
input  [6:0] match_1_nentries_0_V;
input  [6:0] match_1_nentries_1_V;
input  [6:0] match_2_nentries_0_V;
input  [6:0] match_2_nentries_1_V;
input  [6:0] match_3_nentries_0_V;
input  [6:0] match_3_nentries_1_V;
input  [6:0] match_4_nentries_0_V;
input  [6:0] match_4_nentries_1_V;
input  [6:0] match_5_nentries_0_V;
input  [6:0] match_5_nentries_1_V;
input  [6:0] match_6_nentries_0_V;
input  [6:0] match_6_nentries_1_V;
input  [6:0] match_7_nentries_0_V;
input  [6:0] match_7_nentries_1_V;
output  [9:0] allstub_dataarray_data_V_address0;
output   allstub_dataarray_data_V_ce0;
input  [35:0] allstub_dataarray_data_V_q0;
output  [9:0] allproj_dataarray_data_V_address0;
output   allproj_dataarray_data_V_ce0;
input  [59:0] allproj_dataarray_data_V_q0;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] fullmatch_0_dataarray_data_V_address0;
output   fullmatch_0_dataarray_data_V_ce0;
output   fullmatch_0_dataarray_data_V_we0;
output  [51:0] fullmatch_0_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg match_0_dataarray_data_V_ce0;
reg match_1_dataarray_data_V_ce0;
reg match_2_dataarray_data_V_ce0;
reg match_3_dataarray_data_V_ce0;
reg match_4_dataarray_data_V_ce0;
reg match_5_dataarray_data_V_ce0;
reg match_6_dataarray_data_V_ce0;
reg match_7_dataarray_data_V_ce0;
reg allstub_dataarray_data_V_ce0;
reg allproj_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_ce0;
reg fullmatch_0_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln467_fu_2188_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
reg    bx_o_V_1_ack_in;
reg    ap_block_state10_pp0_stage0_iter8;
reg    ap_enable_reg_pp0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [3:0] LUT_matchcut_phi1_address0;
reg    LUT_matchcut_phi1_ce0;
wire   [6:0] LUT_matchcut_phi1_q0;
wire   [3:0] LUT_matchcut_z2_address0;
reg    LUT_matchcut_z2_ce0;
wire   [7:0] LUT_matchcut_z2_q0;
reg   [0:0] do_init_reg_530;
reg   [0:0] p_rewind_reg_546;
reg   [2:0] bx_V92_rewind_reg_560;
reg   [0:0] read5_0_i85_reg_574;
reg   [0:0] read4_0_i84_reg_588;
reg   [0:0] read3_0_i83_reg_602;
reg   [0:0] read2_0_i82_reg_616;
reg   [0:0] read1_0_i81_reg_630;
reg   [0:0] read6_0_i80_reg_644;
reg   [0:0] read7_0_i79_reg_658;
reg   [0:0] read8_0_i78_reg_672;
reg   [6:0] t_V_935_reg_686;
reg   [6:0] t_V32_reg_700;
reg   [6:0] t_V_731_reg_714;
reg   [6:0] t_V_130_reg_728;
reg   [6:0] t_V_629_reg_742;
reg   [6:0] t_V_228_reg_756;
reg   [6:0] t_V_527_reg_770;
reg   [6:0] t_V_326_reg_784;
reg   [6:0] t_V_425_reg_798;
reg   [0:0] p_phi_reg_812;
reg   [0:0] p_phi_reg_812_pp0_iter1_reg;
reg   [0:0] p_phi_reg_812_pp0_iter2_reg;
reg   [0:0] p_phi_reg_812_pp0_iter3_reg;
reg   [0:0] p_phi_reg_812_pp0_iter4_reg;
reg   [0:0] p_phi_reg_812_pp0_iter5_reg;
reg   [0:0] p_phi_reg_812_pp0_iter6_reg;
reg   [0:0] p_phi_reg_812_pp0_iter7_reg;
reg   [2:0] bx_V92_phi_reg_824;
reg   [2:0] bx_V92_phi_reg_824_pp0_iter1_reg;
reg   [2:0] bx_V92_phi_reg_824_pp0_iter2_reg;
reg   [2:0] bx_V92_phi_reg_824_pp0_iter3_reg;
reg   [2:0] bx_V92_phi_reg_824_pp0_iter4_reg;
reg   [2:0] bx_V92_phi_reg_824_pp0_iter5_reg;
reg   [2:0] bx_V92_phi_reg_824_pp0_iter6_reg;
reg   [0:0] inread_assign77_reg_838;
reg   [0:0] inread_assign_176_reg_852;
reg   [0:0] inread_assign_275_reg_866;
reg   [0:0] inread_assign_374_reg_880;
reg   [0:0] valid_L1_1_next73_reg_894;
reg   [0:0] valid_L1_2_next72_reg_909;
reg   [0:0] valid_L1_3_next71_reg_924;
reg   [0:0] valid_L1_4_next70_reg_939;
reg   [0:0] vA_L1_1_next_369_reg_954;
reg   [0:0] vA_L1_2_next_368_reg_969;
reg   [0:0] vA_L1_3_next_367_reg_984;
reg   [0:0] vA_L1_4_next_366_reg_999;
reg   [0:0] valid_L1_1_next_165_reg_1014;
reg   [0:0] valid_L1_2_next_164_reg_1029;
reg   [0:0] valid_L1_3_next_163_reg_1044;
reg   [0:0] valid_L1_4_next_162_reg_1059;
reg   [0:0] sA_L1_1_next_361_reg_1074;
reg   [0:0] sA_L1_2_next_360_reg_1089;
reg   [0:0] sA_L1_3_next_359_reg_1104;
reg   [0:0] sA_L1_4_next_358_reg_1119;
reg   [0:0] sB_L1_1_next_357_reg_1134;
reg   [0:0] sB_L1_2_next_356_reg_1149;
reg   [0:0] sB_L1_3_next_355_reg_1164;
reg   [0:0] sB_L1_4_next_354_reg_1179;
reg   [0:0] inread_assign_453_reg_1194;
reg   [0:0] inread_assign_552_reg_1208;
reg   [0:0] valid_L2_1_next51_reg_1222;
reg   [0:0] valid_L2_2_next50_reg_1237;
reg   [0:0] vA_L2_1_next_149_reg_1252;
reg   [0:0] vA_L2_2_next_148_reg_1267;
reg   [0:0] valid_L2_1_next_147_reg_1282;
reg   [0:0] valid_L2_2_next_146_reg_1297;
reg   [0:0] sA_L2_1_next_345_reg_1312;
reg   [0:0] sA_L2_2_next_344_reg_1327;
reg   [0:0] sB_L2_1_next_343_reg_1342;
reg   [0:0] sB_L2_2_next_342_reg_1357;
reg   [13:0] cm_L1_1_next_data_V23_reg_1372;
reg   [13:0] cm_L1_2_next_data_V22_reg_1386;
reg   [13:0] cm_L1_3_next_data_V21_reg_1400;
reg   [13:0] cm_L1_4_next_data_V20_reg_1414;
reg   [13:0] p_Val2_319_reg_1428;
reg   [13:0] p_Val2_818_reg_1442;
reg   [13:0] p_Val2_1417_reg_1456;
reg   [13:0] p_Val2_2016_reg_1470;
reg   [13:0] cm_L1_1_next_data_V_215_reg_1484;
reg   [13:0] cm_L1_2_next_data_V_214_reg_1498;
reg   [13:0] cm_L1_3_next_data_V_213_reg_1512;
reg   [13:0] cm_L1_4_next_data_V_212_reg_1526;
reg   [0:0] vA_L3_next_140_reg_1540;
reg   [0:0] valid_L3_next_139_reg_1555;
reg   [0:0] sA_L3_next_338_reg_1570;
reg   [0:0] sB_L3_next_337_reg_1585;
reg   [13:0] cm_L2_1_next_data_V11_reg_1600;
reg   [13:0] cm_L2_2_next_data_V10_reg_1614;
reg   [13:0] p_Val2_269_reg_1628;
reg   [13:0] p_Val2_308_reg_1642;
reg   [13:0] cm_L2_1_next_data_V_27_reg_1656;
reg   [13:0] cm_L2_2_next_data_V_26_reg_1670;
reg   [0:0] valid_L3_next41_reg_1684;
reg   [13:0] p_Val2_345_reg_1698;
reg   [13:0] cm_L3_next_data_V_24_reg_1712;
reg   [13:0] cm_L3_next_data_V2_reg_1726;
reg   [0:0] goodmatch_next36_reg_1740;
reg   [6:0] t_V_834_reg_1754;
reg   [51:0] bestmatch_next_data_V_13_reg_1768;
wire   [6:0] t_V_13_fu_1870_p3;
reg   [6:0] t_V_13_reg_7073;
wire   [6:0] t_V_12_fu_1884_p3;
reg   [6:0] t_V_12_reg_7078;
wire   [6:0] t_V_14_fu_1898_p3;
reg   [6:0] t_V_14_reg_7083;
wire   [6:0] t_V_11_fu_1912_p3;
reg   [6:0] t_V_11_reg_7088;
wire   [6:0] t_V_15_fu_1926_p3;
reg   [6:0] t_V_15_reg_7093;
wire   [6:0] t_V_10_fu_1940_p3;
reg   [6:0] t_V_10_reg_7098;
wire   [6:0] t_V_16_fu_1954_p3;
reg   [6:0] t_V_16_reg_7103;
wire   [6:0] t_V_9_fu_1968_p3;
reg   [6:0] t_V_9_reg_7108;
wire   [0:0] icmp_ln887_fu_2080_p2;
reg   [0:0] icmp_ln887_reg_7153;
wire   [0:0] icmp_ln895_fu_2086_p2;
reg   [0:0] icmp_ln895_reg_7159;
wire   [0:0] icmp_ln887_1_fu_2092_p2;
reg   [0:0] icmp_ln887_1_reg_7165;
wire   [0:0] icmp_ln895_1_fu_2098_p2;
reg   [0:0] icmp_ln895_1_reg_7171;
wire   [0:0] icmp_ln887_2_fu_2104_p2;
reg   [0:0] icmp_ln887_2_reg_7177;
wire   [0:0] icmp_ln895_2_fu_2110_p2;
reg   [0:0] icmp_ln895_2_reg_7183;
wire   [0:0] icmp_ln887_3_fu_2116_p2;
reg   [0:0] icmp_ln887_3_reg_7189;
wire   [0:0] icmp_ln895_3_fu_2122_p2;
reg   [0:0] icmp_ln895_3_reg_7195;
wire   [0:0] icmp_ln887_4_fu_2128_p2;
reg   [0:0] icmp_ln887_4_reg_7201;
wire   [0:0] icmp_ln895_4_fu_2134_p2;
reg   [0:0] icmp_ln895_4_reg_7207;
wire   [0:0] icmp_ln887_5_fu_2140_p2;
reg   [0:0] icmp_ln887_5_reg_7213;
wire   [0:0] icmp_ln895_5_fu_2146_p2;
reg   [0:0] icmp_ln895_5_reg_7219;
wire   [0:0] icmp_ln887_6_fu_2152_p2;
reg   [0:0] icmp_ln887_6_reg_7225;
wire   [0:0] icmp_ln895_6_fu_2158_p2;
reg   [0:0] icmp_ln895_6_reg_7231;
wire   [0:0] icmp_ln887_7_fu_2164_p2;
reg   [0:0] icmp_ln887_7_reg_7237;
wire   [0:0] icmp_ln895_7_fu_2170_p2;
reg   [0:0] icmp_ln895_7_reg_7243;
wire   [0:0] icmp_ln879_fu_2176_p2;
reg   [0:0] icmp_ln879_reg_7249;
reg   [0:0] icmp_ln879_reg_7249_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_7249_pp0_iter2_reg;
reg   [0:0] icmp_ln879_reg_7249_pp0_iter3_reg;
reg   [0:0] icmp_ln879_reg_7249_pp0_iter4_reg;
reg   [0:0] icmp_ln879_reg_7249_pp0_iter5_reg;
reg   [0:0] icmp_ln879_reg_7249_pp0_iter6_reg;
reg   [0:0] icmp_ln879_reg_7249_pp0_iter7_reg;
wire   [6:0] t_V_17_fu_2182_p2;
reg   [6:0] t_V_17_reg_7255;
reg   [0:0] icmp_ln467_reg_7260;
reg   [0:0] icmp_ln467_reg_7260_pp0_iter1_reg;
reg   [0:0] icmp_ln467_reg_7260_pp0_iter2_reg;
reg   [0:0] icmp_ln467_reg_7260_pp0_iter3_reg;
reg   [0:0] icmp_ln467_reg_7260_pp0_iter4_reg;
reg   [0:0] icmp_ln467_reg_7260_pp0_iter5_reg;
reg   [0:0] icmp_ln467_reg_7260_pp0_iter6_reg;
reg   [0:0] icmp_ln467_reg_7260_pp0_iter7_reg;
wire   [0:0] valid1_fu_2194_p2;
reg   [0:0] valid1_reg_7264;
wire   [0:0] valid2_fu_2198_p2;
reg   [0:0] valid2_reg_7273;
wire   [0:0] valid3_fu_2202_p2;
reg   [0:0] valid3_reg_7282;
wire   [0:0] valid4_fu_2206_p2;
reg   [0:0] valid4_reg_7291;
wire   [0:0] valid5_fu_2210_p2;
reg   [0:0] valid5_reg_7300;
wire   [0:0] valid6_fu_2214_p2;
reg   [0:0] valid6_reg_7309;
wire   [0:0] valid7_fu_2218_p2;
reg   [0:0] valid7_reg_7318;
wire   [0:0] valid8_fu_2222_p2;
reg   [0:0] valid8_reg_7327;
wire   [0:0] xor_ln50_fu_2226_p2;
reg   [0:0] xor_ln50_reg_7336;
wire   [0:0] and_ln50_fu_2238_p2;
reg   [0:0] and_ln50_reg_7342;
wire   [0:0] xor_ln50_1_fu_2244_p2;
reg   [0:0] xor_ln50_1_reg_7347;
wire   [0:0] read1_next_fu_2256_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] and_ln51_fu_2262_p2;
reg   [0:0] and_ln51_reg_7357;
wire   [0:0] xor_ln51_fu_2268_p2;
reg   [0:0] xor_ln51_reg_7362;
wire   [0:0] read2_next_fu_2280_p2;
wire   [0:0] xor_ln55_1_fu_2286_p2;
reg   [0:0] xor_ln55_1_reg_7372;
wire   [0:0] and_ln55_fu_2292_p2;
reg   [0:0] and_ln55_reg_7377;
wire   [0:0] xor_ln84_fu_2302_p2;
reg   [0:0] xor_ln84_reg_7383;
wire   [0:0] xor_ln93_fu_2312_p2;
reg   [0:0] xor_ln93_reg_7389;
wire   [0:0] xor_ln50_2_fu_2318_p2;
reg   [0:0] xor_ln50_2_reg_7395;
wire   [0:0] and_ln50_2_fu_2330_p2;
reg   [0:0] and_ln50_2_reg_7401;
wire   [0:0] xor_ln50_3_fu_2336_p2;
reg   [0:0] xor_ln50_3_reg_7406;
wire   [0:0] read3_next_fu_2348_p2;
wire   [0:0] and_ln51_2_fu_2354_p2;
reg   [0:0] and_ln51_2_reg_7416;
wire   [0:0] xor_ln51_1_fu_2360_p2;
reg   [0:0] xor_ln51_1_reg_7421;
wire   [0:0] read4_next_fu_2372_p2;
wire   [0:0] xor_ln55_3_fu_2378_p2;
reg   [0:0] xor_ln55_3_reg_7431;
wire   [0:0] and_ln55_1_fu_2384_p2;
reg   [0:0] and_ln55_1_reg_7436;
wire   [0:0] xor_ln84_1_fu_2394_p2;
reg   [0:0] xor_ln84_1_reg_7442;
wire   [0:0] xor_ln93_1_fu_2404_p2;
reg   [0:0] xor_ln93_1_reg_7448;
wire   [0:0] xor_ln50_4_fu_2410_p2;
reg   [0:0] xor_ln50_4_reg_7454;
wire   [0:0] and_ln50_4_fu_2422_p2;
reg   [0:0] and_ln50_4_reg_7460;
wire   [0:0] xor_ln50_5_fu_2428_p2;
reg   [0:0] xor_ln50_5_reg_7465;
wire   [0:0] read5_next_fu_2440_p2;
wire   [0:0] and_ln51_4_fu_2446_p2;
reg   [0:0] and_ln51_4_reg_7475;
wire   [0:0] xor_ln51_2_fu_2452_p2;
reg   [0:0] xor_ln51_2_reg_7480;
wire   [0:0] read6_next_fu_2464_p2;
wire   [0:0] xor_ln55_5_fu_2470_p2;
reg   [0:0] xor_ln55_5_reg_7490;
wire   [0:0] and_ln55_2_fu_2476_p2;
reg   [0:0] and_ln55_2_reg_7495;
wire   [0:0] xor_ln84_2_fu_2486_p2;
reg   [0:0] xor_ln84_2_reg_7501;
wire   [0:0] xor_ln93_2_fu_2496_p2;
reg   [0:0] xor_ln93_2_reg_7507;
wire   [0:0] xor_ln50_6_fu_2502_p2;
reg   [0:0] xor_ln50_6_reg_7513;
wire   [0:0] and_ln50_6_fu_2514_p2;
reg   [0:0] and_ln50_6_reg_7519;
wire   [0:0] xor_ln50_7_fu_2520_p2;
reg   [0:0] xor_ln50_7_reg_7524;
wire   [0:0] read7_next_fu_2532_p2;
wire   [0:0] and_ln51_6_fu_2538_p2;
reg   [0:0] and_ln51_6_reg_7534;
wire   [0:0] xor_ln51_3_fu_2544_p2;
reg   [0:0] xor_ln51_3_reg_7539;
wire   [0:0] read8_next_fu_2556_p2;
wire   [0:0] xor_ln55_7_fu_2562_p2;
reg   [0:0] xor_ln55_7_reg_7549;
wire   [0:0] and_ln55_3_fu_2568_p2;
reg   [0:0] and_ln55_3_reg_7554;
wire   [0:0] xor_ln84_3_fu_2578_p2;
reg   [0:0] xor_ln84_3_reg_7560;
wire   [0:0] xor_ln93_3_fu_2588_p2;
reg   [0:0] xor_ln93_3_reg_7566;
wire   [13:0] tmpB_L1_1_data_V_fu_2929_p3;
reg   [13:0] tmpB_L1_1_data_V_reg_7572;
reg    ap_enable_reg_pp0_iter2;
wire   [13:0] tmpA_L1_1_data_V_fu_2961_p3;
reg   [13:0] tmpA_L1_1_data_V_reg_7577;
wire   [13:0] cm_L1_1_next_data_V_fu_2993_p3;
reg   [13:0] cm_L1_1_next_data_V_reg_7582;
wire   [0:0] sB_L1_1_fu_3023_p3;
wire   [0:0] sA_L1_1_fu_3053_p3;
wire   [0:0] vB_L1_1_fu_3081_p3;
wire   [0:0] vA_L1_1_fu_3109_p3;
wire   [0:0] valid_L1_1_4_fu_3143_p3;
reg   [0:0] valid_L1_1_4_reg_7609;
wire   [13:0] tmpB_L1_2_data_V_fu_3486_p3;
reg   [13:0] tmpB_L1_2_data_V_reg_7620;
wire   [13:0] tmpA_L1_2_data_V_fu_3518_p3;
reg   [13:0] tmpA_L1_2_data_V_reg_7625;
wire   [13:0] cm_L1_2_next_data_V_fu_3550_p3;
reg   [13:0] cm_L1_2_next_data_V_reg_7630;
wire   [0:0] sB_L1_2_fu_3580_p3;
wire   [0:0] sA_L1_2_fu_3610_p3;
wire   [0:0] vB_L1_2_fu_3638_p3;
wire   [0:0] vA_L1_2_fu_3666_p3;
wire   [0:0] valid_L1_2_4_fu_3700_p3;
reg   [0:0] valid_L1_2_4_reg_7657;
wire   [13:0] tmpB_L1_3_data_V_fu_4043_p3;
reg   [13:0] tmpB_L1_3_data_V_reg_7668;
wire   [13:0] tmpA_L1_3_data_V_fu_4075_p3;
reg   [13:0] tmpA_L1_3_data_V_reg_7673;
wire   [13:0] cm_L1_3_next_data_V_fu_4107_p3;
reg   [13:0] cm_L1_3_next_data_V_reg_7678;
wire   [0:0] sB_L1_3_fu_4137_p3;
wire   [0:0] sA_L1_3_fu_4167_p3;
wire   [0:0] vB_L1_3_fu_4195_p3;
wire   [0:0] vA_L1_3_fu_4223_p3;
wire   [0:0] valid_L1_3_4_fu_4257_p3;
reg   [0:0] valid_L1_3_4_reg_7705;
wire   [13:0] tmpB_L1_4_data_V_fu_4600_p3;
reg   [13:0] tmpB_L1_4_data_V_reg_7716;
wire   [13:0] tmpA_L1_4_data_V_fu_4632_p3;
reg   [13:0] tmpA_L1_4_data_V_reg_7721;
wire   [13:0] cm_L1_4_next_data_V_fu_4664_p3;
reg   [13:0] cm_L1_4_next_data_V_reg_7726;
wire   [0:0] sB_L1_4_fu_4694_p3;
wire   [0:0] sA_L1_4_fu_4724_p3;
wire   [0:0] vB_L1_4_fu_4752_p3;
wire   [0:0] vA_L1_4_fu_4780_p3;
wire   [0:0] valid_L1_4_4_fu_4814_p3;
reg   [0:0] valid_L1_4_4_reg_7753;
wire   [0:0] xor_ln50_8_fu_4822_p2;
reg   [0:0] xor_ln50_8_reg_7764;
wire   [0:0] and_ln50_8_fu_4834_p2;
reg   [0:0] and_ln50_8_reg_7770;
wire   [0:0] xor_ln50_9_fu_4840_p2;
reg   [0:0] xor_ln50_9_reg_7775;
wire   [0:0] read_L1_1_fu_4852_p2;
wire   [0:0] and_ln51_8_fu_4858_p2;
reg   [0:0] and_ln51_8_reg_7785;
wire   [0:0] xor_ln51_4_fu_4864_p2;
reg   [0:0] xor_ln51_4_reg_7790;
wire   [0:0] read_L1_2_fu_4876_p2;
wire   [0:0] xor_ln55_9_fu_4882_p2;
reg   [0:0] xor_ln55_9_reg_7800;
wire   [0:0] and_ln55_4_fu_4888_p2;
reg   [0:0] and_ln55_4_reg_7805;
reg   [6:0] p_Result_i16_reg_7811;
reg   [6:0] p_Result_i19_reg_7819;
wire   [0:0] xor_ln50_10_fu_4914_p2;
reg   [0:0] xor_ln50_10_reg_7827;
wire   [0:0] and_ln50_10_fu_4926_p2;
reg   [0:0] and_ln50_10_reg_7833;
wire   [0:0] xor_ln50_11_fu_4932_p2;
reg   [0:0] xor_ln50_11_reg_7838;
wire   [0:0] read_L1_3_fu_4944_p2;
wire   [0:0] and_ln51_10_fu_4950_p2;
reg   [0:0] and_ln51_10_reg_7848;
wire   [0:0] xor_ln51_5_fu_4956_p2;
reg   [0:0] xor_ln51_5_reg_7853;
wire   [0:0] read_L1_4_fu_4968_p2;
wire   [0:0] xor_ln55_11_fu_4974_p2;
reg   [0:0] xor_ln55_11_reg_7863;
wire   [0:0] and_ln55_5_fu_4980_p2;
reg   [0:0] and_ln55_5_reg_7868;
reg   [6:0] p_Result_i20_reg_7874;
reg   [6:0] p_Result_i23_reg_7882;
wire   [13:0] tmpB_L2_1_data_V_fu_5307_p3;
reg   [13:0] tmpB_L2_1_data_V_reg_7890;
reg    ap_enable_reg_pp0_iter3;
wire   [13:0] tmpA_L2_1_data_V_fu_5338_p3;
reg   [13:0] tmpA_L2_1_data_V_reg_7895;
wire   [13:0] cm_L2_1_next_data_V_fu_5369_p3;
reg   [13:0] cm_L2_1_next_data_V_reg_7900;
wire   [0:0] sB_L2_1_fu_5405_p3;
wire   [0:0] sA_L2_1_fu_5435_p3;
wire   [0:0] vB_L2_1_fu_5463_p3;
wire   [0:0] vA_L2_1_fu_5492_p3;
wire   [0:0] valid_L2_1_4_fu_5525_p3;
reg   [0:0] valid_L2_1_4_reg_7927;
wire   [13:0] tmpB_L2_2_data_V_fu_5834_p3;
reg   [13:0] tmpB_L2_2_data_V_reg_7938;
wire   [13:0] tmpA_L2_2_data_V_fu_5865_p3;
reg   [13:0] tmpA_L2_2_data_V_reg_7943;
wire   [13:0] cm_L2_2_next_data_V_fu_5896_p3;
reg   [13:0] cm_L2_2_next_data_V_reg_7948;
wire   [0:0] sB_L2_2_fu_5932_p3;
wire   [0:0] sA_L2_2_fu_5962_p3;
wire   [0:0] vB_L2_2_fu_5990_p3;
wire   [0:0] vA_L2_2_fu_6019_p3;
wire   [0:0] valid_L2_2_4_fu_6052_p3;
reg   [0:0] valid_L2_2_4_reg_7975;
wire   [0:0] xor_ln50_12_fu_6060_p2;
reg   [0:0] xor_ln50_12_reg_7986;
wire   [0:0] read_L2_1_fu_6072_p2;
wire   [0:0] xor_ln51_6_fu_6078_p2;
reg   [0:0] xor_ln51_6_reg_7996;
wire   [0:0] read_L2_2_fu_6090_p2;
reg   [6:0] p_Result_i24_reg_8006;
reg   [6:0] p_Result_i27_reg_8014;
wire   [13:0] tmpB_L3_data_V_fu_6367_p3;
reg   [13:0] tmpB_L3_data_V_reg_8022;
reg    ap_enable_reg_pp0_iter4;
wire   [13:0] tmpA_L3_data_V_fu_6398_p3;
reg   [13:0] tmpA_L3_data_V_reg_8027;
wire   [13:0] cm_L3_next_data_V_fu_6429_p3;
reg   [13:0] cm_L3_next_data_V_reg_8032;
wire   [0:0] sB_L3_fu_6465_p3;
wire   [0:0] sA_L3_fu_6495_p3;
wire   [0:0] vB_L3_fu_6523_p3;
wire   [0:0] vA_L3_fu_6552_p3;
wire   [0:0] valid_L3_fu_6585_p3;
reg   [0:0] valid_L3_reg_8057;
wire   [6:0] stubid_V_fu_6603_p1;
reg   [6:0] stubid_V_reg_8062;
reg   [6:0] stubid_V_reg_8062_pp0_iter5_reg;
reg   [6:0] stubid_V_reg_8062_pp0_iter6_reg;
reg   [6:0] stubid_V_reg_8062_pp0_iter7_reg;
wire   [0:0] icmp_ln883_fu_6633_p2;
reg   [0:0] icmp_ln883_reg_8077;
reg   [0:0] icmp_ln883_reg_8077_pp0_iter5_reg;
reg   [0:0] icmp_ln883_reg_8077_pp0_iter6_reg;
reg   [0:0] icmp_ln883_reg_8077_pp0_iter7_reg;
reg   [59:0] proj_data_V_reg_8083;
reg   [59:0] proj_data_V_reg_8083_pp0_iter7_reg;
wire  signed [6:0] stub_r_V_fu_6644_p4;
reg  signed [6:0] stub_r_V_reg_8088;
reg  signed [6:0] stub_r_V_reg_8088_pp0_iter7_reg;
reg   [2:0] projseed_next_V_reg_8094;
reg   [2:0] projseed_next_V_reg_8094_pp0_iter7_reg;
reg   [13:0] proj_phi_V_reg_8100;
wire   [9:0] proj_zd_V_fu_6684_p1;
reg  signed [9:0] proj_zd_V_reg_8105;
reg   [9:0] trunc_ln2_reg_8110;
reg   [9:0] trunc_ln_reg_8115;
reg   [9:0] trunc_ln_reg_8115_pp0_iter7_reg;
reg   [9:0] trunc_ln1354_2_reg_8120;
reg   [9:0] trunc_ln1354_2_reg_8120_pp0_iter7_reg;
reg   [13:0] tmp_11_reg_8125;
reg   [9:0] trunc_ln3_reg_8130;
wire   [16:0] delta_phi_V_fu_6780_p2;
reg   [16:0] delta_phi_V_reg_8135;
reg   [0:0] tmp_13_reg_8142;
wire   [51:0] bestmatch_data_V_fu_6963_p3;
wire   [0:0] goodmatch_fu_6990_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] ap_phi_mux_do_init_phi_fu_534_p6;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_550_p6;
reg   [2:0] ap_phi_mux_bx_V92_rewind_phi_fu_564_p6;
reg   [0:0] ap_phi_mux_read5_0_i85_phi_fu_578_p6;
reg   [0:0] ap_phi_mux_read4_0_i84_phi_fu_592_p6;
reg   [0:0] ap_phi_mux_read3_0_i83_phi_fu_606_p6;
reg   [0:0] ap_phi_mux_read2_0_i82_phi_fu_620_p6;
reg   [0:0] ap_phi_mux_read1_0_i81_phi_fu_634_p6;
reg   [0:0] ap_phi_mux_read6_0_i80_phi_fu_648_p6;
reg   [0:0] ap_phi_mux_read7_0_i79_phi_fu_662_p6;
reg   [0:0] ap_phi_mux_read8_0_i78_phi_fu_676_p6;
reg   [6:0] ap_phi_mux_t_V_935_phi_fu_690_p6;
reg   [6:0] ap_phi_mux_t_V32_phi_fu_704_p6;
reg   [6:0] ap_phi_mux_t_V_731_phi_fu_718_p6;
reg   [6:0] ap_phi_mux_t_V_130_phi_fu_732_p6;
reg   [6:0] ap_phi_mux_t_V_629_phi_fu_746_p6;
reg   [6:0] ap_phi_mux_t_V_228_phi_fu_760_p6;
reg   [6:0] ap_phi_mux_t_V_527_phi_fu_774_p6;
reg   [6:0] ap_phi_mux_t_V_326_phi_fu_788_p6;
reg   [6:0] ap_phi_mux_t_V_425_phi_fu_802_p6;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_816_p4;
wire   [0:0] trunc_ln209_fu_1795_p1;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_812;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V92_phi_reg_824;
reg   [0:0] ap_phi_mux_inread_assign77_phi_fu_842_p6;
reg   [0:0] ap_phi_mux_inread_assign_176_phi_fu_856_p6;
reg   [0:0] ap_phi_mux_inread_assign_275_phi_fu_870_p6;
reg   [0:0] ap_phi_mux_inread_assign_374_phi_fu_884_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next73_phi_fu_898_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next72_phi_fu_913_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next71_phi_fu_928_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next70_phi_fu_943_p6;
reg   [0:0] ap_phi_mux_vA_L1_1_next_369_phi_fu_958_p6;
reg   [0:0] ap_phi_mux_vA_L1_2_next_368_phi_fu_973_p6;
reg   [0:0] ap_phi_mux_vA_L1_3_next_367_phi_fu_988_p6;
reg   [0:0] ap_phi_mux_vA_L1_4_next_366_phi_fu_1003_p6;
reg   [0:0] ap_phi_mux_valid_L1_1_next_165_phi_fu_1018_p6;
reg   [0:0] ap_phi_mux_valid_L1_2_next_164_phi_fu_1033_p6;
reg   [0:0] ap_phi_mux_valid_L1_3_next_163_phi_fu_1048_p6;
reg   [0:0] ap_phi_mux_valid_L1_4_next_162_phi_fu_1063_p6;
reg   [0:0] ap_phi_mux_sA_L1_1_next_361_phi_fu_1078_p6;
reg   [0:0] ap_phi_mux_sA_L1_2_next_360_phi_fu_1093_p6;
reg   [0:0] ap_phi_mux_sA_L1_3_next_359_phi_fu_1108_p6;
reg   [0:0] ap_phi_mux_sA_L1_4_next_358_phi_fu_1123_p6;
reg   [0:0] ap_phi_mux_sB_L1_1_next_357_phi_fu_1138_p6;
reg   [0:0] ap_phi_mux_sB_L1_2_next_356_phi_fu_1153_p6;
reg   [0:0] ap_phi_mux_sB_L1_3_next_355_phi_fu_1168_p6;
reg   [0:0] ap_phi_mux_sB_L1_4_next_354_phi_fu_1183_p6;
reg   [0:0] ap_phi_mux_inread_assign_453_phi_fu_1198_p6;
reg   [0:0] ap_phi_mux_inread_assign_552_phi_fu_1212_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next51_phi_fu_1226_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next50_phi_fu_1241_p6;
reg   [0:0] ap_phi_mux_vA_L2_1_next_149_phi_fu_1256_p6;
reg   [0:0] ap_phi_mux_vA_L2_2_next_148_phi_fu_1271_p6;
reg   [0:0] ap_phi_mux_valid_L2_1_next_147_phi_fu_1286_p6;
reg   [0:0] ap_phi_mux_valid_L2_2_next_146_phi_fu_1301_p6;
reg   [0:0] ap_phi_mux_sA_L2_1_next_345_phi_fu_1316_p6;
reg   [0:0] ap_phi_mux_sA_L2_2_next_344_phi_fu_1331_p6;
reg   [0:0] ap_phi_mux_sB_L2_1_next_343_phi_fu_1346_p6;
reg   [0:0] ap_phi_mux_sB_L2_2_next_342_phi_fu_1361_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1376_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1390_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1404_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1418_p6;
reg   [13:0] ap_phi_mux_p_Val2_319_phi_fu_1432_p6;
reg   [13:0] ap_phi_mux_p_Val2_818_phi_fu_1446_p6;
reg   [13:0] ap_phi_mux_p_Val2_1417_phi_fu_1460_p6;
reg   [13:0] ap_phi_mux_p_Val2_2016_phi_fu_1474_p6;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6;
reg   [0:0] ap_phi_mux_vA_L3_next_140_phi_fu_1544_p6;
reg   [0:0] ap_phi_mux_valid_L3_next_139_phi_fu_1559_p6;
reg   [0:0] ap_phi_mux_sA_L3_next_338_phi_fu_1574_p6;
reg   [0:0] ap_phi_mux_sB_L3_next_337_phi_fu_1589_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1604_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1618_p6;
reg   [13:0] ap_phi_mux_p_Val2_269_phi_fu_1632_p6;
reg   [13:0] ap_phi_mux_p_Val2_308_phi_fu_1646_p6;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6;
reg   [0:0] ap_phi_mux_valid_L3_next41_phi_fu_1688_p6;
reg   [13:0] ap_phi_mux_p_Val2_345_phi_fu_1702_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V2_phi_fu_1730_p6;
reg   [6:0] ap_phi_mux_t_V_phi_fu_1787_p4;
wire   [6:0] nmcout1_V_fu_7037_p2;
wire   [6:0] ap_phi_reg_pp0_iter8_t_V_reg_1783;
wire   [0:0] and_ln865_fu_7008_p2;
wire   [63:0] zext_ln42_fu_1984_p1;
wire   [63:0] zext_ln42_1_fu_1997_p1;
wire   [63:0] zext_ln42_2_fu_2010_p1;
wire   [63:0] zext_ln42_3_fu_2023_p1;
wire   [63:0] zext_ln42_4_fu_2036_p1;
wire   [63:0] zext_ln42_5_fu_2049_p1;
wire   [63:0] zext_ln42_6_fu_2062_p1;
wire   [63:0] zext_ln42_7_fu_2075_p1;
wire   [63:0] zext_ln42_8_fu_6615_p1;
wire   [63:0] zext_ln42_9_fu_6628_p1;
wire   [63:0] zext_ln544_fu_6794_p1;
wire   [63:0] zext_ln321_1_fu_7032_p1;
reg   [16:0] best_delta_phi_V_1_fu_240;
wire   [16:0] best_delta_phi_V_4_fu_6955_p3;
reg   [6:0] id_V_fu_244;
wire   [6:0] projid_V_fu_6593_p4;
reg   [2:0] projseed_V_1_fu_248;
wire   [2:0] projseed_V_fu_6971_p3;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] addr1_V_fu_1864_p2;
wire   [6:0] addr2_V_fu_1878_p2;
wire   [6:0] addr3_V_fu_1892_p2;
wire   [6:0] addr4_V_fu_1906_p2;
wire   [6:0] addr5_V_fu_1920_p2;
wire   [6:0] addr6_V_fu_1934_p2;
wire   [6:0] addr7_V_fu_1948_p2;
wire   [6:0] addr8_V_fu_1962_p2;
wire   [7:0] tmp_3_fu_1976_p3;
wire   [7:0] tmp_4_fu_1989_p3;
wire   [7:0] tmp_5_fu_2002_p3;
wire   [7:0] tmp_6_fu_2015_p3;
wire   [7:0] tmp_7_fu_2028_p3;
wire   [7:0] tmp_8_fu_2041_p3;
wire   [7:0] tmp_9_fu_2054_p3;
wire   [7:0] tmp_s_fu_2067_p3;
wire   [6:0] ncm1_V_fu_1800_p3;
wire   [6:0] ncm2_V_fu_1808_p3;
wire   [6:0] ncm3_V_fu_1816_p3;
wire   [6:0] ncm4_V_fu_1824_p3;
wire   [6:0] ncm5_V_fu_1832_p3;
wire   [6:0] ncm6_V_fu_1840_p3;
wire   [6:0] ncm7_V_fu_1848_p3;
wire   [6:0] ncm8_V_fu_1856_p3;
wire   [0:0] or_ln50_fu_2232_p2;
wire   [0:0] or_ln50_1_fu_2250_p2;
wire   [0:0] or_ln51_fu_2274_p2;
wire   [0:0] and_ln84_fu_2298_p2;
wire   [0:0] and_ln93_fu_2308_p2;
wire   [0:0] or_ln50_2_fu_2324_p2;
wire   [0:0] or_ln50_3_fu_2342_p2;
wire   [0:0] or_ln51_1_fu_2366_p2;
wire   [0:0] and_ln84_2_fu_2390_p2;
wire   [0:0] and_ln93_2_fu_2400_p2;
wire   [0:0] or_ln50_4_fu_2416_p2;
wire   [0:0] or_ln50_5_fu_2434_p2;
wire   [0:0] or_ln51_2_fu_2458_p2;
wire   [0:0] and_ln84_4_fu_2482_p2;
wire   [0:0] and_ln93_4_fu_2492_p2;
wire   [0:0] or_ln50_6_fu_2508_p2;
wire   [0:0] or_ln50_7_fu_2526_p2;
wire   [0:0] or_ln51_3_fu_2550_p2;
wire   [0:0] and_ln84_6_fu_2574_p2;
wire   [0:0] and_ln93_6_fu_2584_p2;
wire   [0:0] xor_ln55_fu_2594_p2;
wire   [0:0] xor_ln56_fu_2605_p2;
wire   [0:0] or_ln58_fu_2626_p2;
wire   [0:0] or_ln57_fu_2616_p2;
wire   [0:0] or_ln55_fu_2600_p2;
wire   [0:0] or_ln56_fu_2611_p2;
wire   [0:0] or_ln57_1_fu_2622_p2;
wire   [0:0] and_ln57_1_fu_2648_p2;
wire   [0:0] xor_ln57_fu_2636_p2;
wire   [0:0] and_ln57_2_fu_2653_p2;
wire   [0:0] and_ln57_fu_2642_p2;
wire   [0:0] and_ln57_3_fu_2659_p2;
wire   [0:0] or_ln58_1_fu_2630_p2;
wire   [0:0] or_ln57_2_fu_2673_p2;
wire   [2:0] select_ln57_fu_2665_p3;
wire   [0:0] and_ln56_fu_2687_p2;
wire   [0:0] or_ln56_6_fu_2700_p2;
wire   [2:0] select_ln56_fu_2692_p3;
wire   [2:0] select_ln57_1_fu_2679_p3;
wire   [6:0] p_Result_i1_fu_2723_p4;
wire   [6:0] p_Result_i_fu_2713_p4;
wire   [0:0] icmp_ln83_fu_2733_p2;
wire   [0:0] xor_ln83_fu_2739_p2;
wire   [0:0] or_ln83_fu_2745_p2;
wire   [0:0] icmp_ln899_fu_2755_p2;
wire   [0:0] or_ln84_fu_2761_p2;
wire   [6:0] p_Result_i3_fu_2782_p4;
wire   [6:0] p_Result_i2_fu_2772_p4;
wire   [0:0] icmp_ln93_fu_2792_p2;
wire   [0:0] xor_ln93_7_fu_2798_p2;
wire   [0:0] or_ln93_fu_2804_p2;
wire   [0:0] icmp_ln899_1_fu_2815_p2;
wire   [0:0] or_ln94_fu_2821_p2;
wire   [0:0] icmp_ln103_fu_2831_p2;
wire   [0:0] xor_ln103_fu_2837_p2;
wire   [0:0] or_ln103_fu_2843_p2;
wire   [0:0] icmp_ln899_2_fu_2853_p2;
wire   [0:0] or_ln104_fu_2859_p2;
wire   [2:0] select_ln56_1_fu_2705_p3;
wire   [0:0] icmp_ln74_2_fu_2881_p2;
wire   [0:0] icmp_ln74_1_fu_2875_p2;
wire   [0:0] icmp_ln74_fu_2869_p2;
wire   [0:0] or_ln74_fu_2895_p2;
wire   [13:0] select_ln74_fu_2887_p3;
wire   [13:0] select_ln74_1_fu_2901_p3;
wire   [0:0] or_ln74_1_fu_2909_p2;
wire   [0:0] or_ln74_2_fu_2923_p2;
wire   [13:0] select_ln74_2_fu_2915_p3;
wire   [13:0] select_ln74_4_fu_2937_p3;
wire   [13:0] select_ln74_5_fu_2945_p3;
wire   [13:0] select_ln74_6_fu_2953_p3;
wire   [13:0] select_ln74_8_fu_2969_p3;
wire   [13:0] select_ln74_9_fu_2977_p3;
wire   [13:0] select_ln74_10_fu_2985_p3;
wire   [0:0] sB_L1_1_next_fu_2766_p2;
wire   [0:0] sB_L1_1_next_1_fu_2826_p2;
wire   [0:0] sB_L1_1_next_2_fu_2864_p2;
wire   [0:0] sB_L1_1_next_4_fu_3001_p2;
wire   [0:0] select_ln74_12_fu_3007_p3;
wire   [0:0] select_ln74_13_fu_3015_p3;
wire   [0:0] sA_L1_1_next_fu_2750_p2;
wire   [0:0] sA_L1_1_next_1_fu_2809_p2;
wire   [0:0] sA_L1_1_next_2_fu_2848_p2;
wire   [0:0] sA_L1_1_next_4_fu_3031_p2;
wire   [0:0] select_ln74_15_fu_3037_p3;
wire   [0:0] select_ln74_16_fu_3045_p3;
wire   [0:0] vB_L1_1_next_1_fu_3061_p2;
wire   [0:0] select_ln74_18_fu_3067_p3;
wire   [0:0] select_ln74_19_fu_3074_p3;
wire   [0:0] vA_L1_1_next_2_fu_3089_p2;
wire   [0:0] select_ln74_21_fu_3095_p3;
wire   [0:0] select_ln74_22_fu_3102_p3;
wire   [0:0] icmp_ln74_3_fu_3117_p2;
wire   [0:0] and_ln74_fu_3123_p2;
wire   [0:0] and_ln74_1_fu_3129_p2;
wire   [0:0] select_ln74_24_fu_3135_p3;
wire   [0:0] xor_ln55_2_fu_3151_p2;
wire   [0:0] xor_ln56_1_fu_3162_p2;
wire   [0:0] or_ln58_2_fu_3183_p2;
wire   [0:0] or_ln57_3_fu_3173_p2;
wire   [0:0] or_ln55_1_fu_3157_p2;
wire   [0:0] or_ln56_1_fu_3168_p2;
wire   [0:0] or_ln57_4_fu_3179_p2;
wire   [0:0] and_ln57_5_fu_3205_p2;
wire   [0:0] xor_ln57_1_fu_3193_p2;
wire   [0:0] and_ln57_6_fu_3210_p2;
wire   [0:0] and_ln57_4_fu_3199_p2;
wire   [0:0] and_ln57_7_fu_3216_p2;
wire   [0:0] or_ln58_3_fu_3187_p2;
wire   [0:0] or_ln57_5_fu_3230_p2;
wire   [2:0] select_ln57_2_fu_3222_p3;
wire   [0:0] and_ln56_1_fu_3244_p2;
wire   [0:0] or_ln56_7_fu_3257_p2;
wire   [2:0] select_ln56_2_fu_3249_p3;
wire   [2:0] select_ln57_3_fu_3236_p3;
wire   [6:0] p_Result_i7_fu_3280_p4;
wire   [6:0] p_Result_i6_fu_3270_p4;
wire   [0:0] icmp_ln83_1_fu_3290_p2;
wire   [0:0] xor_ln83_1_fu_3296_p2;
wire   [0:0] or_ln83_1_fu_3302_p2;
wire   [0:0] icmp_ln899_3_fu_3312_p2;
wire   [0:0] or_ln84_1_fu_3318_p2;
wire   [6:0] p_Result_i9_fu_3339_p4;
wire   [6:0] p_Result_i8_fu_3329_p4;
wire   [0:0] icmp_ln93_1_fu_3349_p2;
wire   [0:0] xor_ln93_8_fu_3355_p2;
wire   [0:0] or_ln93_1_fu_3361_p2;
wire   [0:0] icmp_ln899_4_fu_3372_p2;
wire   [0:0] or_ln94_1_fu_3378_p2;
wire   [0:0] icmp_ln103_1_fu_3388_p2;
wire   [0:0] xor_ln103_1_fu_3394_p2;
wire   [0:0] or_ln103_1_fu_3400_p2;
wire   [0:0] icmp_ln899_5_fu_3410_p2;
wire   [0:0] or_ln104_1_fu_3416_p2;
wire   [2:0] select_ln56_3_fu_3262_p3;
wire   [0:0] icmp_ln74_6_fu_3438_p2;
wire   [0:0] icmp_ln74_5_fu_3432_p2;
wire   [0:0] icmp_ln74_4_fu_3426_p2;
wire   [0:0] or_ln74_3_fu_3452_p2;
wire   [13:0] select_ln74_26_fu_3444_p3;
wire   [13:0] select_ln74_27_fu_3458_p3;
wire   [0:0] or_ln74_4_fu_3466_p2;
wire   [0:0] or_ln74_5_fu_3480_p2;
wire   [13:0] select_ln74_28_fu_3472_p3;
wire   [13:0] select_ln74_30_fu_3494_p3;
wire   [13:0] select_ln74_31_fu_3502_p3;
wire   [13:0] select_ln74_32_fu_3510_p3;
wire   [13:0] select_ln74_34_fu_3526_p3;
wire   [13:0] select_ln74_35_fu_3534_p3;
wire   [13:0] select_ln74_36_fu_3542_p3;
wire   [0:0] sB_L1_2_next_fu_3323_p2;
wire   [0:0] sB_L1_2_next_1_fu_3383_p2;
wire   [0:0] sB_L1_2_next_2_fu_3421_p2;
wire   [0:0] sB_L1_2_next_4_fu_3558_p2;
wire   [0:0] select_ln74_38_fu_3564_p3;
wire   [0:0] select_ln74_39_fu_3572_p3;
wire   [0:0] sA_L1_2_next_fu_3307_p2;
wire   [0:0] sA_L1_2_next_1_fu_3366_p2;
wire   [0:0] sA_L1_2_next_2_fu_3405_p2;
wire   [0:0] sA_L1_2_next_4_fu_3588_p2;
wire   [0:0] select_ln74_41_fu_3594_p3;
wire   [0:0] select_ln74_42_fu_3602_p3;
wire   [0:0] vB_L1_2_next_1_fu_3618_p2;
wire   [0:0] select_ln74_44_fu_3624_p3;
wire   [0:0] select_ln74_45_fu_3631_p3;
wire   [0:0] vA_L1_2_next_2_fu_3646_p2;
wire   [0:0] select_ln74_47_fu_3652_p3;
wire   [0:0] select_ln74_48_fu_3659_p3;
wire   [0:0] icmp_ln74_7_fu_3674_p2;
wire   [0:0] and_ln74_6_fu_3680_p2;
wire   [0:0] and_ln74_7_fu_3686_p2;
wire   [0:0] select_ln74_50_fu_3692_p3;
wire   [0:0] xor_ln55_4_fu_3708_p2;
wire   [0:0] xor_ln56_2_fu_3719_p2;
wire   [0:0] or_ln58_4_fu_3740_p2;
wire   [0:0] or_ln57_6_fu_3730_p2;
wire   [0:0] or_ln55_2_fu_3714_p2;
wire   [0:0] or_ln56_2_fu_3725_p2;
wire   [0:0] or_ln57_7_fu_3736_p2;
wire   [0:0] and_ln57_9_fu_3762_p2;
wire   [0:0] xor_ln57_2_fu_3750_p2;
wire   [0:0] and_ln57_10_fu_3767_p2;
wire   [0:0] and_ln57_8_fu_3756_p2;
wire   [0:0] and_ln57_11_fu_3773_p2;
wire   [0:0] or_ln58_5_fu_3744_p2;
wire   [0:0] or_ln57_8_fu_3787_p2;
wire   [2:0] select_ln57_4_fu_3779_p3;
wire   [0:0] and_ln56_2_fu_3801_p2;
wire   [0:0] or_ln56_8_fu_3814_p2;
wire   [2:0] select_ln56_4_fu_3806_p3;
wire   [2:0] select_ln57_5_fu_3793_p3;
wire   [6:0] p_Result_i5_fu_3837_p4;
wire   [6:0] p_Result_i4_fu_3827_p4;
wire   [0:0] icmp_ln83_2_fu_3847_p2;
wire   [0:0] xor_ln83_2_fu_3853_p2;
wire   [0:0] or_ln83_2_fu_3859_p2;
wire   [0:0] icmp_ln899_6_fu_3869_p2;
wire   [0:0] or_ln84_2_fu_3875_p2;
wire   [6:0] p_Result_i11_fu_3896_p4;
wire   [6:0] p_Result_i10_fu_3886_p4;
wire   [0:0] icmp_ln93_2_fu_3906_p2;
wire   [0:0] xor_ln93_9_fu_3912_p2;
wire   [0:0] or_ln93_2_fu_3918_p2;
wire   [0:0] icmp_ln899_7_fu_3929_p2;
wire   [0:0] or_ln94_2_fu_3935_p2;
wire   [0:0] icmp_ln103_2_fu_3945_p2;
wire   [0:0] xor_ln103_2_fu_3951_p2;
wire   [0:0] or_ln103_2_fu_3957_p2;
wire   [0:0] icmp_ln899_8_fu_3967_p2;
wire   [0:0] or_ln104_2_fu_3973_p2;
wire   [2:0] select_ln56_5_fu_3819_p3;
wire   [0:0] icmp_ln74_10_fu_3995_p2;
wire   [0:0] icmp_ln74_9_fu_3989_p2;
wire   [0:0] icmp_ln74_8_fu_3983_p2;
wire   [0:0] or_ln74_6_fu_4009_p2;
wire   [13:0] select_ln74_52_fu_4001_p3;
wire   [13:0] select_ln74_53_fu_4015_p3;
wire   [0:0] or_ln74_7_fu_4023_p2;
wire   [0:0] or_ln74_8_fu_4037_p2;
wire   [13:0] select_ln74_54_fu_4029_p3;
wire   [13:0] select_ln74_56_fu_4051_p3;
wire   [13:0] select_ln74_57_fu_4059_p3;
wire   [13:0] select_ln74_58_fu_4067_p3;
wire   [13:0] select_ln74_60_fu_4083_p3;
wire   [13:0] select_ln74_61_fu_4091_p3;
wire   [13:0] select_ln74_62_fu_4099_p3;
wire   [0:0] sB_L1_3_next_fu_3880_p2;
wire   [0:0] sB_L1_3_next_1_fu_3940_p2;
wire   [0:0] sB_L1_3_next_2_fu_3978_p2;
wire   [0:0] sB_L1_3_next_4_fu_4115_p2;
wire   [0:0] select_ln74_64_fu_4121_p3;
wire   [0:0] select_ln74_65_fu_4129_p3;
wire   [0:0] sA_L1_3_next_fu_3864_p2;
wire   [0:0] sA_L1_3_next_1_fu_3923_p2;
wire   [0:0] sA_L1_3_next_2_fu_3962_p2;
wire   [0:0] sA_L1_3_next_4_fu_4145_p2;
wire   [0:0] select_ln74_67_fu_4151_p3;
wire   [0:0] select_ln74_68_fu_4159_p3;
wire   [0:0] vB_L1_3_next_1_fu_4175_p2;
wire   [0:0] select_ln74_70_fu_4181_p3;
wire   [0:0] select_ln74_71_fu_4188_p3;
wire   [0:0] vA_L1_3_next_2_fu_4203_p2;
wire   [0:0] select_ln74_73_fu_4209_p3;
wire   [0:0] select_ln74_74_fu_4216_p3;
wire   [0:0] icmp_ln74_11_fu_4231_p2;
wire   [0:0] and_ln74_12_fu_4237_p2;
wire   [0:0] and_ln74_13_fu_4243_p2;
wire   [0:0] select_ln74_76_fu_4249_p3;
wire   [0:0] xor_ln55_6_fu_4265_p2;
wire   [0:0] xor_ln56_3_fu_4276_p2;
wire   [0:0] or_ln58_6_fu_4297_p2;
wire   [0:0] or_ln57_9_fu_4287_p2;
wire   [0:0] or_ln55_3_fu_4271_p2;
wire   [0:0] or_ln56_3_fu_4282_p2;
wire   [0:0] or_ln57_10_fu_4293_p2;
wire   [0:0] and_ln57_13_fu_4319_p2;
wire   [0:0] xor_ln57_3_fu_4307_p2;
wire   [0:0] and_ln57_14_fu_4324_p2;
wire   [0:0] and_ln57_12_fu_4313_p2;
wire   [0:0] and_ln57_15_fu_4330_p2;
wire   [0:0] or_ln58_7_fu_4301_p2;
wire   [0:0] or_ln57_11_fu_4344_p2;
wire   [2:0] select_ln57_6_fu_4336_p3;
wire   [0:0] and_ln56_3_fu_4358_p2;
wire   [0:0] or_ln56_9_fu_4371_p2;
wire   [2:0] select_ln56_6_fu_4363_p3;
wire   [2:0] select_ln57_7_fu_4350_p3;
wire   [6:0] p_Result_i13_fu_4394_p4;
wire   [6:0] p_Result_i12_fu_4384_p4;
wire   [0:0] icmp_ln83_3_fu_4404_p2;
wire   [0:0] xor_ln83_3_fu_4410_p2;
wire   [0:0] or_ln83_3_fu_4416_p2;
wire   [0:0] icmp_ln899_9_fu_4426_p2;
wire   [0:0] or_ln84_3_fu_4432_p2;
wire   [6:0] p_Result_i15_fu_4453_p4;
wire   [6:0] p_Result_i14_fu_4443_p4;
wire   [0:0] icmp_ln93_3_fu_4463_p2;
wire   [0:0] xor_ln93_10_fu_4469_p2;
wire   [0:0] or_ln93_3_fu_4475_p2;
wire   [0:0] icmp_ln899_10_fu_4486_p2;
wire   [0:0] or_ln94_3_fu_4492_p2;
wire   [0:0] icmp_ln103_3_fu_4502_p2;
wire   [0:0] xor_ln103_3_fu_4508_p2;
wire   [0:0] or_ln103_3_fu_4514_p2;
wire   [0:0] icmp_ln899_11_fu_4524_p2;
wire   [0:0] or_ln104_3_fu_4530_p2;
wire   [2:0] select_ln56_7_fu_4376_p3;
wire   [0:0] icmp_ln74_14_fu_4552_p2;
wire   [0:0] icmp_ln74_13_fu_4546_p2;
wire   [0:0] icmp_ln74_12_fu_4540_p2;
wire   [0:0] or_ln74_9_fu_4566_p2;
wire   [13:0] select_ln74_78_fu_4558_p3;
wire   [13:0] select_ln74_79_fu_4572_p3;
wire   [0:0] or_ln74_10_fu_4580_p2;
wire   [0:0] or_ln74_11_fu_4594_p2;
wire   [13:0] select_ln74_80_fu_4586_p3;
wire   [13:0] select_ln74_82_fu_4608_p3;
wire   [13:0] select_ln74_83_fu_4616_p3;
wire   [13:0] select_ln74_84_fu_4624_p3;
wire   [13:0] select_ln74_86_fu_4640_p3;
wire   [13:0] select_ln74_87_fu_4648_p3;
wire   [13:0] select_ln74_88_fu_4656_p3;
wire   [0:0] sB_L1_4_next_fu_4437_p2;
wire   [0:0] sB_L1_4_next_1_fu_4497_p2;
wire   [0:0] sB_L1_4_next_2_fu_4535_p2;
wire   [0:0] sB_L1_4_next_4_fu_4672_p2;
wire   [0:0] select_ln74_90_fu_4678_p3;
wire   [0:0] select_ln74_91_fu_4686_p3;
wire   [0:0] sA_L1_4_next_fu_4421_p2;
wire   [0:0] sA_L1_4_next_1_fu_4480_p2;
wire   [0:0] sA_L1_4_next_2_fu_4519_p2;
wire   [0:0] sA_L1_4_next_4_fu_4702_p2;
wire   [0:0] select_ln74_93_fu_4708_p3;
wire   [0:0] select_ln74_94_fu_4716_p3;
wire   [0:0] vB_L1_4_next_1_fu_4732_p2;
wire   [0:0] select_ln74_96_fu_4738_p3;
wire   [0:0] select_ln74_97_fu_4745_p3;
wire   [0:0] vA_L1_4_next_2_fu_4760_p2;
wire   [0:0] select_ln74_99_fu_4766_p3;
wire   [0:0] select_ln74_100_fu_4773_p3;
wire   [0:0] icmp_ln74_15_fu_4788_p2;
wire   [0:0] and_ln74_18_fu_4794_p2;
wire   [0:0] and_ln74_19_fu_4800_p2;
wire   [0:0] select_ln74_102_fu_4806_p3;
wire   [0:0] or_ln50_8_fu_4828_p2;
wire   [0:0] or_ln50_9_fu_4846_p2;
wire   [0:0] or_ln51_4_fu_4870_p2;
wire   [0:0] or_ln50_10_fu_4920_p2;
wire   [0:0] or_ln50_11_fu_4938_p2;
wire   [0:0] or_ln51_5_fu_4962_p2;
wire   [0:0] xor_ln55_8_fu_5006_p2;
wire   [0:0] xor_ln56_4_fu_5017_p2;
wire   [0:0] or_ln58_8_fu_5038_p2;
wire   [0:0] or_ln57_12_fu_5028_p2;
wire   [0:0] or_ln55_4_fu_5012_p2;
wire   [0:0] or_ln56_4_fu_5023_p2;
wire   [0:0] or_ln57_13_fu_5034_p2;
wire   [0:0] and_ln57_17_fu_5060_p2;
wire   [0:0] xor_ln57_4_fu_5048_p2;
wire   [0:0] and_ln57_18_fu_5065_p2;
wire   [0:0] and_ln57_16_fu_5054_p2;
wire   [0:0] and_ln57_19_fu_5071_p2;
wire   [0:0] or_ln58_9_fu_5042_p2;
wire   [0:0] or_ln57_14_fu_5085_p2;
wire   [2:0] select_ln57_8_fu_5077_p3;
wire   [0:0] and_ln56_4_fu_5099_p2;
wire   [0:0] or_ln56_10_fu_5112_p2;
wire   [2:0] select_ln56_8_fu_5104_p3;
wire   [2:0] select_ln57_9_fu_5091_p3;
wire   [6:0] p_Result_i17_fu_5125_p4;
wire   [0:0] icmp_ln83_4_fu_5135_p2;
wire   [0:0] xor_ln83_4_fu_5140_p2;
wire   [0:0] or_ln83_4_fu_5146_p2;
wire   [0:0] icmp_ln899_12_fu_5156_p2;
wire   [0:0] xor_ln84_4_fu_5161_p2;
wire   [0:0] or_ln84_4_fu_5166_p2;
wire   [6:0] p_Result_i18_fu_5178_p4;
wire   [0:0] icmp_ln93_4_fu_5188_p2;
wire   [0:0] xor_ln93_11_fu_5193_p2;
wire   [0:0] xor_ln93_4_fu_5199_p2;
wire   [0:0] or_ln93_4_fu_5204_p2;
wire   [0:0] icmp_ln899_13_fu_5216_p2;
wire   [0:0] or_ln94_4_fu_5221_p2;
wire   [0:0] icmp_ln103_4_fu_5231_p2;
wire   [0:0] xor_ln103_4_fu_5235_p2;
wire   [0:0] or_ln103_4_fu_5241_p2;
wire   [0:0] icmp_ln899_14_fu_5252_p2;
wire   [0:0] or_ln104_4_fu_5256_p2;
wire   [2:0] select_ln56_9_fu_5117_p3;
wire   [0:0] icmp_ln74_16_fu_5267_p2;
wire   [0:0] icmp_ln74_17_fu_5281_p2;
wire   [13:0] cm_L1_2_data_V_fu_5273_p3;
wire   [13:0] cm_L1_2_data_V_1_fu_5287_p3;
wire   [0:0] icmp_ln74_18_fu_5301_p2;
wire   [13:0] cm_L1_2_data_V_2_fu_5294_p3;
wire   [13:0] cm_L1_1_data_V_fu_5315_p3;
wire   [13:0] cm_L1_1_data_V_1_fu_5323_p3;
wire   [13:0] cm_L1_1_data_V_2_fu_5330_p3;
wire   [13:0] select_ln74_112_fu_5345_p3;
wire   [13:0] select_ln74_113_fu_5353_p3;
wire   [13:0] select_ln74_114_fu_5361_p3;
wire   [0:0] sB_L2_1_next_fu_5172_p2;
wire   [0:0] sB_L2_1_next_1_fu_5226_p2;
wire   [0:0] sB_L2_1_next_2_fu_5262_p2;
wire   [0:0] sB_L2_1_next_4_fu_5377_p2;
wire   [0:0] or_ln74_12_fu_5391_p2;
wire   [0:0] select_ln74_116_fu_5383_p3;
wire   [0:0] select_ln74_117_fu_5397_p3;
wire   [0:0] sA_L2_1_next_fu_5151_p2;
wire   [0:0] sA_L2_1_next_1_fu_5210_p2;
wire   [0:0] sA_L2_1_next_2_fu_5247_p2;
wire   [0:0] sA_L2_1_next_4_fu_5413_p2;
wire   [0:0] select_ln74_119_fu_5419_p3;
wire   [0:0] select_ln74_120_fu_5427_p3;
wire   [0:0] valid_L1_2_fu_5443_p2;
wire   [0:0] valid_L1_2_1_fu_5449_p3;
wire   [0:0] valid_L1_2_2_fu_5456_p3;
wire   [0:0] valid_L1_1_fu_5471_p2;
wire   [0:0] valid_L1_1_1_fu_5477_p3;
wire   [0:0] valid_L1_1_2_fu_5484_p3;
wire   [0:0] icmp_ln74_19_fu_5499_p2;
wire   [0:0] and_ln74_24_fu_5505_p2;
wire   [0:0] and_ln74_25_fu_5511_p2;
wire   [0:0] select_ln74_128_fu_5517_p3;
wire   [0:0] xor_ln55_10_fu_5533_p2;
wire   [0:0] xor_ln56_5_fu_5544_p2;
wire   [0:0] or_ln58_10_fu_5565_p2;
wire   [0:0] or_ln57_15_fu_5555_p2;
wire   [0:0] or_ln55_5_fu_5539_p2;
wire   [0:0] or_ln56_5_fu_5550_p2;
wire   [0:0] or_ln57_16_fu_5561_p2;
wire   [0:0] and_ln57_21_fu_5587_p2;
wire   [0:0] xor_ln57_5_fu_5575_p2;
wire   [0:0] and_ln57_22_fu_5592_p2;
wire   [0:0] and_ln57_20_fu_5581_p2;
wire   [0:0] and_ln57_23_fu_5598_p2;
wire   [0:0] or_ln58_11_fu_5569_p2;
wire   [0:0] or_ln57_17_fu_5612_p2;
wire   [2:0] select_ln57_10_fu_5604_p3;
wire   [0:0] and_ln56_5_fu_5626_p2;
wire   [0:0] or_ln56_11_fu_5639_p2;
wire   [2:0] select_ln56_10_fu_5631_p3;
wire   [2:0] select_ln57_11_fu_5618_p3;
wire   [6:0] p_Result_i21_fu_5652_p4;
wire   [0:0] icmp_ln83_5_fu_5662_p2;
wire   [0:0] xor_ln83_5_fu_5667_p2;
wire   [0:0] or_ln83_5_fu_5673_p2;
wire   [0:0] icmp_ln899_15_fu_5683_p2;
wire   [0:0] xor_ln84_5_fu_5688_p2;
wire   [0:0] or_ln84_5_fu_5693_p2;
wire   [6:0] p_Result_i22_fu_5705_p4;
wire   [0:0] icmp_ln93_5_fu_5715_p2;
wire   [0:0] xor_ln93_12_fu_5720_p2;
wire   [0:0] xor_ln93_5_fu_5726_p2;
wire   [0:0] or_ln93_5_fu_5731_p2;
wire   [0:0] icmp_ln899_16_fu_5743_p2;
wire   [0:0] or_ln94_5_fu_5748_p2;
wire   [0:0] icmp_ln103_5_fu_5758_p2;
wire   [0:0] xor_ln103_5_fu_5762_p2;
wire   [0:0] or_ln103_5_fu_5768_p2;
wire   [0:0] icmp_ln899_17_fu_5779_p2;
wire   [0:0] or_ln104_5_fu_5783_p2;
wire   [2:0] select_ln56_11_fu_5644_p3;
wire   [0:0] icmp_ln74_20_fu_5794_p2;
wire   [0:0] icmp_ln74_21_fu_5808_p2;
wire   [13:0] cm_L1_4_data_V_fu_5800_p3;
wire   [13:0] cm_L1_4_data_V_1_fu_5814_p3;
wire   [0:0] icmp_ln74_22_fu_5828_p2;
wire   [13:0] cm_L1_4_data_V_2_fu_5821_p3;
wire   [13:0] cm_L1_3_data_V_fu_5842_p3;
wire   [13:0] cm_L1_3_data_V_1_fu_5850_p3;
wire   [13:0] cm_L1_3_data_V_2_fu_5857_p3;
wire   [13:0] select_ln74_138_fu_5872_p3;
wire   [13:0] select_ln74_139_fu_5880_p3;
wire   [13:0] select_ln74_140_fu_5888_p3;
wire   [0:0] sB_L2_2_next_fu_5699_p2;
wire   [0:0] sB_L2_2_next_1_fu_5753_p2;
wire   [0:0] sB_L2_2_next_2_fu_5789_p2;
wire   [0:0] sB_L2_2_next_4_fu_5904_p2;
wire   [0:0] or_ln74_13_fu_5918_p2;
wire   [0:0] select_ln74_142_fu_5910_p3;
wire   [0:0] select_ln74_143_fu_5924_p3;
wire   [0:0] sA_L2_2_next_fu_5678_p2;
wire   [0:0] sA_L2_2_next_1_fu_5737_p2;
wire   [0:0] sA_L2_2_next_2_fu_5774_p2;
wire   [0:0] sA_L2_2_next_4_fu_5940_p2;
wire   [0:0] select_ln74_145_fu_5946_p3;
wire   [0:0] select_ln74_146_fu_5954_p3;
wire   [0:0] valid_L1_4_fu_5970_p2;
wire   [0:0] valid_L1_4_1_fu_5976_p3;
wire   [0:0] valid_L1_4_2_fu_5983_p3;
wire   [0:0] valid_L1_3_fu_5998_p2;
wire   [0:0] valid_L1_3_1_fu_6004_p3;
wire   [0:0] valid_L1_3_2_fu_6011_p3;
wire   [0:0] icmp_ln74_23_fu_6026_p2;
wire   [0:0] and_ln74_30_fu_6032_p2;
wire   [0:0] and_ln74_31_fu_6038_p2;
wire   [0:0] select_ln74_154_fu_6044_p3;
wire   [0:0] or_ln50_12_fu_6066_p2;
wire   [0:0] or_ln51_6_fu_6084_p2;
wire   [0:0] or_ln57_18_fu_6133_p2;
wire   [0:0] xor_ln57_6_fu_6137_p2;
wire   [0:0] or_ln55_6_fu_6119_p2;
wire   [0:0] or_ln57_19_fu_6143_p2;
wire   [0:0] xor_ln55_12_fu_6157_p2;
wire   [0:0] and_ln57_24_fu_6163_p2;
wire   [2:0] select_ln58_fu_6149_p3;
wire   [2:0] select_ln55_fu_6125_p3;
wire   [2:0] select_ln57_12_fu_6169_p3;
wire   [6:0] p_Result_i25_fu_6185_p4;
wire   [0:0] icmp_ln83_6_fu_6195_p2;
wire   [0:0] xor_ln83_6_fu_6200_p2;
wire   [0:0] or_ln83_6_fu_6206_p2;
wire   [0:0] icmp_ln899_18_fu_6216_p2;
wire   [0:0] xor_ln84_6_fu_6221_p2;
wire   [0:0] or_ln84_6_fu_6226_p2;
wire   [6:0] p_Result_i26_fu_6238_p4;
wire   [0:0] icmp_ln93_6_fu_6248_p2;
wire   [0:0] xor_ln93_13_fu_6253_p2;
wire   [0:0] xor_ln93_6_fu_6259_p2;
wire   [0:0] or_ln93_6_fu_6264_p2;
wire   [0:0] icmp_ln899_19_fu_6276_p2;
wire   [0:0] or_ln94_6_fu_6281_p2;
wire   [0:0] icmp_ln103_6_fu_6291_p2;
wire   [0:0] xor_ln103_6_fu_6295_p2;
wire   [0:0] or_ln103_6_fu_6301_p2;
wire   [0:0] icmp_ln899_20_fu_6312_p2;
wire   [0:0] or_ln104_6_fu_6316_p2;
wire   [2:0] select_ln55_1_fu_6177_p3;
wire   [0:0] icmp_ln74_24_fu_6327_p2;
wire   [0:0] icmp_ln74_25_fu_6341_p2;
wire   [13:0] cm_L2_2_data_V_fu_6333_p3;
wire   [0:0] icmp_ln74_26_fu_6354_p2;
wire   [13:0] cm_L2_2_data_V_1_fu_6347_p3;
wire   [13:0] cm_L2_2_data_V_2_fu_6360_p3;
wire   [13:0] cm_L2_1_data_V_fu_6375_p3;
wire   [13:0] cm_L2_1_data_V_1_fu_6383_p3;
wire   [13:0] cm_L2_1_data_V_2_fu_6390_p3;
wire   [13:0] select_ln74_164_fu_6405_p3;
wire   [13:0] select_ln74_165_fu_6413_p3;
wire   [13:0] select_ln74_166_fu_6421_p3;
wire   [0:0] sB_L3_next_fu_6232_p2;
wire   [0:0] sB_L3_next_1_fu_6286_p2;
wire   [0:0] sB_L3_next_2_fu_6322_p2;
wire   [0:0] sB_L3_next_4_fu_6437_p2;
wire   [0:0] or_ln74_14_fu_6451_p2;
wire   [0:0] select_ln74_168_fu_6443_p3;
wire   [0:0] select_ln74_169_fu_6457_p3;
wire   [0:0] sA_L3_next_fu_6211_p2;
wire   [0:0] sA_L3_next_1_fu_6270_p2;
wire   [0:0] sA_L3_next_2_fu_6307_p2;
wire   [0:0] sA_L3_next_4_fu_6473_p2;
wire   [0:0] select_ln74_171_fu_6479_p3;
wire   [0:0] select_ln74_172_fu_6487_p3;
wire   [0:0] valid_L2_2_fu_6503_p2;
wire   [0:0] valid_L2_2_1_fu_6509_p3;
wire   [0:0] valid_L2_2_2_fu_6516_p3;
wire   [0:0] valid_L2_1_fu_6531_p2;
wire   [0:0] valid_L2_1_1_fu_6537_p3;
wire   [0:0] valid_L2_1_2_fu_6544_p3;
wire   [0:0] icmp_ln74_27_fu_6559_p2;
wire   [0:0] and_ln74_36_fu_6565_p2;
wire   [0:0] and_ln74_37_fu_6571_p2;
wire   [0:0] select_ln74_180_fu_6577_p3;
wire   [9:0] tmp_2_fu_6607_p3;
wire   [9:0] tmp_10_fu_6620_p3;
wire   [9:0] proj_phid_V_fu_6674_p4;
wire  signed [6:0] ret_V_fu_6696_p0;
wire  signed [9:0] ret_V_fu_6696_p1;
wire   [16:0] ret_V_fu_6696_p2;
wire  signed [15:0] grp_fu_7046_p3;
wire  signed [13:0] sext_ln68_fu_6748_p1;
wire   [13:0] add_ln1503_fu_6767_p2;
wire   [16:0] shl_ln_fu_6760_p3;
wire   [16:0] shl_ln1503_1_fu_6772_p3;
wire   [9:0] add_ln1354_fu_6809_p2;
wire  signed [9:0] delta_z_V_fu_6813_p2;
wire  signed [10:0] sext_ln887_fu_6818_p1;
wire   [0:0] tmp_12_fu_6822_p3;
wire   [10:0] sub_ln214_fu_6830_p2;
wire   [16:0] sub_ln214_1_fu_6844_p2;
wire   [13:0] tmp_1_fu_6862_p4;
wire   [11:0] fm_phi_V_fu_6855_p1;
wire   [8:0] fm_z_V_fu_6858_p1;
wire  signed [7:0] sext_ln321_fu_6885_p1;
wire   [0:0] newtracklet_fu_6805_p2;
wire   [16:0] zext_ln321_fu_6889_p1;
wire   [10:0] absval_V_fu_6836_p3;
wire   [10:0] zext_ln899_fu_6901_p1;
wire   [16:0] absval_V_1_fu_6849_p3;
wire   [16:0] best_delta_phi_V_fu_6893_p3;
wire   [0:0] icmp_ln899_21_fu_6905_p2;
wire   [0:0] icmp_ln899_22_fu_6911_p2;
wire   [0:0] or_ln857_fu_6939_p2;
wire   [0:0] xor_ln857_fu_6943_p2;
wire   [0:0] or_ln843_fu_6917_p2;
wire   [51:0] select_ln857_fu_6923_p3;
wire   [51:0] bestmatch_next_data_V_fu_6871_p7;
wire   [2:0] select_ln857_1_fu_6931_p3;
wire   [0:0] or_ln843_1_fu_6978_p2;
wire   [0:0] and_ln857_fu_6949_p2;
wire   [0:0] xor_ln843_fu_6984_p2;
wire   [0:0] icmp_ln865_fu_6996_p2;
wire   [0:0] and_ln865_1_fu_7002_p2;
wire   [7:0] tmp_14_fu_7024_p3;
wire   [6:0] grp_fu_7046_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_841;
reg    ap_condition_52;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

MatchCalculator_L3PHIB_LUT_matchcut_phi1 #(
    .DataWidth( 7 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_phi1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_phi1_address0),
    .ce0(LUT_matchcut_phi1_ce0),
    .q0(LUT_matchcut_phi1_q0)
);

MatchCalculator_L3PHIB_LUT_matchcut_z2 #(
    .DataWidth( 8 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
LUT_matchcut_z2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_z2_address0),
    .ce0(LUT_matchcut_z2_ce0),
    .q0(LUT_matchcut_z2_q0)
);

MatchCalculator_L3PHIB_mac_muladd_7s_10s_7ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
MatchCalculator_L3PHIB_mac_muladd_7s_10s_7ns_16_1_1_U1(
    .din0(stub_r_V_reg_8088),
    .din1(proj_zd_V_reg_8105),
    .din2(grp_fu_7046_p2),
    .dout(grp_fu_7046_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        bestmatch_next_data_V_13_reg_1768 <= bestmatch_data_V_fu_6963_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        bestmatch_next_data_V_13_reg_1768 <= 52'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_52)) begin
        if ((ap_phi_mux_do_init_phi_fu_534_p6 == 1'd0)) begin
            bx_V92_phi_reg_824 <= ap_phi_mux_bx_V92_rewind_phi_fu_564_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_534_p6 == 1'd1)) begin
            bx_V92_phi_reg_824 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            bx_V92_phi_reg_824 <= ap_phi_reg_pp0_iter0_bx_V92_phi_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V23_reg_1372 <= cm_L1_1_next_data_V_reg_7582;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V23_reg_1372 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_215_reg_1484 <= tmpB_L1_1_data_V_reg_7572;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_1_next_data_V_215_reg_1484 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V22_reg_1386 <= cm_L1_2_next_data_V_reg_7630;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V22_reg_1386 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_214_reg_1498 <= tmpB_L1_2_data_V_reg_7620;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_2_next_data_V_214_reg_1498 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V21_reg_1400 <= cm_L1_3_next_data_V_reg_7678;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V21_reg_1400 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_213_reg_1512 <= tmpB_L1_3_data_V_reg_7668;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_3_next_data_V_213_reg_1512 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V20_reg_1414 <= cm_L1_4_next_data_V_reg_7726;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V20_reg_1414 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_212_reg_1526 <= tmpB_L1_4_data_V_reg_7716;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L1_4_next_data_V_212_reg_1526 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_1_next_data_V11_reg_1600 <= cm_L2_1_next_data_V_reg_7900;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V11_reg_1600 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_1_next_data_V_27_reg_1656 <= tmpB_L2_1_data_V_reg_7890;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_1_next_data_V_27_reg_1656 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_2_next_data_V10_reg_1614 <= cm_L2_2_next_data_V_reg_7948;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V10_reg_1614 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_2_next_data_V_26_reg_1670 <= tmpB_L2_2_data_V_reg_7938;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L2_2_next_data_V_26_reg_1670 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cm_L3_next_data_V2_reg_1726 <= cm_L3_next_data_V_reg_8032;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V2_reg_1726 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cm_L3_next_data_V_24_reg_1712 <= tmpB_L3_data_V_reg_8022;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cm_L3_next_data_V_24_reg_1712 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_530 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_530 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        goodmatch_next36_reg_1740 <= goodmatch_fu_6990_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        goodmatch_next36_reg_1740 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign77_reg_838 <= read_L1_1_fu_4852_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign77_reg_838 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_176_reg_852 <= read_L1_2_fu_4876_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_176_reg_852 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_275_reg_866 <= read_L1_3_fu_4944_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_275_reg_866 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_374_reg_880 <= read_L1_4_fu_4968_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_374_reg_880 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_453_reg_1194 <= read_L2_1_fu_6072_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_453_reg_1194 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_552_reg_1208 <= read_L2_2_fu_6090_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        inread_assign_552_reg_1208 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_1417_reg_1456 <= tmpA_L1_3_data_V_reg_7673;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_1417_reg_1456 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_2016_reg_1470 <= tmpA_L1_4_data_V_reg_7721;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_2016_reg_1470 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_269_reg_1628 <= tmpA_L2_1_data_V_reg_7895;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_269_reg_1628 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_308_reg_1642 <= tmpA_L2_2_data_V_reg_7943;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_308_reg_1642 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_319_reg_1428 <= tmpA_L1_1_data_V_reg_7577;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_319_reg_1428 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_Val2_345_reg_1698 <= tmpA_L3_data_V_reg_8027;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_345_reg_1698 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_818_reg_1442 <= tmpA_L1_2_data_V_reg_7625;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_Val2_818_reg_1442 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_52)) begin
        if ((ap_phi_mux_do_init_phi_fu_534_p6 == 1'd0)) begin
            p_phi_reg_812 <= ap_phi_mux_p_rewind_phi_fu_550_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_534_p6 == 1'd1)) begin
            p_phi_reg_812 <= trunc_ln209_fu_1795_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_812 <= ap_phi_reg_pp0_iter0_p_phi_reg_812;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read1_0_i81_reg_630 <= read1_next_fu_2256_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read1_0_i81_reg_630 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read2_0_i82_reg_616 <= read2_next_fu_2280_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read2_0_i82_reg_616 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read3_0_i83_reg_602 <= read3_next_fu_2348_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read3_0_i83_reg_602 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read4_0_i84_reg_588 <= read4_next_fu_2372_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read4_0_i84_reg_588 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read5_0_i85_reg_574 <= read5_next_fu_2440_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read5_0_i85_reg_574 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read6_0_i80_reg_644 <= read6_next_fu_2464_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read6_0_i80_reg_644 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read7_0_i79_reg_658 <= read7_next_fu_2532_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read7_0_i79_reg_658 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read8_0_i78_reg_672 <= read8_next_fu_2556_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        read8_0_i78_reg_672 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_1_next_361_reg_1074 <= sA_L1_1_fu_3053_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_1_next_361_reg_1074 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_2_next_360_reg_1089 <= sA_L1_2_fu_3610_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_2_next_360_reg_1089 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_3_next_359_reg_1104 <= sA_L1_3_fu_4167_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_3_next_359_reg_1104 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_4_next_358_reg_1119 <= sA_L1_4_fu_4724_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L1_4_next_358_reg_1119 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_1_next_345_reg_1312 <= sA_L2_1_fu_5435_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_1_next_345_reg_1312 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_2_next_344_reg_1327 <= sA_L2_2_fu_5962_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L2_2_next_344_reg_1327 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sA_L3_next_338_reg_1570 <= sA_L3_fu_6495_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sA_L3_next_338_reg_1570 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_1_next_357_reg_1134 <= sB_L1_1_fu_3023_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_1_next_357_reg_1134 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_2_next_356_reg_1149 <= sB_L1_2_fu_3580_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_2_next_356_reg_1149 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_3_next_355_reg_1164 <= sB_L1_3_fu_4137_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_3_next_355_reg_1164 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_4_next_354_reg_1179 <= sB_L1_4_fu_4694_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L1_4_next_354_reg_1179 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_1_next_343_reg_1342 <= sB_L2_1_fu_5405_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_1_next_343_reg_1342 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_2_next_342_reg_1357 <= sB_L2_2_fu_5932_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L2_2_next_342_reg_1357 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sB_L3_next_337_reg_1585 <= sB_L3_fu_6465_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sB_L3_next_337_reg_1585 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V32_reg_700 <= t_V_9_reg_7108;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V32_reg_700 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_130_reg_728 <= t_V_10_reg_7098;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_130_reg_728 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_228_reg_756 <= t_V_11_reg_7088;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_228_reg_756 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_326_reg_784 <= t_V_12_reg_7078;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_326_reg_784 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_425_reg_798 <= t_V_13_reg_7073;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_425_reg_798 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_527_reg_770 <= t_V_14_reg_7083;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_527_reg_770 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_629_reg_742 <= t_V_15_reg_7093;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_629_reg_742 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_731_reg_714 <= t_V_16_reg_7103;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_731_reg_714 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        t_V_834_reg_1754 <= ap_phi_mux_t_V_phi_fu_1787_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_834_reg_1754 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_935_reg_686 <= t_V_17_reg_7255;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_V_935_reg_686 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_1_next_369_reg_954 <= vA_L1_1_fu_3109_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_1_next_369_reg_954 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_2_next_368_reg_969 <= vA_L1_2_fu_3666_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_2_next_368_reg_969 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_3_next_367_reg_984 <= vA_L1_3_fu_4223_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_3_next_367_reg_984 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_4_next_366_reg_999 <= vA_L1_4_fu_4780_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L1_4_next_366_reg_999 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_1_next_149_reg_1252 <= vA_L2_1_fu_5492_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_1_next_149_reg_1252 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_2_next_148_reg_1267 <= vA_L2_2_fu_6019_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L2_2_next_148_reg_1267 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vA_L3_next_140_reg_1540 <= vA_L3_fu_6552_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        vA_L3_next_140_reg_1540 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next73_reg_894 <= valid_L1_1_4_fu_3143_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next73_reg_894 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_165_reg_1014 <= vB_L1_1_fu_3081_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_1_next_165_reg_1014 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next72_reg_909 <= valid_L1_2_4_fu_3700_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next72_reg_909 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_164_reg_1029 <= vB_L1_2_fu_3638_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_2_next_164_reg_1029 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next71_reg_924 <= valid_L1_3_4_fu_4257_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next71_reg_924 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_163_reg_1044 <= vB_L1_3_fu_4195_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_3_next_163_reg_1044 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next70_reg_939 <= valid_L1_4_4_fu_4814_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next70_reg_939 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_162_reg_1059 <= vB_L1_4_fu_4752_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L1_4_next_162_reg_1059 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next51_reg_1222 <= valid_L2_1_4_fu_5525_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next51_reg_1222 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next_147_reg_1282 <= vB_L2_1_fu_5463_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_1_next_147_reg_1282 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next50_reg_1237 <= valid_L2_2_4_fu_6052_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next50_reg_1237 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next_146_reg_1297 <= vB_L2_2_fu_5990_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L2_2_next_146_reg_1297 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        valid_L3_next41_reg_1684 <= valid_L3_reg_8057;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next41_reg_1684 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next_139_reg_1555 <= vB_L3_fu_6523_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        valid_L3_next_139_reg_1555 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln50_10_reg_7833 <= and_ln50_10_fu_4926_p2;
        and_ln50_8_reg_7770 <= and_ln50_8_fu_4834_p2;
        and_ln51_10_reg_7848 <= and_ln51_10_fu_4950_p2;
        and_ln51_8_reg_7785 <= and_ln51_8_fu_4858_p2;
        and_ln55_4_reg_7805 <= and_ln55_4_fu_4888_p2;
        and_ln55_5_reg_7868 <= and_ln55_5_fu_4980_p2;
        bx_V92_phi_reg_824_pp0_iter2_reg <= bx_V92_phi_reg_824_pp0_iter1_reg;
        bx_V92_phi_reg_824_pp0_iter3_reg <= bx_V92_phi_reg_824_pp0_iter2_reg;
        bx_V92_phi_reg_824_pp0_iter4_reg <= bx_V92_phi_reg_824_pp0_iter3_reg;
        bx_V92_phi_reg_824_pp0_iter5_reg <= bx_V92_phi_reg_824_pp0_iter4_reg;
        bx_V92_phi_reg_824_pp0_iter6_reg <= bx_V92_phi_reg_824_pp0_iter5_reg;
        delta_phi_V_reg_8135[16 : 3] <= delta_phi_V_fu_6780_p2[16 : 3];
        icmp_ln467_reg_7260_pp0_iter2_reg <= icmp_ln467_reg_7260_pp0_iter1_reg;
        icmp_ln467_reg_7260_pp0_iter3_reg <= icmp_ln467_reg_7260_pp0_iter2_reg;
        icmp_ln467_reg_7260_pp0_iter4_reg <= icmp_ln467_reg_7260_pp0_iter3_reg;
        icmp_ln467_reg_7260_pp0_iter5_reg <= icmp_ln467_reg_7260_pp0_iter4_reg;
        icmp_ln467_reg_7260_pp0_iter6_reg <= icmp_ln467_reg_7260_pp0_iter5_reg;
        icmp_ln467_reg_7260_pp0_iter7_reg <= icmp_ln467_reg_7260_pp0_iter6_reg;
        icmp_ln879_reg_7249_pp0_iter2_reg <= icmp_ln879_reg_7249_pp0_iter1_reg;
        icmp_ln879_reg_7249_pp0_iter3_reg <= icmp_ln879_reg_7249_pp0_iter2_reg;
        icmp_ln879_reg_7249_pp0_iter4_reg <= icmp_ln879_reg_7249_pp0_iter3_reg;
        icmp_ln879_reg_7249_pp0_iter5_reg <= icmp_ln879_reg_7249_pp0_iter4_reg;
        icmp_ln879_reg_7249_pp0_iter6_reg <= icmp_ln879_reg_7249_pp0_iter5_reg;
        icmp_ln879_reg_7249_pp0_iter7_reg <= icmp_ln879_reg_7249_pp0_iter6_reg;
        icmp_ln883_reg_8077 <= icmp_ln883_fu_6633_p2;
        icmp_ln883_reg_8077_pp0_iter5_reg <= icmp_ln883_reg_8077;
        icmp_ln883_reg_8077_pp0_iter6_reg <= icmp_ln883_reg_8077_pp0_iter5_reg;
        icmp_ln883_reg_8077_pp0_iter7_reg <= icmp_ln883_reg_8077_pp0_iter6_reg;
        p_Result_i16_reg_7811 <= {{cm_L1_1_next_data_V_fu_2993_p3[13:7]}};
        p_Result_i19_reg_7819 <= {{cm_L1_2_next_data_V_fu_3550_p3[13:7]}};
        p_Result_i20_reg_7874 <= {{cm_L1_3_next_data_V_fu_4107_p3[13:7]}};
        p_Result_i23_reg_7882 <= {{cm_L1_4_next_data_V_fu_4664_p3[13:7]}};
        p_Result_i24_reg_8006 <= {{cm_L2_1_next_data_V_fu_5369_p3[13:7]}};
        p_Result_i27_reg_8014 <= {{cm_L2_2_next_data_V_fu_5896_p3[13:7]}};
        p_phi_reg_812_pp0_iter2_reg <= p_phi_reg_812_pp0_iter1_reg;
        p_phi_reg_812_pp0_iter3_reg <= p_phi_reg_812_pp0_iter2_reg;
        p_phi_reg_812_pp0_iter4_reg <= p_phi_reg_812_pp0_iter3_reg;
        p_phi_reg_812_pp0_iter5_reg <= p_phi_reg_812_pp0_iter4_reg;
        p_phi_reg_812_pp0_iter6_reg <= p_phi_reg_812_pp0_iter5_reg;
        p_phi_reg_812_pp0_iter7_reg <= p_phi_reg_812_pp0_iter6_reg;
        proj_data_V_reg_8083 <= allproj_dataarray_data_V_q0;
        proj_data_V_reg_8083_pp0_iter7_reg <= proj_data_V_reg_8083;
        proj_phi_V_reg_8100 <= {{allproj_dataarray_data_V_q0[45:32]}};
        proj_zd_V_reg_8105 <= proj_zd_V_fu_6684_p1;
        projseed_next_V_reg_8094 <= {{allproj_dataarray_data_V_q0[59:57]}};
        projseed_next_V_reg_8094_pp0_iter7_reg <= projseed_next_V_reg_8094;
        stub_r_V_reg_8088 <= {{allstub_dataarray_data_V_q0[35:29]}};
        stub_r_V_reg_8088_pp0_iter7_reg <= stub_r_V_reg_8088;
        stubid_V_reg_8062 <= stubid_V_fu_6603_p1;
        stubid_V_reg_8062_pp0_iter5_reg <= stubid_V_reg_8062;
        stubid_V_reg_8062_pp0_iter6_reg <= stubid_V_reg_8062_pp0_iter5_reg;
        stubid_V_reg_8062_pp0_iter7_reg <= stubid_V_reg_8062_pp0_iter6_reg;
        tmp_11_reg_8125 <= {{allstub_dataarray_data_V_q0[16:3]}};
        tmp_13_reg_8142 <= delta_phi_V_fu_6780_p2[32'd16];
        trunc_ln1354_2_reg_8120 <= {{allstub_dataarray_data_V_q0[26:17]}};
        trunc_ln1354_2_reg_8120_pp0_iter7_reg <= trunc_ln1354_2_reg_8120;
        trunc_ln2_reg_8110 <= {{ret_V_fu_6696_p2[16:7]}};
        trunc_ln3_reg_8130 <= {{grp_fu_7046_p3[15:6]}};
        trunc_ln_reg_8115 <= {{allproj_dataarray_data_V_q0[29:20]}};
        trunc_ln_reg_8115_pp0_iter7_reg <= trunc_ln_reg_8115;
        xor_ln50_10_reg_7827 <= xor_ln50_10_fu_4914_p2;
        xor_ln50_11_reg_7838 <= xor_ln50_11_fu_4932_p2;
        xor_ln50_12_reg_7986 <= xor_ln50_12_fu_6060_p2;
        xor_ln50_8_reg_7764 <= xor_ln50_8_fu_4822_p2;
        xor_ln50_9_reg_7775 <= xor_ln50_9_fu_4840_p2;
        xor_ln51_4_reg_7790 <= xor_ln51_4_fu_4864_p2;
        xor_ln51_5_reg_7853 <= xor_ln51_5_fu_4956_p2;
        xor_ln51_6_reg_7996 <= xor_ln51_6_fu_6078_p2;
        xor_ln55_11_reg_7863 <= xor_ln55_11_fu_4974_p2;
        xor_ln55_9_reg_7800 <= xor_ln55_9_fu_4882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln50_2_reg_7401 <= and_ln50_2_fu_2330_p2;
        and_ln50_4_reg_7460 <= and_ln50_4_fu_2422_p2;
        and_ln50_6_reg_7519 <= and_ln50_6_fu_2514_p2;
        and_ln50_reg_7342 <= and_ln50_fu_2238_p2;
        and_ln51_2_reg_7416 <= and_ln51_2_fu_2354_p2;
        and_ln51_4_reg_7475 <= and_ln51_4_fu_2446_p2;
        and_ln51_6_reg_7534 <= and_ln51_6_fu_2538_p2;
        and_ln51_reg_7357 <= and_ln51_fu_2262_p2;
        and_ln55_1_reg_7436 <= and_ln55_1_fu_2384_p2;
        and_ln55_2_reg_7495 <= and_ln55_2_fu_2476_p2;
        and_ln55_3_reg_7554 <= and_ln55_3_fu_2568_p2;
        and_ln55_reg_7377 <= and_ln55_fu_2292_p2;
        bx_V92_phi_reg_824_pp0_iter1_reg <= bx_V92_phi_reg_824;
        icmp_ln467_reg_7260 <= icmp_ln467_fu_2188_p2;
        icmp_ln467_reg_7260_pp0_iter1_reg <= icmp_ln467_reg_7260;
        icmp_ln879_reg_7249 <= icmp_ln879_fu_2176_p2;
        icmp_ln879_reg_7249_pp0_iter1_reg <= icmp_ln879_reg_7249;
        icmp_ln887_1_reg_7165 <= icmp_ln887_1_fu_2092_p2;
        icmp_ln887_2_reg_7177 <= icmp_ln887_2_fu_2104_p2;
        icmp_ln887_3_reg_7189 <= icmp_ln887_3_fu_2116_p2;
        icmp_ln887_4_reg_7201 <= icmp_ln887_4_fu_2128_p2;
        icmp_ln887_5_reg_7213 <= icmp_ln887_5_fu_2140_p2;
        icmp_ln887_6_reg_7225 <= icmp_ln887_6_fu_2152_p2;
        icmp_ln887_7_reg_7237 <= icmp_ln887_7_fu_2164_p2;
        icmp_ln887_reg_7153 <= icmp_ln887_fu_2080_p2;
        icmp_ln895_1_reg_7171 <= icmp_ln895_1_fu_2098_p2;
        icmp_ln895_2_reg_7183 <= icmp_ln895_2_fu_2110_p2;
        icmp_ln895_3_reg_7195 <= icmp_ln895_3_fu_2122_p2;
        icmp_ln895_4_reg_7207 <= icmp_ln895_4_fu_2134_p2;
        icmp_ln895_5_reg_7219 <= icmp_ln895_5_fu_2146_p2;
        icmp_ln895_6_reg_7231 <= icmp_ln895_6_fu_2158_p2;
        icmp_ln895_7_reg_7243 <= icmp_ln895_7_fu_2170_p2;
        icmp_ln895_reg_7159 <= icmp_ln895_fu_2086_p2;
        p_phi_reg_812_pp0_iter1_reg <= p_phi_reg_812;
        valid1_reg_7264 <= valid1_fu_2194_p2;
        valid2_reg_7273 <= valid2_fu_2198_p2;
        valid3_reg_7282 <= valid3_fu_2202_p2;
        valid4_reg_7291 <= valid4_fu_2206_p2;
        valid5_reg_7300 <= valid5_fu_2210_p2;
        valid6_reg_7309 <= valid6_fu_2214_p2;
        valid7_reg_7318 <= valid7_fu_2218_p2;
        valid8_reg_7327 <= valid8_fu_2222_p2;
        xor_ln50_1_reg_7347 <= xor_ln50_1_fu_2244_p2;
        xor_ln50_2_reg_7395 <= xor_ln50_2_fu_2318_p2;
        xor_ln50_3_reg_7406 <= xor_ln50_3_fu_2336_p2;
        xor_ln50_4_reg_7454 <= xor_ln50_4_fu_2410_p2;
        xor_ln50_5_reg_7465 <= xor_ln50_5_fu_2428_p2;
        xor_ln50_6_reg_7513 <= xor_ln50_6_fu_2502_p2;
        xor_ln50_7_reg_7524 <= xor_ln50_7_fu_2520_p2;
        xor_ln50_reg_7336 <= xor_ln50_fu_2226_p2;
        xor_ln51_1_reg_7421 <= xor_ln51_1_fu_2360_p2;
        xor_ln51_2_reg_7480 <= xor_ln51_2_fu_2452_p2;
        xor_ln51_3_reg_7539 <= xor_ln51_3_fu_2544_p2;
        xor_ln51_reg_7362 <= xor_ln51_fu_2268_p2;
        xor_ln55_1_reg_7372 <= xor_ln55_1_fu_2286_p2;
        xor_ln55_3_reg_7431 <= xor_ln55_3_fu_2378_p2;
        xor_ln55_5_reg_7490 <= xor_ln55_5_fu_2470_p2;
        xor_ln55_7_reg_7549 <= xor_ln55_7_fu_2562_p2;
        xor_ln84_1_reg_7442 <= xor_ln84_1_fu_2394_p2;
        xor_ln84_2_reg_7501 <= xor_ln84_2_fu_2486_p2;
        xor_ln84_3_reg_7560 <= xor_ln84_3_fu_2578_p2;
        xor_ln84_reg_7383 <= xor_ln84_fu_2302_p2;
        xor_ln93_1_reg_7448 <= xor_ln93_1_fu_2404_p2;
        xor_ln93_2_reg_7507 <= xor_ln93_2_fu_2496_p2;
        xor_ln93_3_reg_7566 <= xor_ln93_3_fu_2588_p2;
        xor_ln93_reg_7389 <= xor_ln93_fu_2312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        best_delta_phi_V_1_fu_240 <= best_delta_phi_V_4_fu_6955_p3;
        projseed_V_1_fu_248 <= projseed_V_fu_6971_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_V92_rewind_reg_560 <= bx_V92_phi_reg_824;
        p_rewind_reg_546 <= p_phi_reg_812;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V92_phi_reg_824_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cm_L1_1_next_data_V_reg_7582 <= cm_L1_1_next_data_V_fu_2993_p3;
        cm_L1_2_next_data_V_reg_7630 <= cm_L1_2_next_data_V_fu_3550_p3;
        cm_L1_3_next_data_V_reg_7678 <= cm_L1_3_next_data_V_fu_4107_p3;
        cm_L1_4_next_data_V_reg_7726 <= cm_L1_4_next_data_V_fu_4664_p3;
        tmpA_L1_1_data_V_reg_7577 <= tmpA_L1_1_data_V_fu_2961_p3;
        tmpA_L1_2_data_V_reg_7625 <= tmpA_L1_2_data_V_fu_3518_p3;
        tmpA_L1_3_data_V_reg_7673 <= tmpA_L1_3_data_V_fu_4075_p3;
        tmpA_L1_4_data_V_reg_7721 <= tmpA_L1_4_data_V_fu_4632_p3;
        tmpB_L1_1_data_V_reg_7572 <= tmpB_L1_1_data_V_fu_2929_p3;
        tmpB_L1_2_data_V_reg_7620 <= tmpB_L1_2_data_V_fu_3486_p3;
        tmpB_L1_3_data_V_reg_7668 <= tmpB_L1_3_data_V_fu_4043_p3;
        tmpB_L1_4_data_V_reg_7716 <= tmpB_L1_4_data_V_fu_4600_p3;
        valid_L1_1_4_reg_7609 <= valid_L1_1_4_fu_3143_p3;
        valid_L1_2_4_reg_7657 <= valid_L1_2_4_fu_3700_p3;
        valid_L1_3_4_reg_7705 <= valid_L1_3_4_fu_4257_p3;
        valid_L1_4_4_reg_7753 <= valid_L1_4_4_fu_4814_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L2_1_next_data_V_reg_7900 <= cm_L2_1_next_data_V_fu_5369_p3;
        cm_L2_2_next_data_V_reg_7948 <= cm_L2_2_next_data_V_fu_5896_p3;
        tmpA_L2_1_data_V_reg_7895 <= tmpA_L2_1_data_V_fu_5338_p3;
        tmpA_L2_2_data_V_reg_7943 <= tmpA_L2_2_data_V_fu_5865_p3;
        tmpB_L2_1_data_V_reg_7890 <= tmpB_L2_1_data_V_fu_5307_p3;
        tmpB_L2_2_data_V_reg_7938 <= tmpB_L2_2_data_V_fu_5834_p3;
        valid_L2_1_4_reg_7927 <= valid_L2_1_4_fu_5525_p3;
        valid_L2_2_4_reg_7975 <= valid_L2_2_4_fu_6052_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L3_next_data_V_reg_8032 <= cm_L3_next_data_V_fu_6429_p3;
        id_V_fu_244 <= {{cm_L3_next_data_V_fu_6429_p3[13:7]}};
        tmpA_L3_data_V_reg_8027 <= tmpA_L3_data_V_fu_6398_p3;
        tmpB_L3_data_V_reg_8022 <= tmpB_L3_data_V_fu_6367_p3;
        valid_L3_reg_8057 <= valid_L3_fu_6585_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_10_reg_7098 <= t_V_10_fu_1940_p3;
        t_V_11_reg_7088 <= t_V_11_fu_1912_p3;
        t_V_12_reg_7078 <= t_V_12_fu_1884_p3;
        t_V_13_reg_7073 <= t_V_13_fu_1870_p3;
        t_V_14_reg_7083 <= t_V_14_fu_1898_p3;
        t_V_15_reg_7093 <= t_V_15_fu_1926_p3;
        t_V_16_reg_7103 <= t_V_16_fu_1954_p3;
        t_V_17_reg_7255 <= t_V_17_fu_2182_p2;
        t_V_9_reg_7108 <= t_V_9_fu_1968_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        LUT_matchcut_phi1_ce0 = 1'b1;
    end else begin
        LUT_matchcut_phi1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        LUT_matchcut_z2_ce0 = 1'b1;
    end else begin
        LUT_matchcut_z2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        allproj_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allproj_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        allstub_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allstub_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_bx_V92_rewind_phi_fu_564_p6 = bx_V92_phi_reg_824;
    end else begin
        ap_phi_mux_bx_V92_rewind_phi_fu_564_p6 = bx_V92_rewind_reg_560;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1376_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1376_p6 = cm_L1_1_next_data_V_reg_7582;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1376_p6 = cm_L1_1_next_data_V23_reg_1372;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1376_p6 = cm_L1_1_next_data_V23_reg_1372;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6 = tmpB_L1_1_data_V_reg_7572;
        end else begin
            ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6 = cm_L1_1_next_data_V_215_reg_1484;
        end
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6 = cm_L1_1_next_data_V_215_reg_1484;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1390_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1390_p6 = cm_L1_2_next_data_V_reg_7630;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1390_p6 = cm_L1_2_next_data_V22_reg_1386;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1390_p6 = cm_L1_2_next_data_V22_reg_1386;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6 = tmpB_L1_2_data_V_reg_7620;
        end else begin
            ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6 = cm_L1_2_next_data_V_214_reg_1498;
        end
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6 = cm_L1_2_next_data_V_214_reg_1498;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1404_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1404_p6 = cm_L1_3_next_data_V_reg_7678;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1404_p6 = cm_L1_3_next_data_V21_reg_1400;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1404_p6 = cm_L1_3_next_data_V21_reg_1400;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6 = tmpB_L1_3_data_V_reg_7668;
        end else begin
            ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6 = cm_L1_3_next_data_V_213_reg_1512;
        end
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6 = cm_L1_3_next_data_V_213_reg_1512;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1418_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1418_p6 = cm_L1_4_next_data_V_reg_7726;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1418_p6 = cm_L1_4_next_data_V20_reg_1414;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1418_p6 = cm_L1_4_next_data_V20_reg_1414;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6 = tmpB_L1_4_data_V_reg_7716;
        end else begin
            ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6 = cm_L1_4_next_data_V_212_reg_1526;
        end
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6 = cm_L1_4_next_data_V_212_reg_1526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1604_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1604_p6 = cm_L2_1_next_data_V_reg_7900;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1604_p6 = cm_L2_1_next_data_V11_reg_1600;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1604_p6 = cm_L2_1_next_data_V11_reg_1600;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6 = tmpB_L2_1_data_V_reg_7890;
        end else begin
            ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6 = cm_L2_1_next_data_V_27_reg_1656;
        end
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6 = cm_L2_1_next_data_V_27_reg_1656;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1618_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1618_p6 = cm_L2_2_next_data_V_reg_7948;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1618_p6 = cm_L2_2_next_data_V10_reg_1614;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1618_p6 = cm_L2_2_next_data_V10_reg_1614;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6 = tmpB_L2_2_data_V_reg_7938;
        end else begin
            ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6 = cm_L2_2_next_data_V_26_reg_1670;
        end
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6 = cm_L2_2_next_data_V_26_reg_1670;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V2_phi_fu_1730_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V2_phi_fu_1730_p6 = cm_L3_next_data_V_reg_8032;
        end else begin
            ap_phi_mux_cm_L3_next_data_V2_phi_fu_1730_p6 = cm_L3_next_data_V2_reg_1726;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V2_phi_fu_1730_p6 = cm_L3_next_data_V2_reg_1726;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1)) begin
            ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0)) begin
            ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6 = tmpB_L3_data_V_reg_8022;
        end else begin
            ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6 = cm_L3_next_data_V_24_reg_1712;
        end
    end else begin
        ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6 = cm_L3_next_data_V_24_reg_1712;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_534_p6 = 1'd1;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_534_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_534_p6 = do_init_reg_530;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_534_p6 = do_init_reg_530;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign77_phi_fu_842_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign77_phi_fu_842_p6 = read_L1_1_fu_4852_p2;
        end else begin
            ap_phi_mux_inread_assign77_phi_fu_842_p6 = inread_assign77_reg_838;
        end
    end else begin
        ap_phi_mux_inread_assign77_phi_fu_842_p6 = inread_assign77_reg_838;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_176_phi_fu_856_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_176_phi_fu_856_p6 = read_L1_2_fu_4876_p2;
        end else begin
            ap_phi_mux_inread_assign_176_phi_fu_856_p6 = inread_assign_176_reg_852;
        end
    end else begin
        ap_phi_mux_inread_assign_176_phi_fu_856_p6 = inread_assign_176_reg_852;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_275_phi_fu_870_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_275_phi_fu_870_p6 = read_L1_3_fu_4944_p2;
        end else begin
            ap_phi_mux_inread_assign_275_phi_fu_870_p6 = inread_assign_275_reg_866;
        end
    end else begin
        ap_phi_mux_inread_assign_275_phi_fu_870_p6 = inread_assign_275_reg_866;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_374_phi_fu_884_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_374_phi_fu_884_p6 = read_L1_4_fu_4968_p2;
        end else begin
            ap_phi_mux_inread_assign_374_phi_fu_884_p6 = inread_assign_374_reg_880;
        end
    end else begin
        ap_phi_mux_inread_assign_374_phi_fu_884_p6 = inread_assign_374_reg_880;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_453_phi_fu_1198_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_453_phi_fu_1198_p6 = read_L2_1_fu_6072_p2;
        end else begin
            ap_phi_mux_inread_assign_453_phi_fu_1198_p6 = inread_assign_453_reg_1194;
        end
    end else begin
        ap_phi_mux_inread_assign_453_phi_fu_1198_p6 = inread_assign_453_reg_1194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_inread_assign_552_phi_fu_1212_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_inread_assign_552_phi_fu_1212_p6 = read_L2_2_fu_6090_p2;
        end else begin
            ap_phi_mux_inread_assign_552_phi_fu_1212_p6 = inread_assign_552_reg_1208;
        end
    end else begin
        ap_phi_mux_inread_assign_552_phi_fu_1212_p6 = inread_assign_552_reg_1208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_1417_phi_fu_1460_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_1417_phi_fu_1460_p6 = tmpA_L1_3_data_V_reg_7673;
        end else begin
            ap_phi_mux_p_Val2_1417_phi_fu_1460_p6 = p_Val2_1417_reg_1456;
        end
    end else begin
        ap_phi_mux_p_Val2_1417_phi_fu_1460_p6 = p_Val2_1417_reg_1456;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_2016_phi_fu_1474_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_2016_phi_fu_1474_p6 = tmpA_L1_4_data_V_reg_7721;
        end else begin
            ap_phi_mux_p_Val2_2016_phi_fu_1474_p6 = p_Val2_2016_reg_1470;
        end
    end else begin
        ap_phi_mux_p_Val2_2016_phi_fu_1474_p6 = p_Val2_2016_reg_1470;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_269_phi_fu_1632_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_269_phi_fu_1632_p6 = tmpA_L2_1_data_V_reg_7895;
        end else begin
            ap_phi_mux_p_Val2_269_phi_fu_1632_p6 = p_Val2_269_reg_1628;
        end
    end else begin
        ap_phi_mux_p_Val2_269_phi_fu_1632_p6 = p_Val2_269_reg_1628;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_308_phi_fu_1646_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_308_phi_fu_1646_p6 = tmpA_L2_2_data_V_reg_7943;
        end else begin
            ap_phi_mux_p_Val2_308_phi_fu_1646_p6 = p_Val2_308_reg_1642;
        end
    end else begin
        ap_phi_mux_p_Val2_308_phi_fu_1646_p6 = p_Val2_308_reg_1642;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_319_phi_fu_1432_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_319_phi_fu_1432_p6 = tmpA_L1_1_data_V_reg_7577;
        end else begin
            ap_phi_mux_p_Val2_319_phi_fu_1432_p6 = p_Val2_319_reg_1428;
        end
    end else begin
        ap_phi_mux_p_Val2_319_phi_fu_1432_p6 = p_Val2_319_reg_1428;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_345_phi_fu_1702_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_345_phi_fu_1702_p6 = tmpA_L3_data_V_reg_8027;
        end else begin
            ap_phi_mux_p_Val2_345_phi_fu_1702_p6 = p_Val2_345_reg_1698;
        end
    end else begin
        ap_phi_mux_p_Val2_345_phi_fu_1702_p6 = p_Val2_345_reg_1698;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_p_Val2_818_phi_fu_1446_p6 = 14'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_p_Val2_818_phi_fu_1446_p6 = tmpA_L1_2_data_V_reg_7625;
        end else begin
            ap_phi_mux_p_Val2_818_phi_fu_1446_p6 = p_Val2_818_reg_1442;
        end
    end else begin
        ap_phi_mux_p_Val2_818_phi_fu_1446_p6 = p_Val2_818_reg_1442;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_534_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_816_p4 = ap_phi_mux_p_rewind_phi_fu_550_p6;
    end else if ((ap_phi_mux_do_init_phi_fu_534_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_816_p4 = trunc_ln209_fu_1795_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_816_p4 = ap_phi_reg_pp0_iter0_p_phi_reg_812;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln467_reg_7260 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_550_p6 = p_phi_reg_812;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_550_p6 = p_rewind_reg_546;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read1_0_i81_phi_fu_634_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read1_0_i81_phi_fu_634_p6 = read1_next_fu_2256_p2;
        end else begin
            ap_phi_mux_read1_0_i81_phi_fu_634_p6 = read1_0_i81_reg_630;
        end
    end else begin
        ap_phi_mux_read1_0_i81_phi_fu_634_p6 = read1_0_i81_reg_630;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read2_0_i82_phi_fu_620_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read2_0_i82_phi_fu_620_p6 = read2_next_fu_2280_p2;
        end else begin
            ap_phi_mux_read2_0_i82_phi_fu_620_p6 = read2_0_i82_reg_616;
        end
    end else begin
        ap_phi_mux_read2_0_i82_phi_fu_620_p6 = read2_0_i82_reg_616;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read3_0_i83_phi_fu_606_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read3_0_i83_phi_fu_606_p6 = read3_next_fu_2348_p2;
        end else begin
            ap_phi_mux_read3_0_i83_phi_fu_606_p6 = read3_0_i83_reg_602;
        end
    end else begin
        ap_phi_mux_read3_0_i83_phi_fu_606_p6 = read3_0_i83_reg_602;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read4_0_i84_phi_fu_592_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read4_0_i84_phi_fu_592_p6 = read4_next_fu_2372_p2;
        end else begin
            ap_phi_mux_read4_0_i84_phi_fu_592_p6 = read4_0_i84_reg_588;
        end
    end else begin
        ap_phi_mux_read4_0_i84_phi_fu_592_p6 = read4_0_i84_reg_588;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read5_0_i85_phi_fu_578_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read5_0_i85_phi_fu_578_p6 = read5_next_fu_2440_p2;
        end else begin
            ap_phi_mux_read5_0_i85_phi_fu_578_p6 = read5_0_i85_reg_574;
        end
    end else begin
        ap_phi_mux_read5_0_i85_phi_fu_578_p6 = read5_0_i85_reg_574;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read6_0_i80_phi_fu_648_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read6_0_i80_phi_fu_648_p6 = read6_next_fu_2464_p2;
        end else begin
            ap_phi_mux_read6_0_i80_phi_fu_648_p6 = read6_0_i80_reg_644;
        end
    end else begin
        ap_phi_mux_read6_0_i80_phi_fu_648_p6 = read6_0_i80_reg_644;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read7_0_i79_phi_fu_662_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read7_0_i79_phi_fu_662_p6 = read7_next_fu_2532_p2;
        end else begin
            ap_phi_mux_read7_0_i79_phi_fu_662_p6 = read7_0_i79_reg_658;
        end
    end else begin
        ap_phi_mux_read7_0_i79_phi_fu_662_p6 = read7_0_i79_reg_658;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_read8_0_i78_phi_fu_676_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_read8_0_i78_phi_fu_676_p6 = read8_next_fu_2556_p2;
        end else begin
            ap_phi_mux_read8_0_i78_phi_fu_676_p6 = read8_0_i78_reg_672;
        end
    end else begin
        ap_phi_mux_read8_0_i78_phi_fu_676_p6 = read8_0_i78_reg_672;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_1_next_361_phi_fu_1078_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_1_next_361_phi_fu_1078_p6 = sA_L1_1_fu_3053_p3;
        end else begin
            ap_phi_mux_sA_L1_1_next_361_phi_fu_1078_p6 = sA_L1_1_next_361_reg_1074;
        end
    end else begin
        ap_phi_mux_sA_L1_1_next_361_phi_fu_1078_p6 = sA_L1_1_next_361_reg_1074;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_2_next_360_phi_fu_1093_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_2_next_360_phi_fu_1093_p6 = sA_L1_2_fu_3610_p3;
        end else begin
            ap_phi_mux_sA_L1_2_next_360_phi_fu_1093_p6 = sA_L1_2_next_360_reg_1089;
        end
    end else begin
        ap_phi_mux_sA_L1_2_next_360_phi_fu_1093_p6 = sA_L1_2_next_360_reg_1089;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_3_next_359_phi_fu_1108_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_3_next_359_phi_fu_1108_p6 = sA_L1_3_fu_4167_p3;
        end else begin
            ap_phi_mux_sA_L1_3_next_359_phi_fu_1108_p6 = sA_L1_3_next_359_reg_1104;
        end
    end else begin
        ap_phi_mux_sA_L1_3_next_359_phi_fu_1108_p6 = sA_L1_3_next_359_reg_1104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sA_L1_4_next_358_phi_fu_1123_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sA_L1_4_next_358_phi_fu_1123_p6 = sA_L1_4_fu_4724_p3;
        end else begin
            ap_phi_mux_sA_L1_4_next_358_phi_fu_1123_p6 = sA_L1_4_next_358_reg_1119;
        end
    end else begin
        ap_phi_mux_sA_L1_4_next_358_phi_fu_1123_p6 = sA_L1_4_next_358_reg_1119;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_1_next_345_phi_fu_1316_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_1_next_345_phi_fu_1316_p6 = sA_L2_1_fu_5435_p3;
        end else begin
            ap_phi_mux_sA_L2_1_next_345_phi_fu_1316_p6 = sA_L2_1_next_345_reg_1312;
        end
    end else begin
        ap_phi_mux_sA_L2_1_next_345_phi_fu_1316_p6 = sA_L2_1_next_345_reg_1312;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sA_L2_2_next_344_phi_fu_1331_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sA_L2_2_next_344_phi_fu_1331_p6 = sA_L2_2_fu_5962_p3;
        end else begin
            ap_phi_mux_sA_L2_2_next_344_phi_fu_1331_p6 = sA_L2_2_next_344_reg_1327;
        end
    end else begin
        ap_phi_mux_sA_L2_2_next_344_phi_fu_1331_p6 = sA_L2_2_next_344_reg_1327;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sA_L3_next_338_phi_fu_1574_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sA_L3_next_338_phi_fu_1574_p6 = sA_L3_fu_6495_p3;
        end else begin
            ap_phi_mux_sA_L3_next_338_phi_fu_1574_p6 = sA_L3_next_338_reg_1570;
        end
    end else begin
        ap_phi_mux_sA_L3_next_338_phi_fu_1574_p6 = sA_L3_next_338_reg_1570;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_1_next_357_phi_fu_1138_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_1_next_357_phi_fu_1138_p6 = sB_L1_1_fu_3023_p3;
        end else begin
            ap_phi_mux_sB_L1_1_next_357_phi_fu_1138_p6 = sB_L1_1_next_357_reg_1134;
        end
    end else begin
        ap_phi_mux_sB_L1_1_next_357_phi_fu_1138_p6 = sB_L1_1_next_357_reg_1134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_2_next_356_phi_fu_1153_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_2_next_356_phi_fu_1153_p6 = sB_L1_2_fu_3580_p3;
        end else begin
            ap_phi_mux_sB_L1_2_next_356_phi_fu_1153_p6 = sB_L1_2_next_356_reg_1149;
        end
    end else begin
        ap_phi_mux_sB_L1_2_next_356_phi_fu_1153_p6 = sB_L1_2_next_356_reg_1149;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_3_next_355_phi_fu_1168_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_3_next_355_phi_fu_1168_p6 = sB_L1_3_fu_4137_p3;
        end else begin
            ap_phi_mux_sB_L1_3_next_355_phi_fu_1168_p6 = sB_L1_3_next_355_reg_1164;
        end
    end else begin
        ap_phi_mux_sB_L1_3_next_355_phi_fu_1168_p6 = sB_L1_3_next_355_reg_1164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_sB_L1_4_next_354_phi_fu_1183_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_sB_L1_4_next_354_phi_fu_1183_p6 = sB_L1_4_fu_4694_p3;
        end else begin
            ap_phi_mux_sB_L1_4_next_354_phi_fu_1183_p6 = sB_L1_4_next_354_reg_1179;
        end
    end else begin
        ap_phi_mux_sB_L1_4_next_354_phi_fu_1183_p6 = sB_L1_4_next_354_reg_1179;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_1_next_343_phi_fu_1346_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_1_next_343_phi_fu_1346_p6 = sB_L2_1_fu_5405_p3;
        end else begin
            ap_phi_mux_sB_L2_1_next_343_phi_fu_1346_p6 = sB_L2_1_next_343_reg_1342;
        end
    end else begin
        ap_phi_mux_sB_L2_1_next_343_phi_fu_1346_p6 = sB_L2_1_next_343_reg_1342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_sB_L2_2_next_342_phi_fu_1361_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_sB_L2_2_next_342_phi_fu_1361_p6 = sB_L2_2_fu_5932_p3;
        end else begin
            ap_phi_mux_sB_L2_2_next_342_phi_fu_1361_p6 = sB_L2_2_next_342_reg_1357;
        end
    end else begin
        ap_phi_mux_sB_L2_2_next_342_phi_fu_1361_p6 = sB_L2_2_next_342_reg_1357;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_sB_L3_next_337_phi_fu_1589_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_sB_L3_next_337_phi_fu_1589_p6 = sB_L3_fu_6465_p3;
        end else begin
            ap_phi_mux_sB_L3_next_337_phi_fu_1589_p6 = sB_L3_next_337_reg_1585;
        end
    end else begin
        ap_phi_mux_sB_L3_next_337_phi_fu_1589_p6 = sB_L3_next_337_reg_1585;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V32_phi_fu_704_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V32_phi_fu_704_p6 = t_V_9_reg_7108;
        end else begin
            ap_phi_mux_t_V32_phi_fu_704_p6 = t_V32_reg_700;
        end
    end else begin
        ap_phi_mux_t_V32_phi_fu_704_p6 = t_V32_reg_700;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_130_phi_fu_732_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_130_phi_fu_732_p6 = t_V_10_reg_7098;
        end else begin
            ap_phi_mux_t_V_130_phi_fu_732_p6 = t_V_130_reg_728;
        end
    end else begin
        ap_phi_mux_t_V_130_phi_fu_732_p6 = t_V_130_reg_728;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_228_phi_fu_760_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_228_phi_fu_760_p6 = t_V_11_reg_7088;
        end else begin
            ap_phi_mux_t_V_228_phi_fu_760_p6 = t_V_228_reg_756;
        end
    end else begin
        ap_phi_mux_t_V_228_phi_fu_760_p6 = t_V_228_reg_756;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_326_phi_fu_788_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_326_phi_fu_788_p6 = t_V_12_reg_7078;
        end else begin
            ap_phi_mux_t_V_326_phi_fu_788_p6 = t_V_326_reg_784;
        end
    end else begin
        ap_phi_mux_t_V_326_phi_fu_788_p6 = t_V_326_reg_784;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_425_phi_fu_802_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_425_phi_fu_802_p6 = t_V_13_reg_7073;
        end else begin
            ap_phi_mux_t_V_425_phi_fu_802_p6 = t_V_425_reg_798;
        end
    end else begin
        ap_phi_mux_t_V_425_phi_fu_802_p6 = t_V_425_reg_798;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_527_phi_fu_774_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_527_phi_fu_774_p6 = t_V_14_reg_7083;
        end else begin
            ap_phi_mux_t_V_527_phi_fu_774_p6 = t_V_527_reg_770;
        end
    end else begin
        ap_phi_mux_t_V_527_phi_fu_774_p6 = t_V_527_reg_770;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_629_phi_fu_746_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_629_phi_fu_746_p6 = t_V_15_reg_7093;
        end else begin
            ap_phi_mux_t_V_629_phi_fu_746_p6 = t_V_629_reg_742;
        end
    end else begin
        ap_phi_mux_t_V_629_phi_fu_746_p6 = t_V_629_reg_742;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_731_phi_fu_718_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_731_phi_fu_718_p6 = t_V_16_reg_7103;
        end else begin
            ap_phi_mux_t_V_731_phi_fu_718_p6 = t_V_731_reg_714;
        end
    end else begin
        ap_phi_mux_t_V_731_phi_fu_718_p6 = t_V_731_reg_714;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_841)) begin
        if ((icmp_ln467_reg_7260 == 1'd1)) begin
            ap_phi_mux_t_V_935_phi_fu_690_p6 = 7'd0;
        end else if ((icmp_ln467_reg_7260 == 1'd0)) begin
            ap_phi_mux_t_V_935_phi_fu_690_p6 = t_V_17_reg_7255;
        end else begin
            ap_phi_mux_t_V_935_phi_fu_690_p6 = t_V_935_reg_686;
        end
    end else begin
        ap_phi_mux_t_V_935_phi_fu_690_p6 = t_V_935_reg_686;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln865_fu_7008_p2)) begin
        ap_phi_mux_t_V_phi_fu_1787_p4 = t_V_834_reg_1754;
    end else if ((1'd1 == and_ln865_fu_7008_p2)) begin
        ap_phi_mux_t_V_phi_fu_1787_p4 = nmcout1_V_fu_7037_p2;
    end else begin
        ap_phi_mux_t_V_phi_fu_1787_p4 = ap_phi_reg_pp0_iter8_t_V_reg_1783;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_1_next_369_phi_fu_958_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_1_next_369_phi_fu_958_p6 = vA_L1_1_fu_3109_p3;
        end else begin
            ap_phi_mux_vA_L1_1_next_369_phi_fu_958_p6 = vA_L1_1_next_369_reg_954;
        end
    end else begin
        ap_phi_mux_vA_L1_1_next_369_phi_fu_958_p6 = vA_L1_1_next_369_reg_954;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_2_next_368_phi_fu_973_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_2_next_368_phi_fu_973_p6 = vA_L1_2_fu_3666_p3;
        end else begin
            ap_phi_mux_vA_L1_2_next_368_phi_fu_973_p6 = vA_L1_2_next_368_reg_969;
        end
    end else begin
        ap_phi_mux_vA_L1_2_next_368_phi_fu_973_p6 = vA_L1_2_next_368_reg_969;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_3_next_367_phi_fu_988_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_3_next_367_phi_fu_988_p6 = vA_L1_3_fu_4223_p3;
        end else begin
            ap_phi_mux_vA_L1_3_next_367_phi_fu_988_p6 = vA_L1_3_next_367_reg_984;
        end
    end else begin
        ap_phi_mux_vA_L1_3_next_367_phi_fu_988_p6 = vA_L1_3_next_367_reg_984;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_vA_L1_4_next_366_phi_fu_1003_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_vA_L1_4_next_366_phi_fu_1003_p6 = vA_L1_4_fu_4780_p3;
        end else begin
            ap_phi_mux_vA_L1_4_next_366_phi_fu_1003_p6 = vA_L1_4_next_366_reg_999;
        end
    end else begin
        ap_phi_mux_vA_L1_4_next_366_phi_fu_1003_p6 = vA_L1_4_next_366_reg_999;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_1_next_149_phi_fu_1256_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_1_next_149_phi_fu_1256_p6 = vA_L2_1_fu_5492_p3;
        end else begin
            ap_phi_mux_vA_L2_1_next_149_phi_fu_1256_p6 = vA_L2_1_next_149_reg_1252;
        end
    end else begin
        ap_phi_mux_vA_L2_1_next_149_phi_fu_1256_p6 = vA_L2_1_next_149_reg_1252;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vA_L2_2_next_148_phi_fu_1271_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vA_L2_2_next_148_phi_fu_1271_p6 = vA_L2_2_fu_6019_p3;
        end else begin
            ap_phi_mux_vA_L2_2_next_148_phi_fu_1271_p6 = vA_L2_2_next_148_reg_1267;
        end
    end else begin
        ap_phi_mux_vA_L2_2_next_148_phi_fu_1271_p6 = vA_L2_2_next_148_reg_1267;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_vA_L3_next_140_phi_fu_1544_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_vA_L3_next_140_phi_fu_1544_p6 = vA_L3_fu_6552_p3;
        end else begin
            ap_phi_mux_vA_L3_next_140_phi_fu_1544_p6 = vA_L3_next_140_reg_1540;
        end
    end else begin
        ap_phi_mux_vA_L3_next_140_phi_fu_1544_p6 = vA_L3_next_140_reg_1540;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next73_phi_fu_898_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next73_phi_fu_898_p6 = valid_L1_1_4_fu_3143_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next73_phi_fu_898_p6 = valid_L1_1_next73_reg_894;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next73_phi_fu_898_p6 = valid_L1_1_next73_reg_894;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_1_next_165_phi_fu_1018_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_1_next_165_phi_fu_1018_p6 = vB_L1_1_fu_3081_p3;
        end else begin
            ap_phi_mux_valid_L1_1_next_165_phi_fu_1018_p6 = valid_L1_1_next_165_reg_1014;
        end
    end else begin
        ap_phi_mux_valid_L1_1_next_165_phi_fu_1018_p6 = valid_L1_1_next_165_reg_1014;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next72_phi_fu_913_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next72_phi_fu_913_p6 = valid_L1_2_4_fu_3700_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next72_phi_fu_913_p6 = valid_L1_2_next72_reg_909;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next72_phi_fu_913_p6 = valid_L1_2_next72_reg_909;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_2_next_164_phi_fu_1033_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_2_next_164_phi_fu_1033_p6 = vB_L1_2_fu_3638_p3;
        end else begin
            ap_phi_mux_valid_L1_2_next_164_phi_fu_1033_p6 = valid_L1_2_next_164_reg_1029;
        end
    end else begin
        ap_phi_mux_valid_L1_2_next_164_phi_fu_1033_p6 = valid_L1_2_next_164_reg_1029;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next71_phi_fu_928_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next71_phi_fu_928_p6 = valid_L1_3_4_fu_4257_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next71_phi_fu_928_p6 = valid_L1_3_next71_reg_924;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next71_phi_fu_928_p6 = valid_L1_3_next71_reg_924;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_3_next_163_phi_fu_1048_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_3_next_163_phi_fu_1048_p6 = vB_L1_3_fu_4195_p3;
        end else begin
            ap_phi_mux_valid_L1_3_next_163_phi_fu_1048_p6 = valid_L1_3_next_163_reg_1044;
        end
    end else begin
        ap_phi_mux_valid_L1_3_next_163_phi_fu_1048_p6 = valid_L1_3_next_163_reg_1044;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next70_phi_fu_943_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next70_phi_fu_943_p6 = valid_L1_4_4_fu_4814_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next70_phi_fu_943_p6 = valid_L1_4_next70_reg_939;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next70_phi_fu_943_p6 = valid_L1_4_next70_reg_939;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_valid_L1_4_next_162_phi_fu_1063_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_valid_L1_4_next_162_phi_fu_1063_p6 = vB_L1_4_fu_4752_p3;
        end else begin
            ap_phi_mux_valid_L1_4_next_162_phi_fu_1063_p6 = valid_L1_4_next_162_reg_1059;
        end
    end else begin
        ap_phi_mux_valid_L1_4_next_162_phi_fu_1063_p6 = valid_L1_4_next_162_reg_1059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next51_phi_fu_1226_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next51_phi_fu_1226_p6 = valid_L2_1_4_fu_5525_p3;
        end else begin
            ap_phi_mux_valid_L2_1_next51_phi_fu_1226_p6 = valid_L2_1_next51_reg_1222;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next51_phi_fu_1226_p6 = valid_L2_1_next51_reg_1222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_1_next_147_phi_fu_1286_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_1_next_147_phi_fu_1286_p6 = vB_L2_1_fu_5463_p3;
        end else begin
            ap_phi_mux_valid_L2_1_next_147_phi_fu_1286_p6 = valid_L2_1_next_147_reg_1282;
        end
    end else begin
        ap_phi_mux_valid_L2_1_next_147_phi_fu_1286_p6 = valid_L2_1_next_147_reg_1282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next50_phi_fu_1241_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next50_phi_fu_1241_p6 = valid_L2_2_4_fu_6052_p3;
        end else begin
            ap_phi_mux_valid_L2_2_next50_phi_fu_1241_p6 = valid_L2_2_next50_reg_1237;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next50_phi_fu_1241_p6 = valid_L2_2_next50_reg_1237;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_valid_L2_2_next_146_phi_fu_1301_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_valid_L2_2_next_146_phi_fu_1301_p6 = vB_L2_2_fu_5990_p3;
        end else begin
            ap_phi_mux_valid_L2_2_next_146_phi_fu_1301_p6 = valid_L2_2_next_146_reg_1297;
        end
    end else begin
        ap_phi_mux_valid_L2_2_next_146_phi_fu_1301_p6 = valid_L2_2_next_146_reg_1297;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next41_phi_fu_1688_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter4_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next41_phi_fu_1688_p6 = valid_L3_reg_8057;
        end else begin
            ap_phi_mux_valid_L3_next41_phi_fu_1688_p6 = valid_L3_next41_reg_1684;
        end
    end else begin
        ap_phi_mux_valid_L3_next41_phi_fu_1688_p6 = valid_L3_next41_reg_1684;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd1)) begin
            ap_phi_mux_valid_L3_next_139_phi_fu_1559_p6 = 1'd0;
        end else if ((icmp_ln467_reg_7260_pp0_iter3_reg == 1'd0)) begin
            ap_phi_mux_valid_L3_next_139_phi_fu_1559_p6 = vB_L3_fu_6523_p3;
        end else begin
            ap_phi_mux_valid_L3_next_139_phi_fu_1559_p6 = valid_L3_next_139_reg_1555;
        end
    end else begin
        ap_phi_mux_valid_L3_next_139_phi_fu_1559_p6 = valid_L3_next_139_reg_1555;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_fu_2188_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln467_reg_7260_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln865_fu_7008_p2) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_matchcut_phi1_address0 = zext_ln544_fu_6794_p1;

assign LUT_matchcut_z2_address0 = zext_ln544_fu_6794_p1;

assign absval_V_1_fu_6849_p3 = ((tmp_13_reg_8142[0:0] === 1'b1) ? sub_ln214_1_fu_6844_p2 : delta_phi_V_reg_8135);

assign absval_V_fu_6836_p3 = ((tmp_12_fu_6822_p3[0:0] === 1'b1) ? sub_ln214_fu_6830_p2 : sext_ln887_fu_6818_p1);

assign add_ln1354_fu_6809_p2 = (trunc_ln3_reg_8130 + trunc_ln_reg_8115_pp0_iter7_reg);

assign add_ln1503_fu_6767_p2 = ($signed(sext_ln68_fu_6748_p1) + $signed(proj_phi_V_reg_8100));

assign addr1_V_fu_1864_p2 = (7'd1 + ap_phi_mux_t_V_425_phi_fu_802_p6);

assign addr2_V_fu_1878_p2 = (7'd1 + ap_phi_mux_t_V_326_phi_fu_788_p6);

assign addr3_V_fu_1892_p2 = (7'd1 + ap_phi_mux_t_V_527_phi_fu_774_p6);

assign addr4_V_fu_1906_p2 = (7'd1 + ap_phi_mux_t_V_228_phi_fu_760_p6);

assign addr5_V_fu_1920_p2 = (7'd1 + ap_phi_mux_t_V_629_phi_fu_746_p6);

assign addr6_V_fu_1934_p2 = (7'd1 + ap_phi_mux_t_V_130_phi_fu_732_p6);

assign addr7_V_fu_1948_p2 = (7'd1 + ap_phi_mux_t_V_731_phi_fu_718_p6);

assign addr8_V_fu_1962_p2 = (7'd1 + ap_phi_mux_t_V32_phi_fu_704_p6);

assign allproj_dataarray_data_V_address0 = zext_ln42_8_fu_6615_p1;

assign allstub_dataarray_data_V_address0 = zext_ln42_9_fu_6628_p1;

assign and_ln50_10_fu_4926_p2 = (or_ln50_10_fu_4920_p2 & ap_phi_mux_sA_L2_2_next_344_phi_fu_1331_p6);

assign and_ln50_2_fu_2330_p2 = (or_ln50_2_fu_2324_p2 & ap_phi_mux_sA_L1_2_next_360_phi_fu_1093_p6);

assign and_ln50_4_fu_2422_p2 = (or_ln50_4_fu_2416_p2 & ap_phi_mux_sA_L1_3_next_359_phi_fu_1108_p6);

assign and_ln50_6_fu_2514_p2 = (or_ln50_6_fu_2508_p2 & ap_phi_mux_sA_L1_4_next_358_phi_fu_1123_p6);

assign and_ln50_8_fu_4834_p2 = (or_ln50_8_fu_4828_p2 & ap_phi_mux_sA_L2_1_next_345_phi_fu_1316_p6);

assign and_ln50_fu_2238_p2 = (or_ln50_fu_2232_p2 & ap_phi_mux_sA_L1_1_next_361_phi_fu_1078_p6);

assign and_ln51_10_fu_4950_p2 = (or_ln50_10_fu_4920_p2 & ap_phi_mux_sB_L2_2_next_342_phi_fu_1361_p6);

assign and_ln51_2_fu_2354_p2 = (or_ln50_2_fu_2324_p2 & ap_phi_mux_sB_L1_2_next_356_phi_fu_1153_p6);

assign and_ln51_4_fu_2446_p2 = (or_ln50_4_fu_2416_p2 & ap_phi_mux_sB_L1_3_next_355_phi_fu_1168_p6);

assign and_ln51_6_fu_2538_p2 = (or_ln50_6_fu_2508_p2 & ap_phi_mux_sB_L1_4_next_354_phi_fu_1183_p6);

assign and_ln51_8_fu_4858_p2 = (or_ln50_8_fu_4828_p2 & ap_phi_mux_sB_L2_1_next_343_phi_fu_1346_p6);

assign and_ln51_fu_2262_p2 = (or_ln50_fu_2232_p2 & ap_phi_mux_sB_L1_1_next_357_phi_fu_1138_p6);

assign and_ln55_1_fu_2384_p2 = (xor_ln55_3_fu_2378_p2 & ap_phi_mux_valid_L1_2_next72_phi_fu_913_p6);

assign and_ln55_2_fu_2476_p2 = (xor_ln55_5_fu_2470_p2 & ap_phi_mux_valid_L1_3_next71_phi_fu_928_p6);

assign and_ln55_3_fu_2568_p2 = (xor_ln55_7_fu_2562_p2 & ap_phi_mux_valid_L1_4_next70_phi_fu_943_p6);

assign and_ln55_4_fu_4888_p2 = (xor_ln55_9_fu_4882_p2 & ap_phi_mux_valid_L2_1_next51_phi_fu_1226_p6);

assign and_ln55_5_fu_4980_p2 = (xor_ln55_11_fu_4974_p2 & ap_phi_mux_valid_L2_2_next50_phi_fu_1241_p6);

assign and_ln55_fu_2292_p2 = (xor_ln55_1_fu_2286_p2 & ap_phi_mux_valid_L1_1_next73_phi_fu_898_p6);

assign and_ln56_1_fu_3244_p2 = (or_ln55_1_fu_3157_p2 & and_ln51_2_reg_7416);

assign and_ln56_2_fu_3801_p2 = (or_ln55_2_fu_3714_p2 & and_ln51_4_reg_7475);

assign and_ln56_3_fu_4358_p2 = (or_ln55_3_fu_4271_p2 & and_ln51_6_reg_7534);

assign and_ln56_4_fu_5099_p2 = (or_ln55_4_fu_5012_p2 & and_ln51_8_reg_7785);

assign and_ln56_5_fu_5626_p2 = (or_ln55_5_fu_5539_p2 & and_ln51_10_reg_7848);

assign and_ln56_fu_2687_p2 = (or_ln55_fu_2600_p2 & and_ln51_reg_7357);

assign and_ln57_10_fu_3767_p2 = (xor_ln57_2_fu_3750_p2 & and_ln57_9_fu_3762_p2);

assign and_ln57_11_fu_3773_p2 = (and_ln57_8_fu_3756_p2 & and_ln57_10_fu_3767_p2);

assign and_ln57_12_fu_4313_p2 = (or_ln56_3_fu_4282_p2 & or_ln55_3_fu_4271_p2);

assign and_ln57_13_fu_4319_p2 = (xor_ln50_6_reg_7513 & or_ln57_10_fu_4293_p2);

assign and_ln57_14_fu_4324_p2 = (xor_ln57_3_fu_4307_p2 & and_ln57_13_fu_4319_p2);

assign and_ln57_15_fu_4330_p2 = (and_ln57_14_fu_4324_p2 & and_ln57_12_fu_4313_p2);

assign and_ln57_16_fu_5054_p2 = (or_ln56_4_fu_5023_p2 & or_ln55_4_fu_5012_p2);

assign and_ln57_17_fu_5060_p2 = (xor_ln50_8_reg_7764 & or_ln57_13_fu_5034_p2);

assign and_ln57_18_fu_5065_p2 = (xor_ln57_4_fu_5048_p2 & and_ln57_17_fu_5060_p2);

assign and_ln57_19_fu_5071_p2 = (and_ln57_18_fu_5065_p2 & and_ln57_16_fu_5054_p2);

assign and_ln57_1_fu_2648_p2 = (xor_ln50_reg_7336 & or_ln57_1_fu_2622_p2);

assign and_ln57_20_fu_5581_p2 = (or_ln56_5_fu_5550_p2 & or_ln55_5_fu_5539_p2);

assign and_ln57_21_fu_5587_p2 = (xor_ln50_10_reg_7827 & or_ln57_16_fu_5561_p2);

assign and_ln57_22_fu_5592_p2 = (xor_ln57_5_fu_5575_p2 & and_ln57_21_fu_5587_p2);

assign and_ln57_23_fu_5598_p2 = (and_ln57_22_fu_5592_p2 & and_ln57_20_fu_5581_p2);

assign and_ln57_24_fu_6163_p2 = (xor_ln55_12_fu_6157_p2 & or_ln57_19_fu_6143_p2);

assign and_ln57_2_fu_2653_p2 = (xor_ln57_fu_2636_p2 & and_ln57_1_fu_2648_p2);

assign and_ln57_3_fu_2659_p2 = (and_ln57_fu_2642_p2 & and_ln57_2_fu_2653_p2);

assign and_ln57_4_fu_3199_p2 = (or_ln56_1_fu_3168_p2 & or_ln55_1_fu_3157_p2);

assign and_ln57_5_fu_3205_p2 = (xor_ln50_2_reg_7395 & or_ln57_4_fu_3179_p2);

assign and_ln57_6_fu_3210_p2 = (xor_ln57_1_fu_3193_p2 & and_ln57_5_fu_3205_p2);

assign and_ln57_7_fu_3216_p2 = (and_ln57_6_fu_3210_p2 & and_ln57_4_fu_3199_p2);

assign and_ln57_8_fu_3756_p2 = (or_ln56_2_fu_3725_p2 & or_ln55_2_fu_3714_p2);

assign and_ln57_9_fu_3762_p2 = (xor_ln50_4_reg_7454 & or_ln57_7_fu_3736_p2);

assign and_ln57_fu_2642_p2 = (or_ln56_fu_2611_p2 & or_ln55_fu_2600_p2);

assign and_ln74_12_fu_4237_p2 = (valid_L1_3_next71_reg_924 & icmp_ln74_11_fu_4231_p2);

assign and_ln74_13_fu_4243_p2 = (icmp_ln74_8_fu_3983_p2 & and_ln74_12_fu_4237_p2);

assign and_ln74_18_fu_4794_p2 = (valid_L1_4_next70_reg_939 & icmp_ln74_15_fu_4788_p2);

assign and_ln74_19_fu_4800_p2 = (icmp_ln74_12_fu_4540_p2 & and_ln74_18_fu_4794_p2);

assign and_ln74_1_fu_3129_p2 = (icmp_ln74_fu_2869_p2 & and_ln74_fu_3123_p2);

assign and_ln74_24_fu_5505_p2 = (valid_L2_1_next51_reg_1222 & icmp_ln74_19_fu_5499_p2);

assign and_ln74_25_fu_5511_p2 = (icmp_ln74_16_fu_5267_p2 & and_ln74_24_fu_5505_p2);

assign and_ln74_30_fu_6032_p2 = (valid_L2_2_next50_reg_1237 & icmp_ln74_23_fu_6026_p2);

assign and_ln74_31_fu_6038_p2 = (icmp_ln74_20_fu_5794_p2 & and_ln74_30_fu_6032_p2);

assign and_ln74_36_fu_6565_p2 = (icmp_ln74_27_fu_6559_p2 & ap_phi_mux_valid_L3_next41_phi_fu_1688_p6);

assign and_ln74_37_fu_6571_p2 = (icmp_ln74_24_fu_6327_p2 & and_ln74_36_fu_6565_p2);

assign and_ln74_6_fu_3680_p2 = (valid_L1_2_next72_reg_909 & icmp_ln74_7_fu_3674_p2);

assign and_ln74_7_fu_3686_p2 = (icmp_ln74_4_fu_3426_p2 & and_ln74_6_fu_3680_p2);

assign and_ln74_fu_3123_p2 = (valid_L1_1_next73_reg_894 & icmp_ln74_3_fu_3117_p2);

assign and_ln84_2_fu_2390_p2 = (icmp_ln895_2_reg_7183 & icmp_ln887_2_reg_7177);

assign and_ln84_4_fu_2482_p2 = (icmp_ln895_4_reg_7207 & icmp_ln887_4_reg_7201);

assign and_ln84_6_fu_2574_p2 = (icmp_ln895_6_reg_7231 & icmp_ln887_6_reg_7225);

assign and_ln84_fu_2298_p2 = (icmp_ln895_reg_7159 & icmp_ln887_reg_7153);

assign and_ln857_fu_6949_p2 = (xor_ln857_fu_6943_p2 & goodmatch_next36_reg_1740);

assign and_ln865_1_fu_7002_p2 = (icmp_ln865_fu_6996_p2 & goodmatch_next36_reg_1740);

assign and_ln865_fu_7008_p2 = (newtracklet_fu_6805_p2 & and_ln865_1_fu_7002_p2);

assign and_ln93_2_fu_2400_p2 = (icmp_ln895_3_reg_7195 & icmp_ln887_3_reg_7189);

assign and_ln93_4_fu_2492_p2 = (icmp_ln895_5_reg_7219 & icmp_ln887_5_reg_7213);

assign and_ln93_6_fu_2584_p2 = (icmp_ln895_7_reg_7243 & icmp_ln887_7_reg_7237);

assign and_ln93_fu_2308_p2 = (icmp_ln895_1_reg_7171 & icmp_ln887_1_reg_7165);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter8 = (bx_o_V_1_ack_in == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_52 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_841 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V92_phi_reg_824 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_812 = 'bx;

assign ap_phi_reg_pp0_iter8_t_V_reg_1783 = 'bx;

assign best_delta_phi_V_4_fu_6955_p3 = ((or_ln843_fu_6917_p2[0:0] === 1'b1) ? best_delta_phi_V_fu_6893_p3 : absval_V_1_fu_6849_p3);

assign best_delta_phi_V_fu_6893_p3 = ((newtracklet_fu_6805_p2[0:0] === 1'b1) ? zext_ln321_fu_6889_p1 : best_delta_phi_V_1_fu_240);

assign bestmatch_data_V_fu_6963_p3 = ((or_ln843_fu_6917_p2[0:0] === 1'b1) ? select_ln857_fu_6923_p3 : bestmatch_next_data_V_fu_6871_p7);

assign bestmatch_next_data_V_fu_6871_p7 = {{{{{{tmp_1_fu_6862_p4}, {3'd1}}, {stubid_V_reg_8062_pp0_iter7_reg}}, {stub_r_V_reg_8088_pp0_iter7_reg}}, {fm_phi_V_fu_6855_p1}}, {fm_z_V_fu_6858_p1}};

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign cm_L1_1_data_V_1_fu_5323_p3 = ((icmp_ln74_17_fu_5281_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_reg_7582 : cm_L1_1_data_V_fu_5315_p3);

assign cm_L1_1_data_V_2_fu_5330_p3 = ((and_ln56_4_fu_5099_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_269_phi_fu_1632_p6 : cm_L1_1_data_V_1_fu_5323_p3);

assign cm_L1_1_data_V_fu_5315_p3 = ((icmp_ln74_16_fu_5267_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_269_phi_fu_1632_p6 : 14'd0);

assign cm_L1_1_next_data_V_fu_2993_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_319_phi_fu_1432_p6 : select_ln74_10_fu_2985_p3);

assign cm_L1_2_data_V_1_fu_5287_p3 = ((icmp_ln74_17_fu_5281_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_reg_7630 : cm_L1_2_data_V_fu_5273_p3);

assign cm_L1_2_data_V_2_fu_5294_p3 = ((and_ln56_4_fu_5099_p2[0:0] === 1'b1) ? cm_L1_2_next_data_V_reg_7630 : cm_L1_2_data_V_1_fu_5287_p3);

assign cm_L1_2_data_V_fu_5273_p3 = ((icmp_ln74_16_fu_5267_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6 : 14'd0);

assign cm_L1_2_next_data_V_fu_3550_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_818_phi_fu_1446_p6 : select_ln74_36_fu_3542_p3);

assign cm_L1_3_data_V_1_fu_5850_p3 = ((icmp_ln74_21_fu_5808_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_reg_7678 : cm_L1_3_data_V_fu_5842_p3);

assign cm_L1_3_data_V_2_fu_5857_p3 = ((and_ln56_5_fu_5626_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_308_phi_fu_1646_p6 : cm_L1_3_data_V_1_fu_5850_p3);

assign cm_L1_3_data_V_fu_5842_p3 = ((icmp_ln74_20_fu_5794_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_308_phi_fu_1646_p6 : 14'd0);

assign cm_L1_3_next_data_V_fu_4107_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_1417_phi_fu_1460_p6 : select_ln74_62_fu_4099_p3);

assign cm_L1_4_data_V_1_fu_5814_p3 = ((icmp_ln74_21_fu_5808_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_reg_7726 : cm_L1_4_data_V_fu_5800_p3);

assign cm_L1_4_data_V_2_fu_5821_p3 = ((and_ln56_5_fu_5626_p2[0:0] === 1'b1) ? cm_L1_4_next_data_V_reg_7726 : cm_L1_4_data_V_1_fu_5814_p3);

assign cm_L1_4_data_V_fu_5800_p3 = ((icmp_ln74_20_fu_5794_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6 : 14'd0);

assign cm_L1_4_next_data_V_fu_4664_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2016_phi_fu_1474_p6 : select_ln74_88_fu_4656_p3);

assign cm_L2_1_data_V_1_fu_6383_p3 = ((icmp_ln74_25_fu_6341_p2[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7900 : cm_L2_1_data_V_fu_6375_p3);

assign cm_L2_1_data_V_2_fu_6390_p3 = ((icmp_ln74_26_fu_6354_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_345_phi_fu_1702_p6 : cm_L2_1_data_V_1_fu_6383_p3);

assign cm_L2_1_data_V_fu_6375_p3 = ((icmp_ln74_24_fu_6327_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_345_phi_fu_1702_p6 : 14'd0);

assign cm_L2_1_next_data_V_fu_5369_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_269_phi_fu_1632_p6 : select_ln74_114_fu_5361_p3);

assign cm_L2_2_data_V_1_fu_6347_p3 = ((icmp_ln74_25_fu_6341_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7948 : cm_L2_2_data_V_fu_6333_p3);

assign cm_L2_2_data_V_2_fu_6360_p3 = ((icmp_ln74_26_fu_6354_p2[0:0] === 1'b1) ? cm_L2_2_next_data_V_reg_7948 : cm_L2_2_data_V_1_fu_6347_p3);

assign cm_L2_2_data_V_fu_6333_p3 = ((icmp_ln74_24_fu_6327_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6 : 14'd0);

assign cm_L2_2_next_data_V_fu_5896_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_308_phi_fu_1646_p6 : select_ln74_140_fu_5888_p3);

assign cm_L3_next_data_V_fu_6429_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? ap_phi_mux_p_Val2_345_phi_fu_1702_p6 : select_ln74_166_fu_6421_p3);

assign delta_phi_V_fu_6780_p2 = (shl_ln_fu_6760_p3 - shl_ln1503_1_fu_6772_p3);

assign delta_z_V_fu_6813_p2 = (trunc_ln1354_2_reg_8120_pp0_iter7_reg - add_ln1354_fu_6809_p2);

assign fm_phi_V_fu_6855_p1 = delta_phi_V_reg_8135[11:0];

assign fm_z_V_fu_6858_p1 = delta_z_V_fu_6813_p2[8:0];

assign fullmatch_0_dataarray_data_V_address0 = zext_ln321_1_fu_7032_p1;

assign fullmatch_0_dataarray_data_V_d0 = bestmatch_next_data_V_13_reg_1768;

assign goodmatch_fu_6990_p2 = (xor_ln843_fu_6984_p2 | and_ln857_fu_6949_p2);

assign grp_fu_7046_p2 = 16'd32;

assign icmp_ln103_1_fu_3388_p2 = ((p_Result_i9_fu_3339_p4 < p_Result_i6_fu_3270_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_2_fu_3945_p2 = ((p_Result_i11_fu_3896_p4 < p_Result_i4_fu_3827_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_3_fu_4502_p2 = ((p_Result_i15_fu_4453_p4 < p_Result_i12_fu_4384_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_4_fu_5231_p2 = ((p_Result_i19_reg_7819 < p_Result_i16_reg_7811) ? 1'b1 : 1'b0);

assign icmp_ln103_5_fu_5758_p2 = ((p_Result_i23_reg_7882 < p_Result_i20_reg_7874) ? 1'b1 : 1'b0);

assign icmp_ln103_6_fu_6291_p2 = ((p_Result_i27_reg_8014 < p_Result_i24_reg_8006) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_2831_p2 = ((p_Result_i3_fu_2782_p4 < p_Result_i_fu_2713_p4) ? 1'b1 : 1'b0);

assign icmp_ln467_fu_2188_p2 = ((ap_phi_mux_t_V_935_phi_fu_690_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln74_10_fu_3995_p2 = ((select_ln56_5_fu_3819_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_11_fu_4231_p2 = ((select_ln56_5_fu_3819_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_12_fu_4540_p2 = ((select_ln56_7_fu_4376_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_13_fu_4546_p2 = ((select_ln56_7_fu_4376_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_14_fu_4552_p2 = ((select_ln56_7_fu_4376_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_15_fu_4788_p2 = ((select_ln56_7_fu_4376_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_16_fu_5267_p2 = ((select_ln56_9_fu_5117_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_17_fu_5281_p2 = ((select_ln56_9_fu_5117_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_18_fu_5301_p2 = ((select_ln56_9_fu_5117_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_19_fu_5499_p2 = ((select_ln56_9_fu_5117_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_2875_p2 = ((select_ln56_1_fu_2705_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_20_fu_5794_p2 = ((select_ln56_11_fu_5644_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_21_fu_5808_p2 = ((select_ln56_11_fu_5644_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_22_fu_5828_p2 = ((select_ln56_11_fu_5644_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_23_fu_6026_p2 = ((select_ln56_11_fu_5644_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_24_fu_6327_p2 = ((select_ln55_1_fu_6177_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_25_fu_6341_p2 = ((select_ln55_1_fu_6177_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_26_fu_6354_p2 = ((select_ln55_1_fu_6177_p3 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln74_27_fu_6559_p2 = ((select_ln55_1_fu_6177_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_2_fu_2881_p2 = ((select_ln56_1_fu_2705_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_3_fu_3117_p2 = ((select_ln56_1_fu_2705_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_4_fu_3426_p2 = ((select_ln56_3_fu_3262_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_5_fu_3432_p2 = ((select_ln56_3_fu_3262_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_6_fu_3438_p2 = ((select_ln56_3_fu_3262_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_7_fu_3674_p2 = ((select_ln56_3_fu_3262_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_8_fu_3983_p2 = ((select_ln56_5_fu_3819_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_9_fu_3989_p2 = ((select_ln56_5_fu_3819_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_2869_p2 = ((select_ln56_1_fu_2705_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_3290_p2 = ((p_Result_i7_fu_3280_p4 < p_Result_i6_fu_3270_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_2_fu_3847_p2 = ((p_Result_i5_fu_3837_p4 < p_Result_i4_fu_3827_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_3_fu_4404_p2 = ((p_Result_i13_fu_4394_p4 < p_Result_i12_fu_4384_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_4_fu_5135_p2 = ((p_Result_i17_fu_5125_p4 < p_Result_i16_reg_7811) ? 1'b1 : 1'b0);

assign icmp_ln83_5_fu_5662_p2 = ((p_Result_i21_fu_5652_p4 < p_Result_i20_reg_7874) ? 1'b1 : 1'b0);

assign icmp_ln83_6_fu_6195_p2 = ((p_Result_i25_fu_6185_p4 < p_Result_i24_reg_8006) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_2733_p2 = ((p_Result_i1_fu_2723_p4 < p_Result_i_fu_2713_p4) ? 1'b1 : 1'b0);

assign icmp_ln865_fu_6996_p2 = ((projseed_V_1_fu_248 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2176_p2 = ((ap_phi_mux_t_V_935_phi_fu_690_p6 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_6633_p2 = ((projid_V_fu_6593_p4 != id_V_fu_244) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2092_p2 = ((t_V_12_fu_1884_p3 < ncm2_V_fu_1808_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2104_p2 = ((t_V_14_fu_1898_p3 < ncm3_V_fu_1816_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2116_p2 = ((t_V_11_fu_1912_p3 < ncm4_V_fu_1824_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2128_p2 = ((t_V_15_fu_1926_p3 < ncm5_V_fu_1832_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2140_p2 = ((t_V_10_fu_1940_p3 < ncm6_V_fu_1840_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2152_p2 = ((t_V_16_fu_1954_p3 < ncm7_V_fu_1848_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2164_p2 = ((t_V_9_fu_1968_p3 < ncm8_V_fu_1856_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2080_p2 = ((t_V_13_fu_1870_p3 < ncm1_V_fu_1800_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_2098_p2 = ((ncm2_V_fu_1808_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_2110_p2 = ((ncm3_V_fu_1816_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_2122_p2 = ((ncm4_V_fu_1824_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_2134_p2 = ((ncm5_V_fu_1832_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_2146_p2 = ((ncm6_V_fu_1840_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2158_p2 = ((ncm7_V_fu_1848_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2170_p2 = ((ncm8_V_fu_1856_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2086_p2 = ((ncm1_V_fu_1800_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_4486_p2 = ((p_Result_i14_fu_4443_p4 > p_Result_i15_fu_4453_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_4524_p2 = ((p_Result_i12_fu_4384_p4 > p_Result_i15_fu_4453_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_5156_p2 = ((p_Result_i16_reg_7811 > p_Result_i17_fu_5125_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_5216_p2 = ((p_Result_i18_fu_5178_p4 > p_Result_i19_reg_7819) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_5252_p2 = ((p_Result_i16_reg_7811 > p_Result_i19_reg_7819) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_5683_p2 = ((p_Result_i20_reg_7874 > p_Result_i21_fu_5652_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_5743_p2 = ((p_Result_i22_fu_5705_p4 > p_Result_i23_reg_7882) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_5779_p2 = ((p_Result_i20_reg_7874 > p_Result_i23_reg_7882) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_6216_p2 = ((p_Result_i24_reg_8006 > p_Result_i25_fu_6185_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_6276_p2 = ((p_Result_i26_fu_6238_p4 > p_Result_i27_reg_8014) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_2815_p2 = ((p_Result_i2_fu_2772_p4 > p_Result_i3_fu_2782_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_6312_p2 = ((p_Result_i24_reg_8006 > p_Result_i27_reg_8014) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_6905_p2 = ((absval_V_fu_6836_p3 > zext_ln899_fu_6901_p1) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_6911_p2 = ((absval_V_1_fu_6849_p3 > best_delta_phi_V_fu_6893_p3) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_2853_p2 = ((p_Result_i_fu_2713_p4 > p_Result_i3_fu_2782_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_3312_p2 = ((p_Result_i6_fu_3270_p4 > p_Result_i7_fu_3280_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_3372_p2 = ((p_Result_i8_fu_3329_p4 > p_Result_i9_fu_3339_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_3410_p2 = ((p_Result_i6_fu_3270_p4 > p_Result_i9_fu_3339_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_3869_p2 = ((p_Result_i4_fu_3827_p4 > p_Result_i5_fu_3837_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_3929_p2 = ((p_Result_i10_fu_3886_p4 > p_Result_i11_fu_3896_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_3967_p2 = ((p_Result_i4_fu_3827_p4 > p_Result_i11_fu_3896_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_4426_p2 = ((p_Result_i12_fu_4384_p4 > p_Result_i13_fu_4394_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2755_p2 = ((p_Result_i_fu_2713_p4 > p_Result_i1_fu_2723_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_1_fu_3349_p2 = ((p_Result_i9_fu_3339_p4 < p_Result_i8_fu_3329_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_2_fu_3906_p2 = ((p_Result_i11_fu_3896_p4 < p_Result_i10_fu_3886_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_3_fu_4463_p2 = ((p_Result_i15_fu_4453_p4 < p_Result_i14_fu_4443_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_4_fu_5188_p2 = ((p_Result_i19_reg_7819 < p_Result_i18_fu_5178_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_5_fu_5715_p2 = ((p_Result_i23_reg_7882 < p_Result_i22_fu_5705_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_6_fu_6248_p2 = ((p_Result_i27_reg_8014 < p_Result_i26_fu_6238_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_2792_p2 = ((p_Result_i3_fu_2782_p4 < p_Result_i2_fu_2772_p4) ? 1'b1 : 1'b0);

assign match_0_dataarray_data_V_address0 = zext_ln42_fu_1984_p1;

assign match_1_dataarray_data_V_address0 = zext_ln42_1_fu_1997_p1;

assign match_2_dataarray_data_V_address0 = zext_ln42_2_fu_2010_p1;

assign match_3_dataarray_data_V_address0 = zext_ln42_3_fu_2023_p1;

assign match_4_dataarray_data_V_address0 = zext_ln42_4_fu_2036_p1;

assign match_5_dataarray_data_V_address0 = zext_ln42_5_fu_2049_p1;

assign match_6_dataarray_data_V_address0 = zext_ln42_6_fu_2062_p1;

assign match_7_dataarray_data_V_address0 = zext_ln42_7_fu_2075_p1;

assign ncm1_V_fu_1800_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_0_nentries_1_V : match_0_nentries_0_V);

assign ncm2_V_fu_1808_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_1_nentries_1_V : match_1_nentries_0_V);

assign ncm3_V_fu_1816_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_2_nentries_1_V : match_2_nentries_0_V);

assign ncm4_V_fu_1824_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_3_nentries_1_V : match_3_nentries_0_V);

assign ncm5_V_fu_1832_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_4_nentries_1_V : match_4_nentries_0_V);

assign ncm6_V_fu_1840_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_5_nentries_1_V : match_5_nentries_0_V);

assign ncm7_V_fu_1848_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_6_nentries_1_V : match_6_nentries_0_V);

assign ncm8_V_fu_1856_p3 = ((ap_phi_mux_p_phi_phi_fu_816_p4[0:0] === 1'b1) ? match_7_nentries_1_V : match_7_nentries_0_V);

assign newtracklet_fu_6805_p2 = (icmp_ln883_reg_8077_pp0_iter7_reg | icmp_ln879_reg_7249_pp0_iter7_reg);

assign nmcout1_V_fu_7037_p2 = (t_V_834_reg_1754 + 7'd1);

assign or_ln103_1_fu_3400_p2 = (xor_ln93_1_reg_7448 | xor_ln103_1_fu_3394_p2);

assign or_ln103_2_fu_3957_p2 = (xor_ln93_2_reg_7507 | xor_ln103_2_fu_3951_p2);

assign or_ln103_3_fu_4514_p2 = (xor_ln93_3_reg_7566 | xor_ln103_3_fu_4508_p2);

assign or_ln103_4_fu_5241_p2 = (xor_ln93_4_fu_5199_p2 | xor_ln103_4_fu_5235_p2);

assign or_ln103_5_fu_5768_p2 = (xor_ln93_5_fu_5726_p2 | xor_ln103_5_fu_5762_p2);

assign or_ln103_6_fu_6301_p2 = (xor_ln93_6_fu_6259_p2 | xor_ln103_6_fu_6295_p2);

assign or_ln103_fu_2843_p2 = (xor_ln93_reg_7389 | xor_ln103_fu_2837_p2);

assign or_ln104_1_fu_3416_p2 = (xor_ln84_1_reg_7442 | icmp_ln899_5_fu_3410_p2);

assign or_ln104_2_fu_3973_p2 = (xor_ln84_2_reg_7501 | icmp_ln899_8_fu_3967_p2);

assign or_ln104_3_fu_4530_p2 = (xor_ln84_3_reg_7560 | icmp_ln899_11_fu_4524_p2);

assign or_ln104_4_fu_5256_p2 = (xor_ln84_4_fu_5161_p2 | icmp_ln899_14_fu_5252_p2);

assign or_ln104_5_fu_5783_p2 = (xor_ln84_5_fu_5688_p2 | icmp_ln899_17_fu_5779_p2);

assign or_ln104_6_fu_6316_p2 = (xor_ln84_6_fu_6221_p2 | icmp_ln899_20_fu_6312_p2);

assign or_ln104_fu_2859_p2 = (xor_ln84_reg_7383 | icmp_ln899_2_fu_2853_p2);

assign or_ln50_10_fu_4920_p2 = (xor_ln50_10_fu_4914_p2 | ap_phi_mux_inread_assign_552_phi_fu_1212_p6);

assign or_ln50_11_fu_4938_p2 = (xor_ln50_11_fu_4932_p2 | and_ln50_10_fu_4926_p2);

assign or_ln50_12_fu_6066_p2 = (xor_ln50_12_fu_6060_p2 | ap_phi_mux_sA_L3_next_338_phi_fu_1574_p6);

assign or_ln50_1_fu_2250_p2 = (xor_ln50_1_fu_2244_p2 | and_ln50_fu_2238_p2);

assign or_ln50_2_fu_2324_p2 = (xor_ln50_2_fu_2318_p2 | ap_phi_mux_inread_assign_176_phi_fu_856_p6);

assign or_ln50_3_fu_2342_p2 = (xor_ln50_3_fu_2336_p2 | and_ln50_2_fu_2330_p2);

assign or_ln50_4_fu_2416_p2 = (xor_ln50_4_fu_2410_p2 | ap_phi_mux_inread_assign_275_phi_fu_870_p6);

assign or_ln50_5_fu_2434_p2 = (xor_ln50_5_fu_2428_p2 | and_ln50_4_fu_2422_p2);

assign or_ln50_6_fu_2508_p2 = (xor_ln50_6_fu_2502_p2 | ap_phi_mux_inread_assign_374_phi_fu_884_p6);

assign or_ln50_7_fu_2526_p2 = (xor_ln50_7_fu_2520_p2 | and_ln50_6_fu_2514_p2);

assign or_ln50_8_fu_4828_p2 = (xor_ln50_8_fu_4822_p2 | ap_phi_mux_inread_assign_453_phi_fu_1198_p6);

assign or_ln50_9_fu_4846_p2 = (xor_ln50_9_fu_4840_p2 | and_ln50_8_fu_4834_p2);

assign or_ln50_fu_2232_p2 = (xor_ln50_fu_2226_p2 | ap_phi_mux_inread_assign77_phi_fu_842_p6);

assign or_ln51_1_fu_2366_p2 = (xor_ln51_1_fu_2360_p2 | and_ln51_2_fu_2354_p2);

assign or_ln51_2_fu_2458_p2 = (xor_ln51_2_fu_2452_p2 | and_ln51_4_fu_2446_p2);

assign or_ln51_3_fu_2550_p2 = (xor_ln51_3_fu_2544_p2 | and_ln51_6_fu_2538_p2);

assign or_ln51_4_fu_4870_p2 = (xor_ln51_4_fu_4864_p2 | and_ln51_8_fu_4858_p2);

assign or_ln51_5_fu_4962_p2 = (xor_ln51_5_fu_4956_p2 | and_ln51_10_fu_4950_p2);

assign or_ln51_6_fu_6084_p2 = (xor_ln51_6_fu_6078_p2 | ap_phi_mux_sB_L3_next_337_phi_fu_1589_p6);

assign or_ln51_fu_2274_p2 = (xor_ln51_fu_2268_p2 | and_ln51_fu_2262_p2);

assign or_ln55_1_fu_3157_p2 = (xor_ln55_2_fu_3151_p2 | and_ln55_1_reg_7436);

assign or_ln55_2_fu_3714_p2 = (xor_ln55_4_fu_3708_p2 | and_ln55_2_reg_7495);

assign or_ln55_3_fu_4271_p2 = (xor_ln55_6_fu_4265_p2 | and_ln55_3_reg_7554);

assign or_ln55_4_fu_5012_p2 = (xor_ln55_8_fu_5006_p2 | and_ln55_4_reg_7805);

assign or_ln55_5_fu_5539_p2 = (xor_ln55_10_fu_5533_p2 | and_ln55_5_reg_7868);

assign or_ln55_6_fu_6119_p2 = (sB_L3_next_337_reg_1585 | sA_L3_next_338_reg_1570);

assign or_ln55_fu_2600_p2 = (xor_ln55_fu_2594_p2 | and_ln55_reg_7377);

assign or_ln56_10_fu_5112_p2 = (and_ln56_4_fu_5099_p2 | and_ln50_8_reg_7770);

assign or_ln56_11_fu_5639_p2 = (and_ln56_5_fu_5626_p2 | and_ln50_10_reg_7833);

assign or_ln56_1_fu_3168_p2 = (xor_ln56_1_fu_3162_p2 | and_ln55_1_reg_7436);

assign or_ln56_2_fu_3725_p2 = (xor_ln56_2_fu_3719_p2 | and_ln55_2_reg_7495);

assign or_ln56_3_fu_4282_p2 = (xor_ln56_3_fu_4276_p2 | and_ln55_3_reg_7554);

assign or_ln56_4_fu_5023_p2 = (xor_ln56_4_fu_5017_p2 | and_ln55_4_reg_7805);

assign or_ln56_5_fu_5550_p2 = (xor_ln56_5_fu_5544_p2 | and_ln55_5_reg_7868);

assign or_ln56_6_fu_2700_p2 = (and_ln56_fu_2687_p2 | and_ln50_reg_7342);

assign or_ln56_7_fu_3257_p2 = (and_ln56_1_fu_3244_p2 | and_ln50_2_reg_7401);

assign or_ln56_8_fu_3814_p2 = (and_ln56_2_fu_3801_p2 | and_ln50_4_reg_7460);

assign or_ln56_9_fu_4371_p2 = (and_ln56_3_fu_4358_p2 | and_ln50_6_reg_7519);

assign or_ln56_fu_2611_p2 = (xor_ln56_fu_2605_p2 | and_ln55_reg_7377);

assign or_ln57_10_fu_4293_p2 = (valid8_reg_7327 | valid7_reg_7318);

assign or_ln57_11_fu_4344_p2 = (or_ln58_7_fu_4301_p2 | and_ln57_15_fu_4330_p2);

assign or_ln57_12_fu_5028_p2 = (sB_L2_1_next_343_reg_1342 | sA_L2_1_next_345_reg_1312);

assign or_ln57_13_fu_5034_p2 = (valid_L1_2_4_reg_7657 | valid_L1_1_4_reg_7609);

assign or_ln57_14_fu_5085_p2 = (or_ln58_9_fu_5042_p2 | and_ln57_19_fu_5071_p2);

assign or_ln57_15_fu_5555_p2 = (sB_L2_2_next_342_reg_1357 | sA_L2_2_next_344_reg_1327);

assign or_ln57_16_fu_5561_p2 = (valid_L1_4_4_reg_7753 | valid_L1_3_4_reg_7705);

assign or_ln57_17_fu_5612_p2 = (or_ln58_11_fu_5569_p2 | and_ln57_23_fu_5598_p2);

assign or_ln57_18_fu_6133_p2 = (valid_L2_2_4_reg_7975 | valid_L2_1_4_reg_7927);

assign or_ln57_19_fu_6143_p2 = (xor_ln57_6_fu_6137_p2 | ap_phi_mux_valid_L3_next41_phi_fu_1688_p6);

assign or_ln57_1_fu_2622_p2 = (valid2_reg_7273 | valid1_reg_7264);

assign or_ln57_2_fu_2673_p2 = (or_ln58_1_fu_2630_p2 | and_ln57_3_fu_2659_p2);

assign or_ln57_3_fu_3173_p2 = (sB_L1_2_next_356_reg_1149 | sA_L1_2_next_360_reg_1089);

assign or_ln57_4_fu_3179_p2 = (valid4_reg_7291 | valid3_reg_7282);

assign or_ln57_5_fu_3230_p2 = (or_ln58_3_fu_3187_p2 | and_ln57_7_fu_3216_p2);

assign or_ln57_6_fu_3730_p2 = (sB_L1_3_next_355_reg_1164 | sA_L1_3_next_359_reg_1104);

assign or_ln57_7_fu_3736_p2 = (valid6_reg_7309 | valid5_reg_7300);

assign or_ln57_8_fu_3787_p2 = (or_ln58_5_fu_3744_p2 | and_ln57_11_fu_3773_p2);

assign or_ln57_9_fu_4287_p2 = (sB_L1_4_next_354_reg_1179 | sA_L1_4_next_358_reg_1119);

assign or_ln57_fu_2616_p2 = (sB_L1_1_next_357_reg_1134 | sA_L1_1_next_361_reg_1074);

assign or_ln58_10_fu_5565_p2 = (xor_ln55_11_reg_7863 | xor_ln50_10_reg_7827);

assign or_ln58_11_fu_5569_p2 = (or_ln58_10_fu_5565_p2 | or_ln57_15_fu_5555_p2);

assign or_ln58_1_fu_2630_p2 = (or_ln58_fu_2626_p2 | or_ln57_fu_2616_p2);

assign or_ln58_2_fu_3183_p2 = (xor_ln55_3_reg_7431 | xor_ln50_2_reg_7395);

assign or_ln58_3_fu_3187_p2 = (or_ln58_2_fu_3183_p2 | or_ln57_3_fu_3173_p2);

assign or_ln58_4_fu_3740_p2 = (xor_ln55_5_reg_7490 | xor_ln50_4_reg_7454);

assign or_ln58_5_fu_3744_p2 = (or_ln58_4_fu_3740_p2 | or_ln57_6_fu_3730_p2);

assign or_ln58_6_fu_4297_p2 = (xor_ln55_7_reg_7549 | xor_ln50_6_reg_7513);

assign or_ln58_7_fu_4301_p2 = (or_ln58_6_fu_4297_p2 | or_ln57_9_fu_4287_p2);

assign or_ln58_8_fu_5038_p2 = (xor_ln55_9_reg_7800 | xor_ln50_8_reg_7764);

assign or_ln58_9_fu_5042_p2 = (or_ln58_8_fu_5038_p2 | or_ln57_12_fu_5028_p2);

assign or_ln58_fu_2626_p2 = (xor_ln55_1_reg_7372 | xor_ln50_reg_7336);

assign or_ln74_10_fu_4580_p2 = (icmp_ln74_13_fu_4546_p2 | icmp_ln74_12_fu_4540_p2);

assign or_ln74_11_fu_4594_p2 = (or_ln74_9_fu_4566_p2 | or_ln74_10_fu_4580_p2);

assign or_ln74_12_fu_5391_p2 = (icmp_ln74_18_fu_5301_p2 | and_ln56_4_fu_5099_p2);

assign or_ln74_13_fu_5918_p2 = (icmp_ln74_22_fu_5828_p2 | and_ln56_5_fu_5626_p2);

assign or_ln74_14_fu_6451_p2 = (sA_L3_next_338_reg_1570 | icmp_ln74_26_fu_6354_p2);

assign or_ln74_1_fu_2909_p2 = (icmp_ln74_fu_2869_p2 | icmp_ln74_1_fu_2875_p2);

assign or_ln74_2_fu_2923_p2 = (or_ln74_fu_2895_p2 | or_ln74_1_fu_2909_p2);

assign or_ln74_3_fu_3452_p2 = (icmp_ln74_6_fu_3438_p2 | and_ln56_1_fu_3244_p2);

assign or_ln74_4_fu_3466_p2 = (icmp_ln74_5_fu_3432_p2 | icmp_ln74_4_fu_3426_p2);

assign or_ln74_5_fu_3480_p2 = (or_ln74_4_fu_3466_p2 | or_ln74_3_fu_3452_p2);

assign or_ln74_6_fu_4009_p2 = (icmp_ln74_10_fu_3995_p2 | and_ln56_2_fu_3801_p2);

assign or_ln74_7_fu_4023_p2 = (icmp_ln74_9_fu_3989_p2 | icmp_ln74_8_fu_3983_p2);

assign or_ln74_8_fu_4037_p2 = (or_ln74_7_fu_4023_p2 | or_ln74_6_fu_4009_p2);

assign or_ln74_9_fu_4566_p2 = (icmp_ln74_14_fu_4552_p2 | and_ln56_3_fu_4358_p2);

assign or_ln74_fu_2895_p2 = (icmp_ln74_2_fu_2881_p2 | and_ln56_fu_2687_p2);

assign or_ln83_1_fu_3302_p2 = (xor_ln83_1_fu_3296_p2 | xor_ln51_1_reg_7421);

assign or_ln83_2_fu_3859_p2 = (xor_ln83_2_fu_3853_p2 | xor_ln51_2_reg_7480);

assign or_ln83_3_fu_4416_p2 = (xor_ln83_3_fu_4410_p2 | xor_ln51_3_reg_7539);

assign or_ln83_4_fu_5146_p2 = (xor_ln83_4_fu_5140_p2 | xor_ln51_4_reg_7790);

assign or_ln83_5_fu_5673_p2 = (xor_ln83_5_fu_5667_p2 | xor_ln51_5_reg_7853);

assign or_ln83_6_fu_6206_p2 = (xor_ln83_6_fu_6200_p2 | xor_ln51_6_reg_7996);

assign or_ln83_fu_2745_p2 = (xor_ln83_fu_2739_p2 | xor_ln51_reg_7362);

assign or_ln843_1_fu_6978_p2 = (icmp_ln899_22_fu_6911_p2 | icmp_ln899_21_fu_6905_p2);

assign or_ln843_fu_6917_p2 = (icmp_ln899_22_fu_6911_p2 | icmp_ln899_21_fu_6905_p2);

assign or_ln84_1_fu_3318_p2 = (xor_ln84_1_reg_7442 | icmp_ln899_3_fu_3312_p2);

assign or_ln84_2_fu_3875_p2 = (xor_ln84_2_reg_7501 | icmp_ln899_6_fu_3869_p2);

assign or_ln84_3_fu_4432_p2 = (xor_ln84_3_reg_7560 | icmp_ln899_9_fu_4426_p2);

assign or_ln84_4_fu_5166_p2 = (xor_ln84_4_fu_5161_p2 | icmp_ln899_12_fu_5156_p2);

assign or_ln84_5_fu_5693_p2 = (xor_ln84_5_fu_5688_p2 | icmp_ln899_15_fu_5683_p2);

assign or_ln84_6_fu_6226_p2 = (xor_ln84_6_fu_6221_p2 | icmp_ln899_18_fu_6216_p2);

assign or_ln84_fu_2761_p2 = (xor_ln84_reg_7383 | icmp_ln899_fu_2755_p2);

assign or_ln857_fu_6939_p2 = (icmp_ln883_reg_8077_pp0_iter7_reg | icmp_ln879_reg_7249_pp0_iter7_reg);

assign or_ln93_1_fu_3361_p2 = (xor_ln93_8_fu_3355_p2 | xor_ln93_1_reg_7448);

assign or_ln93_2_fu_3918_p2 = (xor_ln93_9_fu_3912_p2 | xor_ln93_2_reg_7507);

assign or_ln93_3_fu_4475_p2 = (xor_ln93_3_reg_7566 | xor_ln93_10_fu_4469_p2);

assign or_ln93_4_fu_5204_p2 = (xor_ln93_4_fu_5199_p2 | xor_ln93_11_fu_5193_p2);

assign or_ln93_5_fu_5731_p2 = (xor_ln93_5_fu_5726_p2 | xor_ln93_12_fu_5720_p2);

assign or_ln93_6_fu_6264_p2 = (xor_ln93_6_fu_6259_p2 | xor_ln93_13_fu_6253_p2);

assign or_ln93_fu_2804_p2 = (xor_ln93_reg_7389 | xor_ln93_7_fu_2798_p2);

assign or_ln94_1_fu_3378_p2 = (xor_ln50_3_reg_7406 | icmp_ln899_4_fu_3372_p2);

assign or_ln94_2_fu_3935_p2 = (xor_ln50_5_reg_7465 | icmp_ln899_7_fu_3929_p2);

assign or_ln94_3_fu_4492_p2 = (xor_ln50_7_reg_7524 | icmp_ln899_10_fu_4486_p2);

assign or_ln94_4_fu_5221_p2 = (xor_ln50_9_reg_7775 | icmp_ln899_13_fu_5216_p2);

assign or_ln94_5_fu_5748_p2 = (xor_ln50_11_reg_7838 | icmp_ln899_16_fu_5743_p2);

assign or_ln94_6_fu_6281_p2 = (xor_ln50_12_reg_7986 | icmp_ln899_19_fu_6276_p2);

assign or_ln94_fu_2821_p2 = (xor_ln50_1_reg_7347 | icmp_ln899_1_fu_2815_p2);

assign p_Result_i10_fu_3886_p4 = {{ap_phi_mux_p_Val2_1417_phi_fu_1460_p6[13:7]}};

assign p_Result_i11_fu_3896_p4 = {{match_5_dataarray_data_V_q0[13:7]}};

assign p_Result_i12_fu_4384_p4 = {{match_6_dataarray_data_V_q0[13:7]}};

assign p_Result_i13_fu_4394_p4 = {{ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6[13:7]}};

assign p_Result_i14_fu_4443_p4 = {{ap_phi_mux_p_Val2_2016_phi_fu_1474_p6[13:7]}};

assign p_Result_i15_fu_4453_p4 = {{match_7_dataarray_data_V_q0[13:7]}};

assign p_Result_i17_fu_5125_p4 = {{ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6[13:7]}};

assign p_Result_i18_fu_5178_p4 = {{ap_phi_mux_p_Val2_269_phi_fu_1632_p6[13:7]}};

assign p_Result_i1_fu_2723_p4 = {{ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6[13:7]}};

assign p_Result_i21_fu_5652_p4 = {{ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6[13:7]}};

assign p_Result_i22_fu_5705_p4 = {{ap_phi_mux_p_Val2_308_phi_fu_1646_p6[13:7]}};

assign p_Result_i25_fu_6185_p4 = {{ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6[13:7]}};

assign p_Result_i26_fu_6238_p4 = {{ap_phi_mux_p_Val2_345_phi_fu_1702_p6[13:7]}};

assign p_Result_i2_fu_2772_p4 = {{ap_phi_mux_p_Val2_319_phi_fu_1432_p6[13:7]}};

assign p_Result_i3_fu_2782_p4 = {{match_1_dataarray_data_V_q0[13:7]}};

assign p_Result_i4_fu_3827_p4 = {{match_4_dataarray_data_V_q0[13:7]}};

assign p_Result_i5_fu_3837_p4 = {{ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6[13:7]}};

assign p_Result_i6_fu_3270_p4 = {{match_2_dataarray_data_V_q0[13:7]}};

assign p_Result_i7_fu_3280_p4 = {{ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6[13:7]}};

assign p_Result_i8_fu_3329_p4 = {{ap_phi_mux_p_Val2_818_phi_fu_1446_p6[13:7]}};

assign p_Result_i9_fu_3339_p4 = {{match_3_dataarray_data_V_q0[13:7]}};

assign p_Result_i_fu_2713_p4 = {{match_0_dataarray_data_V_q0[13:7]}};

assign proj_phid_V_fu_6674_p4 = {{allproj_dataarray_data_V_q0[19:10]}};

assign proj_zd_V_fu_6684_p1 = allproj_dataarray_data_V_q0[9:0];

assign projid_V_fu_6593_p4 = {{cm_L3_next_data_V_fu_6429_p3[13:7]}};

assign projseed_V_fu_6971_p3 = ((or_ln843_fu_6917_p2[0:0] === 1'b1) ? select_ln857_1_fu_6931_p3 : projseed_next_V_reg_8094_pp0_iter7_reg);

assign read1_next_fu_2256_p2 = (valid1_fu_2194_p2 & or_ln50_1_fu_2250_p2);

assign read2_next_fu_2280_p2 = (valid2_fu_2198_p2 & or_ln51_fu_2274_p2);

assign read3_next_fu_2348_p2 = (valid3_fu_2202_p2 & or_ln50_3_fu_2342_p2);

assign read4_next_fu_2372_p2 = (valid4_fu_2206_p2 & or_ln51_1_fu_2366_p2);

assign read5_next_fu_2440_p2 = (valid5_fu_2210_p2 & or_ln50_5_fu_2434_p2);

assign read6_next_fu_2464_p2 = (valid6_fu_2214_p2 & or_ln51_2_fu_2458_p2);

assign read7_next_fu_2532_p2 = (valid7_fu_2218_p2 & or_ln50_7_fu_2526_p2);

assign read8_next_fu_2556_p2 = (valid8_fu_2222_p2 & or_ln51_3_fu_2550_p2);

assign read_L1_1_fu_4852_p2 = (valid_L1_1_4_fu_3143_p3 & or_ln50_9_fu_4846_p2);

assign read_L1_2_fu_4876_p2 = (valid_L1_2_4_fu_3700_p3 & or_ln51_4_fu_4870_p2);

assign read_L1_3_fu_4944_p2 = (valid_L1_3_4_fu_4257_p3 & or_ln50_11_fu_4938_p2);

assign read_L1_4_fu_4968_p2 = (valid_L1_4_4_fu_4814_p3 & or_ln51_5_fu_4962_p2);

assign read_L2_1_fu_6072_p2 = (valid_L2_1_4_fu_5525_p3 & or_ln50_12_fu_6066_p2);

assign read_L2_2_fu_6090_p2 = (valid_L2_2_4_fu_6052_p3 & or_ln51_6_fu_6084_p2);

assign ret_V_fu_6696_p0 = stub_r_V_fu_6644_p4;

assign ret_V_fu_6696_p1 = proj_phid_V_fu_6674_p4;

assign ret_V_fu_6696_p2 = ($signed(ret_V_fu_6696_p0) * $signed(ret_V_fu_6696_p1));

assign sA_L1_1_fu_3053_p3 = ((or_ln74_fu_2895_p2[0:0] === 1'b1) ? select_ln74_15_fu_3037_p3 : select_ln74_16_fu_3045_p3);

assign sA_L1_1_next_1_fu_2809_p2 = (vA_L1_1_next_369_reg_954 & or_ln93_fu_2804_p2);

assign sA_L1_1_next_2_fu_2848_p2 = (valid1_reg_7264 & or_ln103_fu_2843_p2);

assign sA_L1_1_next_4_fu_3031_p2 = (sA_L1_1_next_361_reg_1074 & icmp_ln74_fu_2869_p2);

assign sA_L1_1_next_fu_2750_p2 = (valid1_reg_7264 & or_ln83_fu_2745_p2);

assign sA_L1_2_fu_3610_p3 = ((or_ln74_3_fu_3452_p2[0:0] === 1'b1) ? select_ln74_41_fu_3594_p3 : select_ln74_42_fu_3602_p3);

assign sA_L1_2_next_1_fu_3366_p2 = (vA_L1_2_next_368_reg_969 & or_ln93_1_fu_3361_p2);

assign sA_L1_2_next_2_fu_3405_p2 = (valid3_reg_7282 & or_ln103_1_fu_3400_p2);

assign sA_L1_2_next_4_fu_3588_p2 = (sA_L1_2_next_360_reg_1089 & icmp_ln74_4_fu_3426_p2);

assign sA_L1_2_next_fu_3307_p2 = (valid3_reg_7282 & or_ln83_1_fu_3302_p2);

assign sA_L1_3_fu_4167_p3 = ((or_ln74_6_fu_4009_p2[0:0] === 1'b1) ? select_ln74_67_fu_4151_p3 : select_ln74_68_fu_4159_p3);

assign sA_L1_3_next_1_fu_3923_p2 = (vA_L1_3_next_367_reg_984 & or_ln93_2_fu_3918_p2);

assign sA_L1_3_next_2_fu_3962_p2 = (valid5_reg_7300 & or_ln103_2_fu_3957_p2);

assign sA_L1_3_next_4_fu_4145_p2 = (sA_L1_3_next_359_reg_1104 & icmp_ln74_8_fu_3983_p2);

assign sA_L1_3_next_fu_3864_p2 = (valid5_reg_7300 & or_ln83_2_fu_3859_p2);

assign sA_L1_4_fu_4724_p3 = ((or_ln74_9_fu_4566_p2[0:0] === 1'b1) ? select_ln74_93_fu_4708_p3 : select_ln74_94_fu_4716_p3);

assign sA_L1_4_next_1_fu_4480_p2 = (vA_L1_4_next_366_reg_999 & or_ln93_3_fu_4475_p2);

assign sA_L1_4_next_2_fu_4519_p2 = (valid7_reg_7318 & or_ln103_3_fu_4514_p2);

assign sA_L1_4_next_4_fu_4702_p2 = (sA_L1_4_next_358_reg_1119 & icmp_ln74_12_fu_4540_p2);

assign sA_L1_4_next_fu_4421_p2 = (valid7_reg_7318 & or_ln83_3_fu_4416_p2);

assign sA_L2_1_fu_5435_p3 = ((or_ln74_12_fu_5391_p2[0:0] === 1'b1) ? select_ln74_119_fu_5419_p3 : select_ln74_120_fu_5427_p3);

assign sA_L2_1_next_1_fu_5210_p2 = (vA_L2_1_next_149_reg_1252 & or_ln93_4_fu_5204_p2);

assign sA_L2_1_next_2_fu_5247_p2 = (valid_L1_1_4_reg_7609 & or_ln103_4_fu_5241_p2);

assign sA_L2_1_next_4_fu_5413_p2 = (sA_L2_1_next_345_reg_1312 & icmp_ln74_16_fu_5267_p2);

assign sA_L2_1_next_fu_5151_p2 = (valid_L1_1_4_reg_7609 & or_ln83_4_fu_5146_p2);

assign sA_L2_2_fu_5962_p3 = ((or_ln74_13_fu_5918_p2[0:0] === 1'b1) ? select_ln74_145_fu_5946_p3 : select_ln74_146_fu_5954_p3);

assign sA_L2_2_next_1_fu_5737_p2 = (vA_L2_2_next_148_reg_1267 & or_ln93_5_fu_5731_p2);

assign sA_L2_2_next_2_fu_5774_p2 = (valid_L1_3_4_reg_7705 & or_ln103_5_fu_5768_p2);

assign sA_L2_2_next_4_fu_5940_p2 = (sA_L2_2_next_344_reg_1327 & icmp_ln74_20_fu_5794_p2);

assign sA_L2_2_next_fu_5678_p2 = (valid_L1_3_4_reg_7705 & or_ln83_5_fu_5673_p2);

assign sA_L3_fu_6495_p3 = ((or_ln74_14_fu_6451_p2[0:0] === 1'b1) ? select_ln74_171_fu_6479_p3 : select_ln74_172_fu_6487_p3);

assign sA_L3_next_1_fu_6270_p2 = (vA_L3_next_140_reg_1540 & or_ln93_6_fu_6264_p2);

assign sA_L3_next_2_fu_6307_p2 = (valid_L2_1_4_reg_7927 & or_ln103_6_fu_6301_p2);

assign sA_L3_next_4_fu_6473_p2 = (sA_L3_next_338_reg_1570 & icmp_ln74_24_fu_6327_p2);

assign sA_L3_next_fu_6211_p2 = (valid_L2_1_4_reg_7927 & or_ln83_6_fu_6206_p2);

assign sB_L1_1_fu_3023_p3 = ((or_ln74_fu_2895_p2[0:0] === 1'b1) ? select_ln74_12_fu_3007_p3 : select_ln74_13_fu_3015_p3);

assign sB_L1_1_next_1_fu_2826_p2 = (valid2_reg_7273 & or_ln94_fu_2821_p2);

assign sB_L1_1_next_2_fu_2864_p2 = (valid2_reg_7273 & or_ln104_fu_2859_p2);

assign sB_L1_1_next_4_fu_3001_p2 = (sB_L1_1_next_357_reg_1134 & icmp_ln74_fu_2869_p2);

assign sB_L1_1_next_fu_2766_p2 = (valid_L1_1_next_165_reg_1014 & or_ln84_fu_2761_p2);

assign sB_L1_2_fu_3580_p3 = ((or_ln74_3_fu_3452_p2[0:0] === 1'b1) ? select_ln74_38_fu_3564_p3 : select_ln74_39_fu_3572_p3);

assign sB_L1_2_next_1_fu_3383_p2 = (valid4_reg_7291 & or_ln94_1_fu_3378_p2);

assign sB_L1_2_next_2_fu_3421_p2 = (valid4_reg_7291 & or_ln104_1_fu_3416_p2);

assign sB_L1_2_next_4_fu_3558_p2 = (sB_L1_2_next_356_reg_1149 & icmp_ln74_4_fu_3426_p2);

assign sB_L1_2_next_fu_3323_p2 = (valid_L1_2_next_164_reg_1029 & or_ln84_1_fu_3318_p2);

assign sB_L1_3_fu_4137_p3 = ((or_ln74_6_fu_4009_p2[0:0] === 1'b1) ? select_ln74_64_fu_4121_p3 : select_ln74_65_fu_4129_p3);

assign sB_L1_3_next_1_fu_3940_p2 = (valid6_reg_7309 & or_ln94_2_fu_3935_p2);

assign sB_L1_3_next_2_fu_3978_p2 = (valid6_reg_7309 & or_ln104_2_fu_3973_p2);

assign sB_L1_3_next_4_fu_4115_p2 = (sB_L1_3_next_355_reg_1164 & icmp_ln74_8_fu_3983_p2);

assign sB_L1_3_next_fu_3880_p2 = (valid_L1_3_next_163_reg_1044 & or_ln84_2_fu_3875_p2);

assign sB_L1_4_fu_4694_p3 = ((or_ln74_9_fu_4566_p2[0:0] === 1'b1) ? select_ln74_90_fu_4678_p3 : select_ln74_91_fu_4686_p3);

assign sB_L1_4_next_1_fu_4497_p2 = (valid8_reg_7327 & or_ln94_3_fu_4492_p2);

assign sB_L1_4_next_2_fu_4535_p2 = (valid8_reg_7327 & or_ln104_3_fu_4530_p2);

assign sB_L1_4_next_4_fu_4672_p2 = (sB_L1_4_next_354_reg_1179 & icmp_ln74_12_fu_4540_p2);

assign sB_L1_4_next_fu_4437_p2 = (valid_L1_4_next_162_reg_1059 & or_ln84_3_fu_4432_p2);

assign sB_L2_1_fu_5405_p3 = ((or_ln74_12_fu_5391_p2[0:0] === 1'b1) ? select_ln74_116_fu_5383_p3 : select_ln74_117_fu_5397_p3);

assign sB_L2_1_next_1_fu_5226_p2 = (valid_L1_2_4_reg_7657 & or_ln94_4_fu_5221_p2);

assign sB_L2_1_next_2_fu_5262_p2 = (valid_L1_2_4_reg_7657 & or_ln104_4_fu_5256_p2);

assign sB_L2_1_next_4_fu_5377_p2 = (sB_L2_1_next_343_reg_1342 & icmp_ln74_16_fu_5267_p2);

assign sB_L2_1_next_fu_5172_p2 = (valid_L2_1_next_147_reg_1282 & or_ln84_4_fu_5166_p2);

assign sB_L2_2_fu_5932_p3 = ((or_ln74_13_fu_5918_p2[0:0] === 1'b1) ? select_ln74_142_fu_5910_p3 : select_ln74_143_fu_5924_p3);

assign sB_L2_2_next_1_fu_5753_p2 = (valid_L1_4_4_reg_7753 & or_ln94_5_fu_5748_p2);

assign sB_L2_2_next_2_fu_5789_p2 = (valid_L1_4_4_reg_7753 & or_ln104_5_fu_5783_p2);

assign sB_L2_2_next_4_fu_5904_p2 = (sB_L2_2_next_342_reg_1357 & icmp_ln74_20_fu_5794_p2);

assign sB_L2_2_next_fu_5699_p2 = (valid_L2_2_next_146_reg_1297 & or_ln84_5_fu_5693_p2);

assign sB_L3_fu_6465_p3 = ((or_ln74_14_fu_6451_p2[0:0] === 1'b1) ? select_ln74_168_fu_6443_p3 : select_ln74_169_fu_6457_p3);

assign sB_L3_next_1_fu_6286_p2 = (valid_L2_2_4_reg_7975 & or_ln94_6_fu_6281_p2);

assign sB_L3_next_2_fu_6322_p2 = (valid_L2_2_4_reg_7975 & or_ln104_6_fu_6316_p2);

assign sB_L3_next_4_fu_6437_p2 = (sB_L3_next_337_reg_1585 & icmp_ln74_24_fu_6327_p2);

assign sB_L3_next_fu_6232_p2 = (valid_L3_next_139_reg_1555 & or_ln84_6_fu_6226_p2);

assign select_ln55_1_fu_6177_p3 = ((or_ln55_6_fu_6119_p2[0:0] === 1'b1) ? select_ln55_fu_6125_p3 : select_ln57_12_fu_6169_p3);

assign select_ln55_fu_6125_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln56_10_fu_5631_p3 = ((and_ln56_5_fu_5626_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_11_fu_5644_p3 = ((or_ln56_11_fu_5639_p2[0:0] === 1'b1) ? select_ln56_10_fu_5631_p3 : select_ln57_11_fu_5618_p3);

assign select_ln56_1_fu_2705_p3 = ((or_ln56_6_fu_2700_p2[0:0] === 1'b1) ? select_ln56_fu_2692_p3 : select_ln57_1_fu_2679_p3);

assign select_ln56_2_fu_3249_p3 = ((and_ln56_1_fu_3244_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_3_fu_3262_p3 = ((or_ln56_7_fu_3257_p2[0:0] === 1'b1) ? select_ln56_2_fu_3249_p3 : select_ln57_3_fu_3236_p3);

assign select_ln56_4_fu_3806_p3 = ((and_ln56_2_fu_3801_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_5_fu_3819_p3 = ((or_ln56_8_fu_3814_p2[0:0] === 1'b1) ? select_ln56_4_fu_3806_p3 : select_ln57_5_fu_3793_p3);

assign select_ln56_6_fu_4363_p3 = ((and_ln56_3_fu_4358_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_7_fu_4376_p3 = ((or_ln56_9_fu_4371_p2[0:0] === 1'b1) ? select_ln56_6_fu_4363_p3 : select_ln57_7_fu_4350_p3);

assign select_ln56_8_fu_5104_p3 = ((and_ln56_4_fu_5099_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_9_fu_5117_p3 = ((or_ln56_10_fu_5112_p2[0:0] === 1'b1) ? select_ln56_8_fu_5104_p3 : select_ln57_9_fu_5091_p3);

assign select_ln56_fu_2692_p3 = ((and_ln56_fu_2687_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln57_10_fu_5604_p3 = ((and_ln57_23_fu_5598_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_11_fu_5618_p3 = ((or_ln57_17_fu_5612_p2[0:0] === 1'b1) ? select_ln57_10_fu_5604_p3 : 3'd4);

assign select_ln57_12_fu_6169_p3 = ((and_ln57_24_fu_6163_p2[0:0] === 1'b1) ? select_ln58_fu_6149_p3 : 3'd3);

assign select_ln57_1_fu_2679_p3 = ((or_ln57_2_fu_2673_p2[0:0] === 1'b1) ? select_ln57_fu_2665_p3 : 3'd4);

assign select_ln57_2_fu_3222_p3 = ((and_ln57_7_fu_3216_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_3_fu_3236_p3 = ((or_ln57_5_fu_3230_p2[0:0] === 1'b1) ? select_ln57_2_fu_3222_p3 : 3'd4);

assign select_ln57_4_fu_3779_p3 = ((and_ln57_11_fu_3773_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_5_fu_3793_p3 = ((or_ln57_8_fu_3787_p2[0:0] === 1'b1) ? select_ln57_4_fu_3779_p3 : 3'd4);

assign select_ln57_6_fu_4336_p3 = ((and_ln57_15_fu_4330_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_7_fu_4350_p3 = ((or_ln57_11_fu_4344_p2[0:0] === 1'b1) ? select_ln57_6_fu_4336_p3 : 3'd4);

assign select_ln57_8_fu_5077_p3 = ((and_ln57_19_fu_5071_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_9_fu_5091_p3 = ((or_ln57_14_fu_5085_p2[0:0] === 1'b1) ? select_ln57_8_fu_5077_p3 : 3'd4);

assign select_ln57_fu_2665_p3 = ((and_ln57_3_fu_2659_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln58_fu_6149_p3 = ((ap_phi_mux_valid_L3_next41_phi_fu_1688_p6[0:0] === 1'b1) ? 3'd4 : 3'd0);

assign select_ln74_100_fu_4773_p3 = ((icmp_ln74_13_fu_4546_p2[0:0] === 1'b1) ? valid7_reg_7318 : vA_L1_4_next_2_fu_4760_p2);

assign select_ln74_102_fu_4806_p3 = ((and_ln56_3_fu_4358_p2[0:0] === 1'b1) ? valid_L1_4_next_162_reg_1059 : and_ln74_19_fu_4800_p2);

assign select_ln74_10_fu_2985_p3 = ((and_ln56_fu_2687_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6 : select_ln74_9_fu_2977_p3);

assign select_ln74_112_fu_5345_p3 = ((icmp_ln74_16_fu_5267_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V11_phi_fu_1604_p6 : 14'd0);

assign select_ln74_113_fu_5353_p3 = ((icmp_ln74_17_fu_5281_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_112_fu_5345_p3);

assign select_ln74_114_fu_5361_p3 = ((and_ln56_4_fu_5099_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6 : select_ln74_113_fu_5353_p3);

assign select_ln74_116_fu_5383_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? sB_L2_1_next_fu_5172_p2 : sB_L2_1_next_1_fu_5226_p2);

assign select_ln74_117_fu_5397_p3 = ((icmp_ln74_17_fu_5281_p2[0:0] === 1'b1) ? sB_L2_1_next_2_fu_5262_p2 : sB_L2_1_next_4_fu_5377_p2);

assign select_ln74_119_fu_5419_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? sA_L2_1_next_fu_5151_p2 : sA_L2_1_next_1_fu_5210_p2);

assign select_ln74_120_fu_5427_p3 = ((icmp_ln74_17_fu_5281_p2[0:0] === 1'b1) ? sA_L2_1_next_2_fu_5247_p2 : sA_L2_1_next_4_fu_5413_p2);

assign select_ln74_128_fu_5517_p3 = ((and_ln56_4_fu_5099_p2[0:0] === 1'b1) ? valid_L2_1_next_147_reg_1282 : and_ln74_25_fu_5511_p2);

assign select_ln74_12_fu_3007_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? sB_L1_1_next_fu_2766_p2 : sB_L1_1_next_1_fu_2826_p2);

assign select_ln74_138_fu_5872_p3 = ((icmp_ln74_20_fu_5794_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V10_phi_fu_1618_p6 : 14'd0);

assign select_ln74_139_fu_5880_p3 = ((icmp_ln74_21_fu_5808_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_138_fu_5872_p3);

assign select_ln74_13_fu_3015_p3 = ((icmp_ln74_1_fu_2875_p2[0:0] === 1'b1) ? sB_L1_1_next_2_fu_2864_p2 : sB_L1_1_next_4_fu_3001_p2);

assign select_ln74_140_fu_5888_p3 = ((and_ln56_5_fu_5626_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6 : select_ln74_139_fu_5880_p3);

assign select_ln74_142_fu_5910_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? sB_L2_2_next_fu_5699_p2 : sB_L2_2_next_1_fu_5753_p2);

assign select_ln74_143_fu_5924_p3 = ((icmp_ln74_21_fu_5808_p2[0:0] === 1'b1) ? sB_L2_2_next_2_fu_5789_p2 : sB_L2_2_next_4_fu_5904_p2);

assign select_ln74_145_fu_5946_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? sA_L2_2_next_fu_5678_p2 : sA_L2_2_next_1_fu_5737_p2);

assign select_ln74_146_fu_5954_p3 = ((icmp_ln74_21_fu_5808_p2[0:0] === 1'b1) ? sA_L2_2_next_2_fu_5774_p2 : sA_L2_2_next_4_fu_5940_p2);

assign select_ln74_154_fu_6044_p3 = ((and_ln56_5_fu_5626_p2[0:0] === 1'b1) ? valid_L2_2_next_146_reg_1297 : and_ln74_31_fu_6038_p2);

assign select_ln74_15_fu_3037_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? sA_L1_1_next_fu_2750_p2 : sA_L1_1_next_1_fu_2809_p2);

assign select_ln74_164_fu_6405_p3 = ((icmp_ln74_24_fu_6327_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V2_phi_fu_1730_p6 : 14'd0);

assign select_ln74_165_fu_6413_p3 = ((icmp_ln74_25_fu_6341_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_164_fu_6405_p3);

assign select_ln74_166_fu_6421_p3 = ((icmp_ln74_26_fu_6354_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6 : select_ln74_165_fu_6413_p3);

assign select_ln74_168_fu_6443_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? sB_L3_next_fu_6232_p2 : sB_L3_next_1_fu_6286_p2);

assign select_ln74_169_fu_6457_p3 = ((icmp_ln74_25_fu_6341_p2[0:0] === 1'b1) ? sB_L3_next_2_fu_6322_p2 : sB_L3_next_4_fu_6437_p2);

assign select_ln74_16_fu_3045_p3 = ((icmp_ln74_1_fu_2875_p2[0:0] === 1'b1) ? sA_L1_1_next_2_fu_2848_p2 : sA_L1_1_next_4_fu_3031_p2);

assign select_ln74_171_fu_6479_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? sA_L3_next_fu_6211_p2 : sA_L3_next_1_fu_6270_p2);

assign select_ln74_172_fu_6487_p3 = ((icmp_ln74_25_fu_6341_p2[0:0] === 1'b1) ? sA_L3_next_2_fu_6307_p2 : sA_L3_next_4_fu_6473_p2);

assign select_ln74_180_fu_6577_p3 = ((icmp_ln74_26_fu_6354_p2[0:0] === 1'b1) ? valid_L3_next_139_reg_1555 : and_ln74_37_fu_6571_p2);

assign select_ln74_18_fu_3067_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? valid_L1_1_next_165_reg_1014 : valid2_reg_7273);

assign select_ln74_19_fu_3074_p3 = ((icmp_ln74_1_fu_2875_p2[0:0] === 1'b1) ? valid2_reg_7273 : vB_L1_1_next_1_fu_3061_p2);

assign select_ln74_1_fu_2901_p3 = ((icmp_ln74_1_fu_2875_p2[0:0] === 1'b1) ? match_1_dataarray_data_V_q0 : ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6);

assign select_ln74_21_fu_3095_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? valid1_reg_7264 : vA_L1_1_next_369_reg_954);

assign select_ln74_22_fu_3102_p3 = ((icmp_ln74_1_fu_2875_p2[0:0] === 1'b1) ? valid1_reg_7264 : vA_L1_1_next_2_fu_3089_p2);

assign select_ln74_24_fu_3135_p3 = ((and_ln56_fu_2687_p2[0:0] === 1'b1) ? valid_L1_1_next_165_reg_1014 : and_ln74_1_fu_3129_p2);

assign select_ln74_26_fu_3444_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6 : match_3_dataarray_data_V_q0);

assign select_ln74_27_fu_3458_p3 = ((icmp_ln74_5_fu_3432_p2[0:0] === 1'b1) ? match_3_dataarray_data_V_q0 : ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6);

assign select_ln74_28_fu_3472_p3 = ((or_ln74_3_fu_3452_p2[0:0] === 1'b1) ? select_ln74_26_fu_3444_p3 : select_ln74_27_fu_3458_p3);

assign select_ln74_2_fu_2915_p3 = ((or_ln74_fu_2895_p2[0:0] === 1'b1) ? select_ln74_fu_2887_p3 : select_ln74_1_fu_2901_p3);

assign select_ln74_30_fu_3494_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_818_phi_fu_1446_p6);

assign select_ln74_31_fu_3502_p3 = ((icmp_ln74_5_fu_3432_p2[0:0] === 1'b1) ? match_2_dataarray_data_V_q0 : ap_phi_mux_p_Val2_818_phi_fu_1446_p6);

assign select_ln74_32_fu_3510_p3 = ((or_ln74_3_fu_3452_p2[0:0] === 1'b1) ? select_ln74_30_fu_3494_p3 : select_ln74_31_fu_3502_p3);

assign select_ln74_34_fu_3526_p3 = ((icmp_ln74_4_fu_3426_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V22_phi_fu_1390_p6 : 14'd0);

assign select_ln74_35_fu_3534_p3 = ((icmp_ln74_5_fu_3432_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_34_fu_3526_p3);

assign select_ln74_36_fu_3542_p3 = ((and_ln56_1_fu_3244_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_214_phi_fu_1502_p6 : select_ln74_35_fu_3534_p3);

assign select_ln74_38_fu_3564_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? sB_L1_2_next_fu_3323_p2 : sB_L1_2_next_1_fu_3383_p2);

assign select_ln74_39_fu_3572_p3 = ((icmp_ln74_5_fu_3432_p2[0:0] === 1'b1) ? sB_L1_2_next_2_fu_3421_p2 : sB_L1_2_next_4_fu_3558_p2);

assign select_ln74_41_fu_3594_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? sA_L1_2_next_fu_3307_p2 : sA_L1_2_next_1_fu_3366_p2);

assign select_ln74_42_fu_3602_p3 = ((icmp_ln74_5_fu_3432_p2[0:0] === 1'b1) ? sA_L1_2_next_2_fu_3405_p2 : sA_L1_2_next_4_fu_3588_p2);

assign select_ln74_44_fu_3624_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? valid_L1_2_next_164_reg_1029 : valid4_reg_7291);

assign select_ln74_45_fu_3631_p3 = ((icmp_ln74_5_fu_3432_p2[0:0] === 1'b1) ? valid4_reg_7291 : vB_L1_2_next_1_fu_3618_p2);

assign select_ln74_47_fu_3652_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? valid3_reg_7282 : vA_L1_2_next_368_reg_969);

assign select_ln74_48_fu_3659_p3 = ((icmp_ln74_5_fu_3432_p2[0:0] === 1'b1) ? valid3_reg_7282 : vA_L1_2_next_2_fu_3646_p2);

assign select_ln74_4_fu_2937_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_319_phi_fu_1432_p6);

assign select_ln74_50_fu_3692_p3 = ((and_ln56_1_fu_3244_p2[0:0] === 1'b1) ? valid_L1_2_next_164_reg_1029 : and_ln74_7_fu_3686_p2);

assign select_ln74_52_fu_4001_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6 : match_5_dataarray_data_V_q0);

assign select_ln74_53_fu_4015_p3 = ((icmp_ln74_9_fu_3989_p2[0:0] === 1'b1) ? match_5_dataarray_data_V_q0 : ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6);

assign select_ln74_54_fu_4029_p3 = ((or_ln74_6_fu_4009_p2[0:0] === 1'b1) ? select_ln74_52_fu_4001_p3 : select_ln74_53_fu_4015_p3);

assign select_ln74_56_fu_4051_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1417_phi_fu_1460_p6);

assign select_ln74_57_fu_4059_p3 = ((icmp_ln74_9_fu_3989_p2[0:0] === 1'b1) ? match_4_dataarray_data_V_q0 : ap_phi_mux_p_Val2_1417_phi_fu_1460_p6);

assign select_ln74_58_fu_4067_p3 = ((or_ln74_6_fu_4009_p2[0:0] === 1'b1) ? select_ln74_56_fu_4051_p3 : select_ln74_57_fu_4059_p3);

assign select_ln74_5_fu_2945_p3 = ((icmp_ln74_1_fu_2875_p2[0:0] === 1'b1) ? match_0_dataarray_data_V_q0 : ap_phi_mux_p_Val2_319_phi_fu_1432_p6);

assign select_ln74_60_fu_4083_p3 = ((icmp_ln74_8_fu_3983_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V21_phi_fu_1404_p6 : 14'd0);

assign select_ln74_61_fu_4091_p3 = ((icmp_ln74_9_fu_3989_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_60_fu_4083_p3);

assign select_ln74_62_fu_4099_p3 = ((and_ln56_2_fu_3801_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_213_phi_fu_1516_p6 : select_ln74_61_fu_4091_p3);

assign select_ln74_64_fu_4121_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? sB_L1_3_next_fu_3880_p2 : sB_L1_3_next_1_fu_3940_p2);

assign select_ln74_65_fu_4129_p3 = ((icmp_ln74_9_fu_3989_p2[0:0] === 1'b1) ? sB_L1_3_next_2_fu_3978_p2 : sB_L1_3_next_4_fu_4115_p2);

assign select_ln74_67_fu_4151_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? sA_L1_3_next_fu_3864_p2 : sA_L1_3_next_1_fu_3923_p2);

assign select_ln74_68_fu_4159_p3 = ((icmp_ln74_9_fu_3989_p2[0:0] === 1'b1) ? sA_L1_3_next_2_fu_3962_p2 : sA_L1_3_next_4_fu_4145_p2);

assign select_ln74_6_fu_2953_p3 = ((or_ln74_fu_2895_p2[0:0] === 1'b1) ? select_ln74_4_fu_2937_p3 : select_ln74_5_fu_2945_p3);

assign select_ln74_70_fu_4181_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? valid_L1_3_next_163_reg_1044 : valid6_reg_7309);

assign select_ln74_71_fu_4188_p3 = ((icmp_ln74_9_fu_3989_p2[0:0] === 1'b1) ? valid6_reg_7309 : vB_L1_3_next_1_fu_4175_p2);

assign select_ln74_73_fu_4209_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? valid5_reg_7300 : vA_L1_3_next_367_reg_984);

assign select_ln74_74_fu_4216_p3 = ((icmp_ln74_9_fu_3989_p2[0:0] === 1'b1) ? valid5_reg_7300 : vA_L1_3_next_2_fu_4203_p2);

assign select_ln74_76_fu_4249_p3 = ((and_ln56_2_fu_3801_p2[0:0] === 1'b1) ? valid_L1_3_next_163_reg_1044 : and_ln74_13_fu_4243_p2);

assign select_ln74_78_fu_4558_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6 : match_7_dataarray_data_V_q0);

assign select_ln74_79_fu_4572_p3 = ((icmp_ln74_13_fu_4546_p2[0:0] === 1'b1) ? match_7_dataarray_data_V_q0 : ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6);

assign select_ln74_80_fu_4586_p3 = ((or_ln74_9_fu_4566_p2[0:0] === 1'b1) ? select_ln74_78_fu_4558_p3 : select_ln74_79_fu_4572_p3);

assign select_ln74_82_fu_4608_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2016_phi_fu_1474_p6);

assign select_ln74_83_fu_4616_p3 = ((icmp_ln74_13_fu_4546_p2[0:0] === 1'b1) ? match_6_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2016_phi_fu_1474_p6);

assign select_ln74_84_fu_4624_p3 = ((or_ln74_9_fu_4566_p2[0:0] === 1'b1) ? select_ln74_82_fu_4608_p3 : select_ln74_83_fu_4616_p3);

assign select_ln74_86_fu_4640_p3 = ((icmp_ln74_12_fu_4540_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V20_phi_fu_1418_p6 : 14'd0);

assign select_ln74_87_fu_4648_p3 = ((icmp_ln74_13_fu_4546_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_86_fu_4640_p3);

assign select_ln74_88_fu_4656_p3 = ((and_ln56_3_fu_4358_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_212_phi_fu_1530_p6 : select_ln74_87_fu_4648_p3);

assign select_ln74_8_fu_2969_p3 = ((icmp_ln74_fu_2869_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V23_phi_fu_1376_p6 : 14'd0);

assign select_ln74_90_fu_4678_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? sB_L1_4_next_fu_4437_p2 : sB_L1_4_next_1_fu_4497_p2);

assign select_ln74_91_fu_4686_p3 = ((icmp_ln74_13_fu_4546_p2[0:0] === 1'b1) ? sB_L1_4_next_2_fu_4535_p2 : sB_L1_4_next_4_fu_4672_p2);

assign select_ln74_93_fu_4708_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? sA_L1_4_next_fu_4421_p2 : sA_L1_4_next_1_fu_4480_p2);

assign select_ln74_94_fu_4716_p3 = ((icmp_ln74_13_fu_4546_p2[0:0] === 1'b1) ? sA_L1_4_next_2_fu_4519_p2 : sA_L1_4_next_4_fu_4702_p2);

assign select_ln74_96_fu_4738_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? valid_L1_4_next_162_reg_1059 : valid8_reg_7327);

assign select_ln74_97_fu_4745_p3 = ((icmp_ln74_13_fu_4546_p2[0:0] === 1'b1) ? valid8_reg_7327 : vB_L1_4_next_1_fu_4732_p2);

assign select_ln74_99_fu_4766_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? valid7_reg_7318 : vA_L1_4_next_366_reg_999);

assign select_ln74_9_fu_2977_p3 = ((icmp_ln74_1_fu_2875_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_8_fu_2969_p3);

assign select_ln74_fu_2887_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_215_phi_fu_1488_p6 : match_1_dataarray_data_V_q0);

assign select_ln857_1_fu_6931_p3 = ((newtracklet_fu_6805_p2[0:0] === 1'b1) ? 3'd7 : projseed_V_1_fu_248);

assign select_ln857_fu_6923_p3 = ((newtracklet_fu_6805_p2[0:0] === 1'b1) ? 52'd0 : bestmatch_next_data_V_13_reg_1768);

assign sext_ln321_fu_6885_p1 = $signed(LUT_matchcut_phi1_q0);

assign sext_ln68_fu_6748_p1 = $signed(trunc_ln2_reg_8110);

assign sext_ln887_fu_6818_p1 = delta_z_V_fu_6813_p2;

assign shl_ln1503_1_fu_6772_p3 = {{add_ln1503_fu_6767_p2}, {3'd0}};

assign shl_ln_fu_6760_p3 = {{tmp_11_reg_8125}, {3'd0}};

assign stub_r_V_fu_6644_p4 = {{allstub_dataarray_data_V_q0[35:29]}};

assign stubid_V_fu_6603_p1 = cm_L3_next_data_V_fu_6429_p3[6:0];

assign sub_ln214_1_fu_6844_p2 = (17'd0 - delta_phi_V_reg_8135);

assign sub_ln214_fu_6830_p2 = ($signed(11'd0) - $signed(sext_ln887_fu_6818_p1));

assign t_V_10_fu_1940_p3 = ((ap_phi_mux_read6_0_i80_phi_fu_648_p6[0:0] === 1'b1) ? addr6_V_fu_1934_p2 : ap_phi_mux_t_V_130_phi_fu_732_p6);

assign t_V_11_fu_1912_p3 = ((ap_phi_mux_read4_0_i84_phi_fu_592_p6[0:0] === 1'b1) ? addr4_V_fu_1906_p2 : ap_phi_mux_t_V_228_phi_fu_760_p6);

assign t_V_12_fu_1884_p3 = ((ap_phi_mux_read2_0_i82_phi_fu_620_p6[0:0] === 1'b1) ? addr2_V_fu_1878_p2 : ap_phi_mux_t_V_326_phi_fu_788_p6);

assign t_V_13_fu_1870_p3 = ((ap_phi_mux_read1_0_i81_phi_fu_634_p6[0:0] === 1'b1) ? addr1_V_fu_1864_p2 : ap_phi_mux_t_V_425_phi_fu_802_p6);

assign t_V_14_fu_1898_p3 = ((ap_phi_mux_read3_0_i83_phi_fu_606_p6[0:0] === 1'b1) ? addr3_V_fu_1892_p2 : ap_phi_mux_t_V_527_phi_fu_774_p6);

assign t_V_15_fu_1926_p3 = ((ap_phi_mux_read5_0_i85_phi_fu_578_p6[0:0] === 1'b1) ? addr5_V_fu_1920_p2 : ap_phi_mux_t_V_629_phi_fu_746_p6);

assign t_V_16_fu_1954_p3 = ((ap_phi_mux_read7_0_i79_phi_fu_662_p6[0:0] === 1'b1) ? addr7_V_fu_1948_p2 : ap_phi_mux_t_V_731_phi_fu_718_p6);

assign t_V_17_fu_2182_p2 = (7'd1 + ap_phi_mux_t_V_935_phi_fu_690_p6);

assign t_V_9_fu_1968_p3 = ((ap_phi_mux_read8_0_i78_phi_fu_676_p6[0:0] === 1'b1) ? addr8_V_fu_1962_p2 : ap_phi_mux_t_V32_phi_fu_704_p6);

assign tmpA_L1_1_data_V_fu_2961_p3 = ((or_ln74_2_fu_2923_p2[0:0] === 1'b1) ? select_ln74_6_fu_2953_p3 : 14'd0);

assign tmpA_L1_2_data_V_fu_3518_p3 = ((or_ln74_5_fu_3480_p2[0:0] === 1'b1) ? select_ln74_32_fu_3510_p3 : 14'd0);

assign tmpA_L1_3_data_V_fu_4075_p3 = ((or_ln74_8_fu_4037_p2[0:0] === 1'b1) ? select_ln74_58_fu_4067_p3 : 14'd0);

assign tmpA_L1_4_data_V_fu_4632_p3 = ((or_ln74_11_fu_4594_p2[0:0] === 1'b1) ? select_ln74_84_fu_4624_p3 : 14'd0);

assign tmpA_L2_1_data_V_fu_5338_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? cm_L1_1_next_data_V_reg_7582 : cm_L1_1_data_V_2_fu_5330_p3);

assign tmpA_L2_2_data_V_fu_5865_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? cm_L1_3_next_data_V_reg_7678 : cm_L1_3_data_V_2_fu_5857_p3);

assign tmpA_L3_data_V_fu_6398_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? cm_L2_1_next_data_V_reg_7900 : cm_L2_1_data_V_2_fu_6390_p3);

assign tmpB_L1_1_data_V_fu_2929_p3 = ((or_ln74_2_fu_2923_p2[0:0] === 1'b1) ? select_ln74_2_fu_2915_p3 : 14'd0);

assign tmpB_L1_2_data_V_fu_3486_p3 = ((or_ln74_5_fu_3480_p2[0:0] === 1'b1) ? select_ln74_28_fu_3472_p3 : 14'd0);

assign tmpB_L1_3_data_V_fu_4043_p3 = ((or_ln74_8_fu_4037_p2[0:0] === 1'b1) ? select_ln74_54_fu_4029_p3 : 14'd0);

assign tmpB_L1_4_data_V_fu_4600_p3 = ((or_ln74_11_fu_4594_p2[0:0] === 1'b1) ? select_ln74_80_fu_4586_p3 : 14'd0);

assign tmpB_L2_1_data_V_fu_5307_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_27_phi_fu_1660_p6 : cm_L1_2_data_V_2_fu_5294_p3);

assign tmpB_L2_2_data_V_fu_5834_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_26_phi_fu_1674_p6 : cm_L1_4_data_V_2_fu_5821_p3);

assign tmpB_L3_data_V_fu_6367_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_24_phi_fu_1716_p6 : cm_L2_2_data_V_2_fu_6360_p3);

assign tmp_10_fu_6620_p3 = {{bx_V92_phi_reg_824_pp0_iter3_reg}, {stubid_V_fu_6603_p1}};

assign tmp_12_fu_6822_p3 = delta_z_V_fu_6813_p2[32'd9];

assign tmp_14_fu_7024_p3 = {{p_phi_reg_812_pp0_iter7_reg}, {t_V_834_reg_1754}};

assign tmp_1_fu_6862_p4 = {{proj_data_V_reg_8083_pp0_iter7_reg[59:46]}};

assign tmp_2_fu_6607_p3 = {{bx_V92_phi_reg_824_pp0_iter3_reg}, {projid_V_fu_6593_p4}};

assign tmp_3_fu_1976_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_13_fu_1870_p3}};

assign tmp_4_fu_1989_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_12_fu_1884_p3}};

assign tmp_5_fu_2002_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_14_fu_1898_p3}};

assign tmp_6_fu_2015_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_11_fu_1912_p3}};

assign tmp_7_fu_2028_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_15_fu_1926_p3}};

assign tmp_8_fu_2041_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_10_fu_1940_p3}};

assign tmp_9_fu_2054_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_16_fu_1954_p3}};

assign tmp_s_fu_2067_p3 = {{ap_phi_mux_p_phi_phi_fu_816_p4}, {t_V_9_fu_1968_p3}};

assign trunc_ln209_fu_1795_p1 = bx_V[0:0];

assign vA_L1_1_fu_3109_p3 = ((or_ln74_fu_2895_p2[0:0] === 1'b1) ? select_ln74_21_fu_3095_p3 : select_ln74_22_fu_3102_p3);

assign vA_L1_1_next_2_fu_3089_p2 = (vA_L1_1_next_369_reg_954 & icmp_ln74_fu_2869_p2);

assign vA_L1_2_fu_3666_p3 = ((or_ln74_3_fu_3452_p2[0:0] === 1'b1) ? select_ln74_47_fu_3652_p3 : select_ln74_48_fu_3659_p3);

assign vA_L1_2_next_2_fu_3646_p2 = (vA_L1_2_next_368_reg_969 & icmp_ln74_4_fu_3426_p2);

assign vA_L1_3_fu_4223_p3 = ((or_ln74_6_fu_4009_p2[0:0] === 1'b1) ? select_ln74_73_fu_4209_p3 : select_ln74_74_fu_4216_p3);

assign vA_L1_3_next_2_fu_4203_p2 = (vA_L1_3_next_367_reg_984 & icmp_ln74_8_fu_3983_p2);

assign vA_L1_4_fu_4780_p3 = ((or_ln74_9_fu_4566_p2[0:0] === 1'b1) ? select_ln74_99_fu_4766_p3 : select_ln74_100_fu_4773_p3);

assign vA_L1_4_next_2_fu_4760_p2 = (vA_L1_4_next_366_reg_999 & icmp_ln74_12_fu_4540_p2);

assign vA_L2_1_fu_5492_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? valid_L1_1_4_reg_7609 : valid_L1_1_2_fu_5484_p3);

assign vA_L2_2_fu_6019_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? valid_L1_3_4_reg_7705 : valid_L1_3_2_fu_6011_p3);

assign vA_L3_fu_6552_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? valid_L2_1_4_reg_7927 : valid_L2_1_2_fu_6544_p3);

assign vB_L1_1_fu_3081_p3 = ((or_ln74_fu_2895_p2[0:0] === 1'b1) ? select_ln74_18_fu_3067_p3 : select_ln74_19_fu_3074_p3);

assign vB_L1_1_next_1_fu_3061_p2 = (valid_L1_1_next_165_reg_1014 & icmp_ln74_fu_2869_p2);

assign vB_L1_2_fu_3638_p3 = ((or_ln74_3_fu_3452_p2[0:0] === 1'b1) ? select_ln74_44_fu_3624_p3 : select_ln74_45_fu_3631_p3);

assign vB_L1_2_next_1_fu_3618_p2 = (valid_L1_2_next_164_reg_1029 & icmp_ln74_4_fu_3426_p2);

assign vB_L1_3_fu_4195_p3 = ((or_ln74_6_fu_4009_p2[0:0] === 1'b1) ? select_ln74_70_fu_4181_p3 : select_ln74_71_fu_4188_p3);

assign vB_L1_3_next_1_fu_4175_p2 = (valid_L1_3_next_163_reg_1044 & icmp_ln74_8_fu_3983_p2);

assign vB_L1_4_fu_4752_p3 = ((or_ln74_9_fu_4566_p2[0:0] === 1'b1) ? select_ln74_96_fu_4738_p3 : select_ln74_97_fu_4745_p3);

assign vB_L1_4_next_1_fu_4732_p2 = (valid_L1_4_next_162_reg_1059 & icmp_ln74_12_fu_4540_p2);

assign vB_L2_1_fu_5463_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? valid_L2_1_next_147_reg_1282 : valid_L1_2_2_fu_5456_p3);

assign vB_L2_2_fu_5990_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? valid_L2_2_next_146_reg_1297 : valid_L1_4_2_fu_5983_p3);

assign vB_L3_fu_6523_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? valid_L3_next_139_reg_1555 : valid_L2_2_2_fu_6516_p3);

assign valid1_fu_2194_p2 = (icmp_ln895_reg_7159 & icmp_ln887_reg_7153);

assign valid2_fu_2198_p2 = (icmp_ln895_1_reg_7171 & icmp_ln887_1_reg_7165);

assign valid3_fu_2202_p2 = (icmp_ln895_2_reg_7183 & icmp_ln887_2_reg_7177);

assign valid4_fu_2206_p2 = (icmp_ln895_3_reg_7195 & icmp_ln887_3_reg_7189);

assign valid5_fu_2210_p2 = (icmp_ln895_4_reg_7207 & icmp_ln887_4_reg_7201);

assign valid6_fu_2214_p2 = (icmp_ln895_5_reg_7219 & icmp_ln887_5_reg_7213);

assign valid7_fu_2218_p2 = (icmp_ln895_6_reg_7231 & icmp_ln887_6_reg_7225);

assign valid8_fu_2222_p2 = (icmp_ln895_7_reg_7243 & icmp_ln887_7_reg_7237);

assign valid_L1_1_1_fu_5477_p3 = ((icmp_ln74_17_fu_5281_p2[0:0] === 1'b1) ? valid_L1_1_4_reg_7609 : valid_L1_1_fu_5471_p2);

assign valid_L1_1_2_fu_5484_p3 = ((and_ln56_4_fu_5099_p2[0:0] === 1'b1) ? vA_L2_1_next_149_reg_1252 : valid_L1_1_1_fu_5477_p3);

assign valid_L1_1_4_fu_3143_p3 = ((icmp_ln74_2_fu_2881_p2[0:0] === 1'b1) ? vA_L1_1_next_369_reg_954 : select_ln74_24_fu_3135_p3);

assign valid_L1_1_fu_5471_p2 = (vA_L2_1_next_149_reg_1252 & icmp_ln74_16_fu_5267_p2);

assign valid_L1_2_1_fu_5449_p3 = ((icmp_ln74_17_fu_5281_p2[0:0] === 1'b1) ? valid_L1_2_4_reg_7657 : valid_L1_2_fu_5443_p2);

assign valid_L1_2_2_fu_5456_p3 = ((and_ln56_4_fu_5099_p2[0:0] === 1'b1) ? valid_L1_2_4_reg_7657 : valid_L1_2_1_fu_5449_p3);

assign valid_L1_2_4_fu_3700_p3 = ((icmp_ln74_6_fu_3438_p2[0:0] === 1'b1) ? vA_L1_2_next_368_reg_969 : select_ln74_50_fu_3692_p3);

assign valid_L1_2_fu_5443_p2 = (valid_L2_1_next_147_reg_1282 & icmp_ln74_16_fu_5267_p2);

assign valid_L1_3_1_fu_6004_p3 = ((icmp_ln74_21_fu_5808_p2[0:0] === 1'b1) ? valid_L1_3_4_reg_7705 : valid_L1_3_fu_5998_p2);

assign valid_L1_3_2_fu_6011_p3 = ((and_ln56_5_fu_5626_p2[0:0] === 1'b1) ? vA_L2_2_next_148_reg_1267 : valid_L1_3_1_fu_6004_p3);

assign valid_L1_3_4_fu_4257_p3 = ((icmp_ln74_10_fu_3995_p2[0:0] === 1'b1) ? vA_L1_3_next_367_reg_984 : select_ln74_76_fu_4249_p3);

assign valid_L1_3_fu_5998_p2 = (vA_L2_2_next_148_reg_1267 & icmp_ln74_20_fu_5794_p2);

assign valid_L1_4_1_fu_5976_p3 = ((icmp_ln74_21_fu_5808_p2[0:0] === 1'b1) ? valid_L1_4_4_reg_7753 : valid_L1_4_fu_5970_p2);

assign valid_L1_4_2_fu_5983_p3 = ((and_ln56_5_fu_5626_p2[0:0] === 1'b1) ? valid_L1_4_4_reg_7753 : valid_L1_4_1_fu_5976_p3);

assign valid_L1_4_4_fu_4814_p3 = ((icmp_ln74_14_fu_4552_p2[0:0] === 1'b1) ? vA_L1_4_next_366_reg_999 : select_ln74_102_fu_4806_p3);

assign valid_L1_4_fu_5970_p2 = (valid_L2_2_next_146_reg_1297 & icmp_ln74_20_fu_5794_p2);

assign valid_L2_1_1_fu_6537_p3 = ((icmp_ln74_25_fu_6341_p2[0:0] === 1'b1) ? valid_L2_1_4_reg_7927 : valid_L2_1_fu_6531_p2);

assign valid_L2_1_2_fu_6544_p3 = ((icmp_ln74_26_fu_6354_p2[0:0] === 1'b1) ? vA_L3_next_140_reg_1540 : valid_L2_1_1_fu_6537_p3);

assign valid_L2_1_4_fu_5525_p3 = ((icmp_ln74_18_fu_5301_p2[0:0] === 1'b1) ? vA_L2_1_next_149_reg_1252 : select_ln74_128_fu_5517_p3);

assign valid_L2_1_fu_6531_p2 = (vA_L3_next_140_reg_1540 & icmp_ln74_24_fu_6327_p2);

assign valid_L2_2_1_fu_6509_p3 = ((icmp_ln74_25_fu_6341_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7975 : valid_L2_2_fu_6503_p2);

assign valid_L2_2_2_fu_6516_p3 = ((icmp_ln74_26_fu_6354_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_7975 : valid_L2_2_1_fu_6509_p3);

assign valid_L2_2_4_fu_6052_p3 = ((icmp_ln74_22_fu_5828_p2[0:0] === 1'b1) ? vA_L2_2_next_148_reg_1267 : select_ln74_154_fu_6044_p3);

assign valid_L2_2_fu_6503_p2 = (valid_L3_next_139_reg_1555 & icmp_ln74_24_fu_6327_p2);

assign valid_L3_fu_6585_p3 = ((sA_L3_next_338_reg_1570[0:0] === 1'b1) ? vA_L3_next_140_reg_1540 : select_ln74_180_fu_6577_p3);

assign xor_ln103_1_fu_3394_p2 = (icmp_ln103_1_fu_3388_p2 ^ 1'd1);

assign xor_ln103_2_fu_3951_p2 = (icmp_ln103_2_fu_3945_p2 ^ 1'd1);

assign xor_ln103_3_fu_4508_p2 = (icmp_ln103_3_fu_4502_p2 ^ 1'd1);

assign xor_ln103_4_fu_5235_p2 = (icmp_ln103_4_fu_5231_p2 ^ 1'd1);

assign xor_ln103_5_fu_5762_p2 = (icmp_ln103_5_fu_5758_p2 ^ 1'd1);

assign xor_ln103_6_fu_6295_p2 = (icmp_ln103_6_fu_6291_p2 ^ 1'd1);

assign xor_ln103_fu_2837_p2 = (icmp_ln103_fu_2831_p2 ^ 1'd1);

assign xor_ln50_10_fu_4914_p2 = (ap_phi_mux_valid_L2_2_next50_phi_fu_1241_p6 ^ 1'd1);

assign xor_ln50_11_fu_4932_p2 = (ap_phi_mux_vA_L2_2_next_148_phi_fu_1271_p6 ^ 1'd1);

assign xor_ln50_12_fu_6060_p2 = (ap_phi_mux_vA_L3_next_140_phi_fu_1544_p6 ^ 1'd1);

assign xor_ln50_1_fu_2244_p2 = (ap_phi_mux_vA_L1_1_next_369_phi_fu_958_p6 ^ 1'd1);

assign xor_ln50_2_fu_2318_p2 = (ap_phi_mux_valid_L1_2_next72_phi_fu_913_p6 ^ 1'd1);

assign xor_ln50_3_fu_2336_p2 = (ap_phi_mux_vA_L1_2_next_368_phi_fu_973_p6 ^ 1'd1);

assign xor_ln50_4_fu_2410_p2 = (ap_phi_mux_valid_L1_3_next71_phi_fu_928_p6 ^ 1'd1);

assign xor_ln50_5_fu_2428_p2 = (ap_phi_mux_vA_L1_3_next_367_phi_fu_988_p6 ^ 1'd1);

assign xor_ln50_6_fu_2502_p2 = (ap_phi_mux_valid_L1_4_next70_phi_fu_943_p6 ^ 1'd1);

assign xor_ln50_7_fu_2520_p2 = (ap_phi_mux_vA_L1_4_next_366_phi_fu_1003_p6 ^ 1'd1);

assign xor_ln50_8_fu_4822_p2 = (ap_phi_mux_valid_L2_1_next51_phi_fu_1226_p6 ^ 1'd1);

assign xor_ln50_9_fu_4840_p2 = (ap_phi_mux_vA_L2_1_next_149_phi_fu_1256_p6 ^ 1'd1);

assign xor_ln50_fu_2226_p2 = (ap_phi_mux_valid_L1_1_next73_phi_fu_898_p6 ^ 1'd1);

assign xor_ln51_1_fu_2360_p2 = (ap_phi_mux_valid_L1_2_next_164_phi_fu_1033_p6 ^ 1'd1);

assign xor_ln51_2_fu_2452_p2 = (ap_phi_mux_valid_L1_3_next_163_phi_fu_1048_p6 ^ 1'd1);

assign xor_ln51_3_fu_2544_p2 = (ap_phi_mux_valid_L1_4_next_162_phi_fu_1063_p6 ^ 1'd1);

assign xor_ln51_4_fu_4864_p2 = (ap_phi_mux_valid_L2_1_next_147_phi_fu_1286_p6 ^ 1'd1);

assign xor_ln51_5_fu_4956_p2 = (ap_phi_mux_valid_L2_2_next_146_phi_fu_1301_p6 ^ 1'd1);

assign xor_ln51_6_fu_6078_p2 = (ap_phi_mux_valid_L3_next_139_phi_fu_1559_p6 ^ 1'd1);

assign xor_ln51_fu_2268_p2 = (ap_phi_mux_valid_L1_1_next_165_phi_fu_1018_p6 ^ 1'd1);

assign xor_ln55_10_fu_5533_p2 = (sA_L2_2_next_344_reg_1327 ^ 1'd1);

assign xor_ln55_11_fu_4974_p2 = (ap_phi_mux_inread_assign_552_phi_fu_1212_p6 ^ 1'd1);

assign xor_ln55_12_fu_6157_p2 = (or_ln55_6_fu_6119_p2 ^ 1'd1);

assign xor_ln55_1_fu_2286_p2 = (ap_phi_mux_inread_assign77_phi_fu_842_p6 ^ 1'd1);

assign xor_ln55_2_fu_3151_p2 = (sA_L1_2_next_360_reg_1089 ^ 1'd1);

assign xor_ln55_3_fu_2378_p2 = (ap_phi_mux_inread_assign_176_phi_fu_856_p6 ^ 1'd1);

assign xor_ln55_4_fu_3708_p2 = (sA_L1_3_next_359_reg_1104 ^ 1'd1);

assign xor_ln55_5_fu_2470_p2 = (ap_phi_mux_inread_assign_275_phi_fu_870_p6 ^ 1'd1);

assign xor_ln55_6_fu_4265_p2 = (sA_L1_4_next_358_reg_1119 ^ 1'd1);

assign xor_ln55_7_fu_2562_p2 = (ap_phi_mux_inread_assign_374_phi_fu_884_p6 ^ 1'd1);

assign xor_ln55_8_fu_5006_p2 = (sA_L2_1_next_345_reg_1312 ^ 1'd1);

assign xor_ln55_9_fu_4882_p2 = (ap_phi_mux_inread_assign_453_phi_fu_1198_p6 ^ 1'd1);

assign xor_ln55_fu_2594_p2 = (sA_L1_1_next_361_reg_1074 ^ 1'd1);

assign xor_ln56_1_fu_3162_p2 = (sB_L1_2_next_356_reg_1149 ^ 1'd1);

assign xor_ln56_2_fu_3719_p2 = (sB_L1_3_next_355_reg_1164 ^ 1'd1);

assign xor_ln56_3_fu_4276_p2 = (sB_L1_4_next_354_reg_1179 ^ 1'd1);

assign xor_ln56_4_fu_5017_p2 = (sB_L2_1_next_343_reg_1342 ^ 1'd1);

assign xor_ln56_5_fu_5544_p2 = (sB_L2_2_next_342_reg_1357 ^ 1'd1);

assign xor_ln56_fu_2605_p2 = (sB_L1_1_next_357_reg_1134 ^ 1'd1);

assign xor_ln57_1_fu_3193_p2 = (or_ln57_3_fu_3173_p2 ^ 1'd1);

assign xor_ln57_2_fu_3750_p2 = (or_ln57_6_fu_3730_p2 ^ 1'd1);

assign xor_ln57_3_fu_4307_p2 = (or_ln57_9_fu_4287_p2 ^ 1'd1);

assign xor_ln57_4_fu_5048_p2 = (or_ln57_12_fu_5028_p2 ^ 1'd1);

assign xor_ln57_5_fu_5575_p2 = (or_ln57_15_fu_5555_p2 ^ 1'd1);

assign xor_ln57_6_fu_6137_p2 = (or_ln57_18_fu_6133_p2 ^ 1'd1);

assign xor_ln57_fu_2636_p2 = (or_ln57_fu_2616_p2 ^ 1'd1);

assign xor_ln83_1_fu_3296_p2 = (icmp_ln83_1_fu_3290_p2 ^ 1'd1);

assign xor_ln83_2_fu_3853_p2 = (icmp_ln83_2_fu_3847_p2 ^ 1'd1);

assign xor_ln83_3_fu_4410_p2 = (icmp_ln83_3_fu_4404_p2 ^ 1'd1);

assign xor_ln83_4_fu_5140_p2 = (icmp_ln83_4_fu_5135_p2 ^ 1'd1);

assign xor_ln83_5_fu_5667_p2 = (icmp_ln83_5_fu_5662_p2 ^ 1'd1);

assign xor_ln83_6_fu_6200_p2 = (icmp_ln83_6_fu_6195_p2 ^ 1'd1);

assign xor_ln83_fu_2739_p2 = (icmp_ln83_fu_2733_p2 ^ 1'd1);

assign xor_ln843_fu_6984_p2 = (or_ln843_1_fu_6978_p2 ^ 1'd1);

assign xor_ln84_1_fu_2394_p2 = (1'd1 ^ and_ln84_2_fu_2390_p2);

assign xor_ln84_2_fu_2486_p2 = (1'd1 ^ and_ln84_4_fu_2482_p2);

assign xor_ln84_3_fu_2578_p2 = (1'd1 ^ and_ln84_6_fu_2574_p2);

assign xor_ln84_4_fu_5161_p2 = (valid_L1_1_4_reg_7609 ^ 1'd1);

assign xor_ln84_5_fu_5688_p2 = (valid_L1_3_4_reg_7705 ^ 1'd1);

assign xor_ln84_6_fu_6221_p2 = (valid_L2_1_4_reg_7927 ^ 1'd1);

assign xor_ln84_fu_2302_p2 = (1'd1 ^ and_ln84_fu_2298_p2);

assign xor_ln857_fu_6943_p2 = (or_ln857_fu_6939_p2 ^ 1'd1);

assign xor_ln93_10_fu_4469_p2 = (icmp_ln93_3_fu_4463_p2 ^ 1'd1);

assign xor_ln93_11_fu_5193_p2 = (icmp_ln93_4_fu_5188_p2 ^ 1'd1);

assign xor_ln93_12_fu_5720_p2 = (icmp_ln93_5_fu_5715_p2 ^ 1'd1);

assign xor_ln93_13_fu_6253_p2 = (icmp_ln93_6_fu_6248_p2 ^ 1'd1);

assign xor_ln93_1_fu_2404_p2 = (1'd1 ^ and_ln93_2_fu_2400_p2);

assign xor_ln93_2_fu_2496_p2 = (1'd1 ^ and_ln93_4_fu_2492_p2);

assign xor_ln93_3_fu_2588_p2 = (1'd1 ^ and_ln93_6_fu_2584_p2);

assign xor_ln93_4_fu_5199_p2 = (valid_L1_2_4_reg_7657 ^ 1'd1);

assign xor_ln93_5_fu_5726_p2 = (valid_L1_4_4_reg_7753 ^ 1'd1);

assign xor_ln93_6_fu_6259_p2 = (valid_L2_2_4_reg_7975 ^ 1'd1);

assign xor_ln93_7_fu_2798_p2 = (icmp_ln93_fu_2792_p2 ^ 1'd1);

assign xor_ln93_8_fu_3355_p2 = (icmp_ln93_1_fu_3349_p2 ^ 1'd1);

assign xor_ln93_9_fu_3912_p2 = (icmp_ln93_2_fu_3906_p2 ^ 1'd1);

assign xor_ln93_fu_2312_p2 = (1'd1 ^ and_ln93_fu_2308_p2);

assign zext_ln321_1_fu_7032_p1 = tmp_14_fu_7024_p3;

assign zext_ln321_fu_6889_p1 = $unsigned(sext_ln321_fu_6885_p1);

assign zext_ln42_1_fu_1997_p1 = tmp_4_fu_1989_p3;

assign zext_ln42_2_fu_2010_p1 = tmp_5_fu_2002_p3;

assign zext_ln42_3_fu_2023_p1 = tmp_6_fu_2015_p3;

assign zext_ln42_4_fu_2036_p1 = tmp_7_fu_2028_p3;

assign zext_ln42_5_fu_2049_p1 = tmp_8_fu_2041_p3;

assign zext_ln42_6_fu_2062_p1 = tmp_9_fu_2054_p3;

assign zext_ln42_7_fu_2075_p1 = tmp_s_fu_2067_p3;

assign zext_ln42_8_fu_6615_p1 = tmp_2_fu_6607_p3;

assign zext_ln42_9_fu_6628_p1 = tmp_10_fu_6620_p3;

assign zext_ln42_fu_1984_p1 = tmp_3_fu_1976_p3;

assign zext_ln544_fu_6794_p1 = projseed_next_V_reg_8094;

assign zext_ln899_fu_6901_p1 = LUT_matchcut_z2_q0;

always @ (posedge ap_clk) begin
    delta_phi_V_reg_8135[2:0] <= 3'b000;
end

endmodule //MatchCalculator_L3PHIB
