// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "01/30/2025 09:58:52"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \interface  (
	display,
	clock,
	pickReg,
	startReading,
	startWriting,
	\input );
output 	[34:0] display;
input 	clock;
input 	pickReg;
input 	startReading;
input 	startWriting;
input 	[15:0] \input ;

// Design Ports Information
// display[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[2]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[3]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[4]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[5]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[6]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[7]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[8]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[9]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[10]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[11]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[12]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[13]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[15]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[16]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[17]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[18]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[19]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[20]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[21]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[22]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[23]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[24]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[25]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[26]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[27]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[28]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[29]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[30]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[31]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[32]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[33]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display[34]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[2]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[3]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[4]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[5]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[6]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[7]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[8]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[9]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[10]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[11]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[12]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[13]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[14]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input[15]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pickReg	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startWriting	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// startReading	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \display[0]~output_o ;
wire \display[1]~output_o ;
wire \display[2]~output_o ;
wire \display[3]~output_o ;
wire \display[4]~output_o ;
wire \display[5]~output_o ;
wire \display[6]~output_o ;
wire \display[7]~output_o ;
wire \display[8]~output_o ;
wire \display[9]~output_o ;
wire \display[10]~output_o ;
wire \display[11]~output_o ;
wire \display[12]~output_o ;
wire \display[13]~output_o ;
wire \display[14]~output_o ;
wire \display[15]~output_o ;
wire \display[16]~output_o ;
wire \display[17]~output_o ;
wire \display[18]~output_o ;
wire \display[19]~output_o ;
wire \display[20]~output_o ;
wire \display[21]~output_o ;
wire \display[22]~output_o ;
wire \display[23]~output_o ;
wire \display[24]~output_o ;
wire \display[25]~output_o ;
wire \display[26]~output_o ;
wire \display[27]~output_o ;
wire \display[28]~output_o ;
wire \display[29]~output_o ;
wire \display[30]~output_o ;
wire \display[31]~output_o ;
wire \display[32]~output_o ;
wire \display[33]~output_o ;
wire \display[34]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \input[0]~input_o ;
wire \reg_bank_inst|outputReg[0]~0_combout ;
wire \reg_bank_inst|state.IDLE~0_combout ;
wire \reg_bank_inst|state.IDLE~q ;
wire \pickReg~input_o ;
wire \startReading~input_o ;
wire \reg_bank_inst|Selector0~3_combout ;
wire \reg_bank_inst|Selector0~4_combout ;
wire \reg_bank_inst|Selector0~6_combout ;
wire \startWriting~input_o ;
wire \reg_bank_inst|Selector0~1_combout ;
wire \reg_bank_inst|Selector0~2_combout ;
wire \reg_bank_inst|Selector2~2_combout ;
wire \reg_bank_inst|Selector2~3_combout ;
wire \reg_bank_inst|state.reading~q ;
wire \reg_bank_inst|Selector0~0_combout ;
wire \reg_bank_inst|Selector0~5_combout ;
wire \reg_bank_inst|Selector3~0_combout ;
wire \reg_bank_inst|state.writing~q ;
wire \reg_bank_inst|Selector1~0_combout ;
wire \reg_bank_inst|Selector1~1_combout ;
wire \reg_bank_inst|state.pickingReg~q ;
wire \reg_bank_inst|outputState.IDLE~reg0_q ;
wire \input[1]~input_o ;
wire \reg_bank_inst|outputReg[1]~feeder_combout ;
wire \input[2]~input_o ;
wire \reg_bank_inst|outputReg[2]~feeder_combout ;
wire \hexconv_inst|i4|Mux6~0_combout ;
wire \hexconv_inst|i4|Mux5~0_combout ;
wire \hexconv_inst|i4|Mux4~0_combout ;
wire \hexconv_inst|i4|Mux3~0_combout ;
wire \hexconv_inst|i4|leds[4]~0_combout ;
wire \hexconv_inst|i4|Mux1~0_combout ;
wire \hexconv_inst|i4|Mux0~0_combout ;
wire \reg_bank_inst|registers~70feeder_combout ;
wire \reg_bank_inst|registers~215_combout ;
wire \reg_bank_inst|registers~70_q ;
wire \reg_bank_inst|registers~212_combout ;
wire \reg_bank_inst|registers~54_q ;
wire \reg_bank_inst|registers~38feeder_combout ;
wire \reg_bank_inst|registers~213_combout ;
wire \reg_bank_inst|registers~38_q ;
wire \reg_bank_inst|registers~214_combout ;
wire \reg_bank_inst|registers~22_q ;
wire \reg_bank_inst|registers~156_combout ;
wire \reg_bank_inst|registers~157_combout ;
wire \reg_bank_inst|registers~102feeder_combout ;
wire \reg_bank_inst|registers~216_combout ;
wire \reg_bank_inst|registers~102_q ;
wire \reg_bank_inst|registers~219_combout ;
wire \reg_bank_inst|registers~134_q ;
wire \reg_bank_inst|registers~218_combout ;
wire \reg_bank_inst|registers~86_q ;
wire \reg_bank_inst|registers~217_combout ;
wire \reg_bank_inst|registers~118_q ;
wire \reg_bank_inst|registers~158_combout ;
wire \reg_bank_inst|registers~159_combout ;
wire \reg_bank_inst|outputBank[2]~2_combout ;
wire \reg_bank_inst|outputBank~16_combout ;
wire \input[3]~input_o ;
wire \reg_bank_inst|registers~71feeder_combout ;
wire \reg_bank_inst|registers~71_q ;
wire \reg_bank_inst|registers~55_q ;
wire \reg_bank_inst|registers~39_q ;
wire \reg_bank_inst|registers~23_q ;
wire \reg_bank_inst|registers~160_combout ;
wire \reg_bank_inst|registers~161_combout ;
wire \reg_bank_inst|registers~103_q ;
wire \reg_bank_inst|registers~135_q ;
wire \reg_bank_inst|registers~119_q ;
wire \reg_bank_inst|registers~87_q ;
wire \reg_bank_inst|registers~162_combout ;
wire \reg_bank_inst|registers~163_combout ;
wire \reg_bank_inst|outputBank[3]~3_combout ;
wire \reg_bank_inst|registers~101_q ;
wire \reg_bank_inst|registers~133_q ;
wire \reg_bank_inst|registers~117_q ;
wire \reg_bank_inst|registers~85_q ;
wire \reg_bank_inst|registers~154_combout ;
wire \reg_bank_inst|registers~155_combout ;
wire \reg_bank_inst|registers~69feeder_combout ;
wire \reg_bank_inst|registers~69_q ;
wire \reg_bank_inst|registers~53_q ;
wire \reg_bank_inst|registers~37feeder_combout ;
wire \reg_bank_inst|registers~37_q ;
wire \reg_bank_inst|registers~21_q ;
wire \reg_bank_inst|registers~152_combout ;
wire \reg_bank_inst|registers~153_combout ;
wire \reg_bank_inst|outputBank[1]~1_combout ;
wire \reg_bank_inst|registers~100feeder_combout ;
wire \reg_bank_inst|registers~100_q ;
wire \reg_bank_inst|registers~132_q ;
wire \reg_bank_inst|registers~116_q ;
wire \reg_bank_inst|registers~84_q ;
wire \reg_bank_inst|registers~150_combout ;
wire \reg_bank_inst|registers~151_combout ;
wire \reg_bank_inst|registers~68feeder_combout ;
wire \reg_bank_inst|registers~68_q ;
wire \reg_bank_inst|registers~52_q ;
wire \reg_bank_inst|registers~20_q ;
wire \reg_bank_inst|registers~36feeder_combout ;
wire \reg_bank_inst|registers~36_q ;
wire \reg_bank_inst|registers~148_combout ;
wire \reg_bank_inst|registers~149_combout ;
wire \reg_bank_inst|outputBank[0]~0_combout ;
wire \hexconv_inst|i3|Mux6~0_combout ;
wire \hexconv_inst|i3|Mux6~1_combout ;
wire \hexconv_inst|i3|Mux5~0_combout ;
wire \hexconv_inst|i3|Mux5~1_combout ;
wire \hexconv_inst|i3|Mux4~0_combout ;
wire \hexconv_inst|i3|Mux4~1_combout ;
wire \hexconv_inst|i3|Mux3~0_combout ;
wire \hexconv_inst|i3|Mux3~1_combout ;
wire \hexconv_inst|i3|Mux2~0_combout ;
wire \hexconv_inst|i3|Mux2~1_combout ;
wire \hexconv_inst|i3|Mux1~0_combout ;
wire \hexconv_inst|i3|Mux1~1_combout ;
wire \hexconv_inst|i3|Mux0~0_combout ;
wire \hexconv_inst|i3|Mux0~1_combout ;
wire \input[7]~input_o ;
wire \reg_bank_inst|registers~75feeder_combout ;
wire \reg_bank_inst|registers~75_q ;
wire \reg_bank_inst|registers~59_q ;
wire \reg_bank_inst|registers~43_q ;
wire \reg_bank_inst|registers~27_q ;
wire \reg_bank_inst|registers~176_combout ;
wire \reg_bank_inst|registers~177_combout ;
wire \reg_bank_inst|registers~107feeder_combout ;
wire \reg_bank_inst|registers~107_q ;
wire \reg_bank_inst|registers~139_q ;
wire \reg_bank_inst|registers~123_q ;
wire \reg_bank_inst|registers~91_q ;
wire \reg_bank_inst|registers~178_combout ;
wire \reg_bank_inst|registers~179_combout ;
wire \reg_bank_inst|outputBank[7]~7_combout ;
wire \input[6]~input_o ;
wire \reg_bank_inst|registers~74feeder_combout ;
wire \reg_bank_inst|registers~74_q ;
wire \reg_bank_inst|registers~58_q ;
wire \reg_bank_inst|registers~42feeder_combout ;
wire \reg_bank_inst|registers~42_q ;
wire \reg_bank_inst|registers~26_q ;
wire \reg_bank_inst|registers~172_combout ;
wire \reg_bank_inst|registers~173_combout ;
wire \reg_bank_inst|registers~106_q ;
wire \reg_bank_inst|registers~138_q ;
wire \reg_bank_inst|registers~122feeder_combout ;
wire \reg_bank_inst|registers~122_q ;
wire \reg_bank_inst|registers~90_q ;
wire \reg_bank_inst|registers~174_combout ;
wire \reg_bank_inst|registers~175_combout ;
wire \reg_bank_inst|outputBank[6]~6_combout ;
wire \input[5]~input_o ;
wire \reg_bank_inst|registers~73_q ;
wire \reg_bank_inst|registers~57_q ;
wire \reg_bank_inst|registers~41_q ;
wire \reg_bank_inst|registers~25_q ;
wire \reg_bank_inst|registers~168_combout ;
wire \reg_bank_inst|registers~169_combout ;
wire \reg_bank_inst|registers~105_q ;
wire \reg_bank_inst|registers~137_q ;
wire \reg_bank_inst|registers~121_q ;
wire \reg_bank_inst|registers~89_q ;
wire \reg_bank_inst|registers~170_combout ;
wire \reg_bank_inst|registers~171_combout ;
wire \reg_bank_inst|outputBank[5]~5_combout ;
wire \input[4]~input_o ;
wire \reg_bank_inst|registers~104_q ;
wire \reg_bank_inst|registers~136_q ;
wire \reg_bank_inst|registers~120_q ;
wire \reg_bank_inst|registers~88_q ;
wire \reg_bank_inst|registers~166_combout ;
wire \reg_bank_inst|registers~167_combout ;
wire \reg_bank_inst|registers~72feeder_combout ;
wire \reg_bank_inst|registers~72_q ;
wire \reg_bank_inst|registers~56_q ;
wire \reg_bank_inst|registers~40_q ;
wire \reg_bank_inst|registers~24_q ;
wire \reg_bank_inst|registers~164_combout ;
wire \reg_bank_inst|registers~165_combout ;
wire \reg_bank_inst|outputBank[4]~4_combout ;
wire \hexconv_inst|i2|Mux6~0_combout ;
wire \hexconv_inst|i2|Mux6~1_combout ;
wire \hexconv_inst|i2|Mux5~0_combout ;
wire \hexconv_inst|i2|Mux5~1_combout ;
wire \hexconv_inst|i2|Mux4~0_combout ;
wire \hexconv_inst|i2|Mux4~1_combout ;
wire \hexconv_inst|i2|Mux3~0_combout ;
wire \hexconv_inst|i2|Mux3~1_combout ;
wire \hexconv_inst|i2|Mux2~0_combout ;
wire \hexconv_inst|i2|Mux2~1_combout ;
wire \hexconv_inst|i2|Mux1~0_combout ;
wire \hexconv_inst|i2|Mux1~1_combout ;
wire \hexconv_inst|i2|Mux0~0_combout ;
wire \hexconv_inst|i2|Mux0~1_combout ;
wire \input[9]~input_o ;
wire \reg_bank_inst|registers~77feeder_combout ;
wire \reg_bank_inst|registers~77_q ;
wire \reg_bank_inst|registers~61_q ;
wire \reg_bank_inst|registers~45feeder_combout ;
wire \reg_bank_inst|registers~45_q ;
wire \reg_bank_inst|registers~29_q ;
wire \reg_bank_inst|registers~184_combout ;
wire \reg_bank_inst|registers~185_combout ;
wire \reg_bank_inst|registers~109feeder_combout ;
wire \reg_bank_inst|registers~109_q ;
wire \reg_bank_inst|registers~141_q ;
wire \reg_bank_inst|registers~125_q ;
wire \reg_bank_inst|registers~93_q ;
wire \reg_bank_inst|registers~186_combout ;
wire \reg_bank_inst|registers~187_combout ;
wire \reg_bank_inst|outputBank[9]~9_combout ;
wire \input[11]~input_o ;
wire \reg_bank_inst|registers~111_q ;
wire \reg_bank_inst|registers~143_q ;
wire \reg_bank_inst|registers~127_q ;
wire \reg_bank_inst|registers~95_q ;
wire \reg_bank_inst|registers~194_combout ;
wire \reg_bank_inst|registers~195_combout ;
wire \reg_bank_inst|registers~79_q ;
wire \reg_bank_inst|registers~63_q ;
wire \reg_bank_inst|registers~47feeder_combout ;
wire \reg_bank_inst|registers~47_q ;
wire \reg_bank_inst|registers~31_q ;
wire \reg_bank_inst|registers~192_combout ;
wire \reg_bank_inst|registers~193_combout ;
wire \reg_bank_inst|outputBank[11]~11_combout ;
wire \input[8]~input_o ;
wire \reg_bank_inst|registers~76_q ;
wire \reg_bank_inst|registers~60_q ;
wire \reg_bank_inst|registers~44feeder_combout ;
wire \reg_bank_inst|registers~44_q ;
wire \reg_bank_inst|registers~28_q ;
wire \reg_bank_inst|registers~180_combout ;
wire \reg_bank_inst|registers~181_combout ;
wire \reg_bank_inst|registers~108_q ;
wire \reg_bank_inst|registers~140_q ;
wire \reg_bank_inst|registers~124_q ;
wire \reg_bank_inst|registers~92_q ;
wire \reg_bank_inst|registers~182_combout ;
wire \reg_bank_inst|registers~183_combout ;
wire \reg_bank_inst|outputBank[8]~8_combout ;
wire \input[10]~input_o ;
wire \reg_bank_inst|registers~110_q ;
wire \reg_bank_inst|registers~142_q ;
wire \reg_bank_inst|registers~126_q ;
wire \reg_bank_inst|registers~94_q ;
wire \reg_bank_inst|registers~190_combout ;
wire \reg_bank_inst|registers~191_combout ;
wire \reg_bank_inst|registers~78feeder_combout ;
wire \reg_bank_inst|registers~78_q ;
wire \reg_bank_inst|registers~46feeder_combout ;
wire \reg_bank_inst|registers~46_q ;
wire \reg_bank_inst|registers~30_q ;
wire \reg_bank_inst|registers~188_combout ;
wire \reg_bank_inst|registers~62_q ;
wire \reg_bank_inst|registers~189_combout ;
wire \reg_bank_inst|outputBank[10]~10_combout ;
wire \hexconv_inst|i1|Mux6~0_combout ;
wire \hexconv_inst|i1|Mux6~1_combout ;
wire \hexconv_inst|i1|Mux5~0_combout ;
wire \hexconv_inst|i1|Mux5~1_combout ;
wire \hexconv_inst|i1|Mux4~0_combout ;
wire \hexconv_inst|i1|Mux4~1_combout ;
wire \hexconv_inst|i1|Mux3~0_combout ;
wire \hexconv_inst|i1|Mux3~1_combout ;
wire \hexconv_inst|i1|Mux2~0_combout ;
wire \hexconv_inst|i1|Mux2~1_combout ;
wire \hexconv_inst|i1|Mux1~0_combout ;
wire \hexconv_inst|i1|Mux1~1_combout ;
wire \hexconv_inst|i1|Mux0~0_combout ;
wire \hexconv_inst|i1|Mux0~1_combout ;
wire \input[14]~input_o ;
wire \reg_bank_inst|registers~82feeder_combout ;
wire \reg_bank_inst|registers~82_q ;
wire \reg_bank_inst|registers~50feeder_combout ;
wire \reg_bank_inst|registers~50_q ;
wire \reg_bank_inst|registers~34_q ;
wire \reg_bank_inst|registers~204_combout ;
wire \reg_bank_inst|registers~66_q ;
wire \reg_bank_inst|registers~205_combout ;
wire \reg_bank_inst|registers~114feeder_combout ;
wire \reg_bank_inst|registers~114_q ;
wire \reg_bank_inst|registers~146_q ;
wire \reg_bank_inst|registers~130_q ;
wire \reg_bank_inst|registers~98_q ;
wire \reg_bank_inst|registers~206_combout ;
wire \reg_bank_inst|registers~207_combout ;
wire \reg_bank_inst|outputBank[14]~14_combout ;
wire \input[13]~input_o ;
wire \reg_bank_inst|registers~49feeder_combout ;
wire \reg_bank_inst|registers~49_q ;
wire \reg_bank_inst|registers~33_q ;
wire \reg_bank_inst|registers~200_combout ;
wire \reg_bank_inst|registers~65_q ;
wire \reg_bank_inst|registers~81_q ;
wire \reg_bank_inst|registers~201_combout ;
wire \reg_bank_inst|registers~113_q ;
wire \reg_bank_inst|registers~145_q ;
wire \reg_bank_inst|registers~129_q ;
wire \reg_bank_inst|registers~97_q ;
wire \reg_bank_inst|registers~202_combout ;
wire \reg_bank_inst|registers~203_combout ;
wire \reg_bank_inst|outputBank[13]~13_combout ;
wire \input[12]~input_o ;
wire \reg_bank_inst|registers~80feeder_combout ;
wire \reg_bank_inst|registers~80_q ;
wire \reg_bank_inst|registers~64_q ;
wire \reg_bank_inst|registers~48_q ;
wire \reg_bank_inst|registers~32_q ;
wire \reg_bank_inst|registers~196_combout ;
wire \reg_bank_inst|registers~197_combout ;
wire \reg_bank_inst|registers~112_q ;
wire \reg_bank_inst|registers~144_q ;
wire \reg_bank_inst|registers~128feeder_combout ;
wire \reg_bank_inst|registers~128_q ;
wire \reg_bank_inst|registers~96_q ;
wire \reg_bank_inst|registers~198_combout ;
wire \reg_bank_inst|registers~199_combout ;
wire \reg_bank_inst|outputBank[12]~12_combout ;
wire \input[15]~input_o ;
wire \reg_bank_inst|registers~83_q ;
wire \reg_bank_inst|registers~67_q ;
wire \reg_bank_inst|registers~51_q ;
wire \reg_bank_inst|registers~35_q ;
wire \reg_bank_inst|registers~208_combout ;
wire \reg_bank_inst|registers~209_combout ;
wire \reg_bank_inst|registers~115_q ;
wire \reg_bank_inst|registers~147_q ;
wire \reg_bank_inst|registers~131_q ;
wire \reg_bank_inst|registers~99_q ;
wire \reg_bank_inst|registers~210_combout ;
wire \reg_bank_inst|registers~211_combout ;
wire \reg_bank_inst|outputBank[15]~15_combout ;
wire \hexconv_inst|i0|Mux6~0_combout ;
wire \hexconv_inst|i0|Mux6~1_combout ;
wire \hexconv_inst|i0|Mux5~0_combout ;
wire \hexconv_inst|i0|Mux5~1_combout ;
wire \hexconv_inst|i0|Mux4~0_combout ;
wire \hexconv_inst|i0|Mux4~1_combout ;
wire \hexconv_inst|i0|Mux3~0_combout ;
wire \hexconv_inst|i0|Mux3~1_combout ;
wire \hexconv_inst|i0|Mux2~0_combout ;
wire \hexconv_inst|i0|Mux2~1_combout ;
wire \hexconv_inst|i0|Mux1~0_combout ;
wire \hexconv_inst|i0|Mux1~1_combout ;
wire \hexconv_inst|i0|Mux0~0_combout ;
wire \hexconv_inst|i0|Mux0~1_combout ;
wire [2:0] \reg_bank_inst|outputReg ;
wire [15:0] \reg_bank_inst|outputBank ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \display[0]~output (
	.i(\hexconv_inst|i4|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[0]~output .bus_hold = "false";
defparam \display[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \display[1]~output (
	.i(!\hexconv_inst|i4|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[1]~output .bus_hold = "false";
defparam \display[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \display[2]~output (
	.i(!\hexconv_inst|i4|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[2]~output .bus_hold = "false";
defparam \display[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \display[3]~output (
	.i(!\hexconv_inst|i4|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[3]~output .bus_hold = "false";
defparam \display[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \display[4]~output (
	.i(\hexconv_inst|i4|leds[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[4]~output .bus_hold = "false";
defparam \display[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \display[5]~output (
	.i(!\hexconv_inst|i4|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[5]~output .bus_hold = "false";
defparam \display[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \display[6]~output (
	.i(!\hexconv_inst|i4|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[6]~output .bus_hold = "false";
defparam \display[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \display[7]~output (
	.i(\hexconv_inst|i3|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[7]~output .bus_hold = "false";
defparam \display[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \display[8]~output (
	.i(\hexconv_inst|i3|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[8]~output .bus_hold = "false";
defparam \display[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \display[9]~output (
	.i(\hexconv_inst|i3|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[9]~output .bus_hold = "false";
defparam \display[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \display[10]~output (
	.i(\hexconv_inst|i3|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[10]~output .bus_hold = "false";
defparam \display[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \display[11]~output (
	.i(\hexconv_inst|i3|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[11]~output .bus_hold = "false";
defparam \display[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \display[12]~output (
	.i(\hexconv_inst|i3|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[12]~output .bus_hold = "false";
defparam \display[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \display[13]~output (
	.i(\hexconv_inst|i3|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[13]~output .bus_hold = "false";
defparam \display[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \display[14]~output (
	.i(\hexconv_inst|i2|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[14]~output .bus_hold = "false";
defparam \display[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \display[15]~output (
	.i(\hexconv_inst|i2|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[15]~output .bus_hold = "false";
defparam \display[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \display[16]~output (
	.i(\hexconv_inst|i2|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[16]~output .bus_hold = "false";
defparam \display[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \display[17]~output (
	.i(\hexconv_inst|i2|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[17]~output .bus_hold = "false";
defparam \display[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \display[18]~output (
	.i(\hexconv_inst|i2|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[18]~output .bus_hold = "false";
defparam \display[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \display[19]~output (
	.i(\hexconv_inst|i2|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[19]~output .bus_hold = "false";
defparam \display[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \display[20]~output (
	.i(\hexconv_inst|i2|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[20]~output .bus_hold = "false";
defparam \display[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \display[21]~output (
	.i(\hexconv_inst|i1|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[21]~output .bus_hold = "false";
defparam \display[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \display[22]~output (
	.i(\hexconv_inst|i1|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[22]~output .bus_hold = "false";
defparam \display[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \display[23]~output (
	.i(\hexconv_inst|i1|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[23]~output .bus_hold = "false";
defparam \display[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \display[24]~output (
	.i(\hexconv_inst|i1|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[24]~output .bus_hold = "false";
defparam \display[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \display[25]~output (
	.i(\hexconv_inst|i1|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[25]~output .bus_hold = "false";
defparam \display[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \display[26]~output (
	.i(\hexconv_inst|i1|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[26]~output .bus_hold = "false";
defparam \display[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \display[27]~output (
	.i(\hexconv_inst|i1|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[27]~output .bus_hold = "false";
defparam \display[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \display[28]~output (
	.i(\hexconv_inst|i0|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[28]~output .bus_hold = "false";
defparam \display[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \display[29]~output (
	.i(\hexconv_inst|i0|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[29]~output .bus_hold = "false";
defparam \display[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \display[30]~output (
	.i(\hexconv_inst|i0|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[30]~output .bus_hold = "false";
defparam \display[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \display[31]~output (
	.i(\hexconv_inst|i0|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[31]~output .bus_hold = "false";
defparam \display[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \display[32]~output (
	.i(\hexconv_inst|i0|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[32]~output .bus_hold = "false";
defparam \display[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \display[33]~output (
	.i(\hexconv_inst|i0|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[33]~output .bus_hold = "false";
defparam \display[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \display[34]~output (
	.i(\hexconv_inst|i0|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \display[34]~output .bus_hold = "false";
defparam \display[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \input[0]~input (
	.i(\input [0]),
	.ibar(gnd),
	.o(\input[0]~input_o ));
// synopsys translate_off
defparam \input[0]~input .bus_hold = "false";
defparam \input[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N8
cycloneive_lcell_comb \reg_bank_inst|outputReg[0]~0 (
// Equation(s):
// \reg_bank_inst|outputReg[0]~0_combout  = !\input[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\input[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_bank_inst|outputReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputReg[0]~0 .lut_mask = 16'h0F0F;
defparam \reg_bank_inst|outputReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N14
cycloneive_lcell_comb \reg_bank_inst|state.IDLE~0 (
// Equation(s):
// \reg_bank_inst|state.IDLE~0_combout  = (\reg_bank_inst|state.IDLE~q ) # (\reg_bank_inst|Selector0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_bank_inst|state.IDLE~q ),
	.datad(\reg_bank_inst|Selector0~5_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|state.IDLE~0 .lut_mask = 16'hFFF0;
defparam \reg_bank_inst|state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y46_N15
dffeas \reg_bank_inst|state.IDLE (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|state.IDLE .is_wysiwyg = "true";
defparam \reg_bank_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N8
cycloneive_io_ibuf \pickReg~input (
	.i(pickReg),
	.ibar(gnd),
	.o(\pickReg~input_o ));
// synopsys translate_off
defparam \pickReg~input .bus_hold = "false";
defparam \pickReg~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \startReading~input (
	.i(startReading),
	.ibar(gnd),
	.o(\startReading~input_o ));
// synopsys translate_off
defparam \startReading~input .bus_hold = "false";
defparam \startReading~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N26
cycloneive_lcell_comb \reg_bank_inst|Selector0~3 (
// Equation(s):
// \reg_bank_inst|Selector0~3_combout  = (!\startReading~input_o  & ((\reg_bank_inst|state.pickingReg~q ) # ((!\reg_bank_inst|state.IDLE~q  & \pickReg~input_o ))))

	.dataa(\reg_bank_inst|state.pickingReg~q ),
	.datab(\reg_bank_inst|state.IDLE~q ),
	.datac(\pickReg~input_o ),
	.datad(\startReading~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector0~3 .lut_mask = 16'h00BA;
defparam \reg_bank_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N24
cycloneive_lcell_comb \reg_bank_inst|Selector0~4 (
// Equation(s):
// \reg_bank_inst|Selector0~4_combout  = (\reg_bank_inst|state.writing~q  & (((\pickReg~input_o  & \startReading~input_o )))) # (!\reg_bank_inst|state.writing~q  & ((\reg_bank_inst|state.IDLE~q ) # ((\pickReg~input_o ))))

	.dataa(\reg_bank_inst|state.writing~q ),
	.datab(\reg_bank_inst|state.IDLE~q ),
	.datac(\pickReg~input_o ),
	.datad(\startReading~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector0~4 .lut_mask = 16'hF454;
defparam \reg_bank_inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N30
cycloneive_lcell_comb \reg_bank_inst|Selector0~6 (
// Equation(s):
// \reg_bank_inst|Selector0~6_combout  = (\reg_bank_inst|state.writing~q  & ((!\startReading~input_o ) # (!\pickReg~input_o )))

	.dataa(\reg_bank_inst|state.writing~q ),
	.datab(\pickReg~input_o ),
	.datac(gnd),
	.datad(\startReading~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector0~6 .lut_mask = 16'h22AA;
defparam \reg_bank_inst|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y54_N15
cycloneive_io_ibuf \startWriting~input (
	.i(startWriting),
	.ibar(gnd),
	.o(\startWriting~input_o ));
// synopsys translate_off
defparam \startWriting~input .bus_hold = "false";
defparam \startWriting~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N8
cycloneive_lcell_comb \reg_bank_inst|Selector0~1 (
// Equation(s):
// \reg_bank_inst|Selector0~1_combout  = (\pickReg~input_o  & ((\reg_bank_inst|state.reading~q ) # ((\startReading~input_o  & !\reg_bank_inst|state.IDLE~q ))))

	.dataa(\pickReg~input_o ),
	.datab(\startReading~input_o ),
	.datac(\reg_bank_inst|state.IDLE~q ),
	.datad(\reg_bank_inst|state.reading~q ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector0~1 .lut_mask = 16'hAA08;
defparam \reg_bank_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N0
cycloneive_lcell_comb \reg_bank_inst|Selector0~2 (
// Equation(s):
// \reg_bank_inst|Selector0~2_combout  = (\startWriting~input_o ) # ((!\reg_bank_inst|Selector0~1_combout  & ((!\reg_bank_inst|state.pickingReg~q ) # (!\startReading~input_o ))))

	.dataa(\startWriting~input_o ),
	.datab(\startReading~input_o ),
	.datac(\reg_bank_inst|Selector0~1_combout ),
	.datad(\reg_bank_inst|state.pickingReg~q ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector0~2 .lut_mask = 16'hABAF;
defparam \reg_bank_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N22
cycloneive_lcell_comb \reg_bank_inst|Selector2~2 (
// Equation(s):
// \reg_bank_inst|Selector2~2_combout  = (\reg_bank_inst|Selector0~6_combout  & (((\pickReg~input_o )))) # (!\reg_bank_inst|Selector0~6_combout  & (\reg_bank_inst|Selector0~2_combout  $ (((!\reg_bank_inst|state.IDLE~q  & !\pickReg~input_o )))))

	.dataa(\reg_bank_inst|Selector0~6_combout ),
	.datab(\reg_bank_inst|state.IDLE~q ),
	.datac(\pickReg~input_o ),
	.datad(\reg_bank_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector2~2 .lut_mask = 16'hF4A1;
defparam \reg_bank_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N28
cycloneive_lcell_comb \reg_bank_inst|Selector2~3 (
// Equation(s):
// \reg_bank_inst|Selector2~3_combout  = (\reg_bank_inst|Selector0~5_combout  & (\reg_bank_inst|Selector2~2_combout  & ((\pickReg~input_o ) # (!\reg_bank_inst|state.reading~q )))) # (!\reg_bank_inst|Selector0~5_combout  & (((\reg_bank_inst|state.reading~q 
// ))))

	.dataa(\reg_bank_inst|Selector2~2_combout ),
	.datab(\pickReg~input_o ),
	.datac(\reg_bank_inst|state.reading~q ),
	.datad(\reg_bank_inst|Selector0~5_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector2~3 .lut_mask = 16'h8AF0;
defparam \reg_bank_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y46_N29
dffeas \reg_bank_inst|state.reading (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|state.reading~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|state.reading .is_wysiwyg = "true";
defparam \reg_bank_inst|state.reading .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N4
cycloneive_lcell_comb \reg_bank_inst|Selector0~0 (
// Equation(s):
// \reg_bank_inst|Selector0~0_combout  = (\pickReg~input_o ) # (!\reg_bank_inst|state.reading~q )

	.dataa(gnd),
	.datab(\pickReg~input_o ),
	.datac(gnd),
	.datad(\reg_bank_inst|state.reading~q ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector0~0 .lut_mask = 16'hCCFF;
defparam \reg_bank_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N6
cycloneive_lcell_comb \reg_bank_inst|Selector0~5 (
// Equation(s):
// \reg_bank_inst|Selector0~5_combout  = \reg_bank_inst|Selector0~0_combout  $ (((\reg_bank_inst|Selector0~4_combout  & (\reg_bank_inst|Selector0~3_combout  $ (\reg_bank_inst|Selector0~2_combout )))))

	.dataa(\reg_bank_inst|Selector0~3_combout ),
	.datab(\reg_bank_inst|Selector0~4_combout ),
	.datac(\reg_bank_inst|Selector0~0_combout ),
	.datad(\reg_bank_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector0~5 .lut_mask = 16'hB478;
defparam \reg_bank_inst|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N12
cycloneive_lcell_comb \reg_bank_inst|Selector3~0 (
// Equation(s):
// \reg_bank_inst|Selector3~0_combout  = (\reg_bank_inst|Selector0~5_combout  & (\reg_bank_inst|Selector0~0_combout  & ((!\reg_bank_inst|Selector0~2_combout )))) # (!\reg_bank_inst|Selector0~5_combout  & (((\reg_bank_inst|state.writing~q ))))

	.dataa(\reg_bank_inst|Selector0~5_combout ),
	.datab(\reg_bank_inst|Selector0~0_combout ),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector3~0 .lut_mask = 16'h50D8;
defparam \reg_bank_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y46_N13
dffeas \reg_bank_inst|state.writing (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|state.writing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|state.writing .is_wysiwyg = "true";
defparam \reg_bank_inst|state.writing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N20
cycloneive_lcell_comb \reg_bank_inst|Selector1~0 (
// Equation(s):
// \reg_bank_inst|Selector1~0_combout  = (!\pickReg~input_o  & ((\reg_bank_inst|state.writing~q ) # ((\reg_bank_inst|state.reading~q ) # (!\reg_bank_inst|state.IDLE~q ))))

	.dataa(\reg_bank_inst|state.writing~q ),
	.datab(\reg_bank_inst|state.IDLE~q ),
	.datac(\pickReg~input_o ),
	.datad(\reg_bank_inst|state.reading~q ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector1~0 .lut_mask = 16'h0F0B;
defparam \reg_bank_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N2
cycloneive_lcell_comb \reg_bank_inst|Selector1~1 (
// Equation(s):
// \reg_bank_inst|Selector1~1_combout  = (\reg_bank_inst|Selector0~5_combout  & (\reg_bank_inst|Selector1~0_combout )) # (!\reg_bank_inst|Selector0~5_combout  & ((\reg_bank_inst|state.pickingReg~q )))

	.dataa(gnd),
	.datab(\reg_bank_inst|Selector1~0_combout ),
	.datac(\reg_bank_inst|state.pickingReg~q ),
	.datad(\reg_bank_inst|Selector0~5_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|Selector1~1 .lut_mask = 16'hCCF0;
defparam \reg_bank_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y46_N3
dffeas \reg_bank_inst|state.pickingReg (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|state.pickingReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|state.pickingReg .is_wysiwyg = "true";
defparam \reg_bank_inst|state.pickingReg .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y46_N9
dffeas \reg_bank_inst|outputReg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputReg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|state.pickingReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputReg[0] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputReg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y46_N11
dffeas \reg_bank_inst|outputState.IDLE~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_bank_inst|state.IDLE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputState.IDLE~reg0 .is_wysiwyg = "true";
defparam \reg_bank_inst|outputState.IDLE~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \input[1]~input (
	.i(\input [1]),
	.ibar(gnd),
	.o(\input[1]~input_o ));
// synopsys translate_off
defparam \input[1]~input .bus_hold = "false";
defparam \input[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N30
cycloneive_lcell_comb \reg_bank_inst|outputReg[1]~feeder (
// Equation(s):
// \reg_bank_inst|outputReg[1]~feeder_combout  = \input[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[1]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputReg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputReg[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|outputReg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y46_N31
dffeas \reg_bank_inst|outputReg[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputReg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|state.pickingReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputReg[1] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputReg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \input[2]~input (
	.i(\input [2]),
	.ibar(gnd),
	.o(\input[2]~input_o ));
// synopsys translate_off
defparam \input[2]~input .bus_hold = "false";
defparam \input[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N28
cycloneive_lcell_comb \reg_bank_inst|outputReg[2]~feeder (
// Equation(s):
// \reg_bank_inst|outputReg[2]~feeder_combout  = \input[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[2]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputReg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputReg[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|outputReg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y46_N29
dffeas \reg_bank_inst|outputReg[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputReg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|state.pickingReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputReg[2] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N22
cycloneive_lcell_comb \hexconv_inst|i4|Mux6~0 (
// Equation(s):
// \hexconv_inst|i4|Mux6~0_combout  = (\reg_bank_inst|outputState.IDLE~reg0_q  & ((\reg_bank_inst|outputReg [1] & (!\reg_bank_inst|outputReg [0] & \reg_bank_inst|outputReg [2])) # (!\reg_bank_inst|outputReg [1] & ((!\reg_bank_inst|outputReg [2])))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\reg_bank_inst|outputReg [1]),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\hexconv_inst|i4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i4|Mux6~0 .lut_mask = 16'h400C;
defparam \hexconv_inst|i4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N0
cycloneive_lcell_comb \hexconv_inst|i4|Mux5~0 (
// Equation(s):
// \hexconv_inst|i4|Mux5~0_combout  = (\reg_bank_inst|outputState.IDLE~reg0_q  & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [2]) # (!\reg_bank_inst|outputReg [1]))) # (!\reg_bank_inst|outputReg [0] & (!\reg_bank_inst|outputReg [1] & 
// \reg_bank_inst|outputReg [2]))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\reg_bank_inst|outputReg [1]),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\hexconv_inst|i4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i4|Mux5~0 .lut_mask = 16'h8C08;
defparam \hexconv_inst|i4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N2
cycloneive_lcell_comb \hexconv_inst|i4|Mux4~0 (
// Equation(s):
// \hexconv_inst|i4|Mux4~0_combout  = (\reg_bank_inst|outputReg [0] & (\reg_bank_inst|outputState.IDLE~reg0_q  & ((\reg_bank_inst|outputReg [1]) # (!\reg_bank_inst|outputReg [2]))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\reg_bank_inst|outputReg [1]),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\hexconv_inst|i4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i4|Mux4~0 .lut_mask = 16'h8088;
defparam \hexconv_inst|i4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N24
cycloneive_lcell_comb \hexconv_inst|i4|Mux3~0 (
// Equation(s):
// \hexconv_inst|i4|Mux3~0_combout  = (\reg_bank_inst|outputState.IDLE~reg0_q  & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1]) # (!\reg_bank_inst|outputReg [2]))) # (!\reg_bank_inst|outputReg [0] & (\reg_bank_inst|outputReg [1] $ 
// (\reg_bank_inst|outputReg [2])))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\reg_bank_inst|outputReg [1]),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\hexconv_inst|i4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i4|Mux3~0 .lut_mask = 16'h84C8;
defparam \hexconv_inst|i4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N30
cycloneive_lcell_comb \hexconv_inst|i4|leds[4]~0 (
// Equation(s):
// \hexconv_inst|i4|leds[4]~0_combout  = ((\reg_bank_inst|outputReg [0] & (\reg_bank_inst|outputReg [1] & !\reg_bank_inst|outputReg [2]))) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\reg_bank_inst|outputReg [1]),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\hexconv_inst|i4|leds[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i4|leds[4]~0 .lut_mask = 16'h33B3;
defparam \hexconv_inst|i4|leds[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N4
cycloneive_lcell_comb \hexconv_inst|i4|Mux1~0 (
// Equation(s):
// \hexconv_inst|i4|Mux1~0_combout  = (\reg_bank_inst|outputState.IDLE~reg0_q  & ((\reg_bank_inst|outputReg [0] $ (\reg_bank_inst|outputReg [1])) # (!\reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\reg_bank_inst|outputReg [1]),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\hexconv_inst|i4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i4|Mux1~0 .lut_mask = 16'h48CC;
defparam \hexconv_inst|i4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N14
cycloneive_lcell_comb \hexconv_inst|i4|Mux0~0 (
// Equation(s):
// \hexconv_inst|i4|Mux0~0_combout  = (\reg_bank_inst|outputState.IDLE~reg0_q  & ((\reg_bank_inst|outputReg [1]) # (\reg_bank_inst|outputReg [0] $ (\reg_bank_inst|outputReg [2]))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\reg_bank_inst|outputReg [1]),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\hexconv_inst|i4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i4|Mux0~0 .lut_mask = 16'hC4C8;
defparam \hexconv_inst|i4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N16
cycloneive_lcell_comb \reg_bank_inst|registers~70feeder (
// Equation(s):
// \reg_bank_inst|registers~70feeder_combout  = \input[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[2]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~70feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N14
cycloneive_lcell_comb \reg_bank_inst|registers~215 (
// Equation(s):
// \reg_bank_inst|registers~215_combout  = (\reg_bank_inst|outputReg [1] & (!\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & !\reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~215_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~215 .lut_mask = 16'h0020;
defparam \reg_bank_inst|registers~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N17
dffeas \reg_bank_inst|registers~70 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~70 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N24
cycloneive_lcell_comb \reg_bank_inst|registers~212 (
// Equation(s):
// \reg_bank_inst|registers~212_combout  = (\reg_bank_inst|outputReg [1] & (\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & !\reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~212_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~212 .lut_mask = 16'h0080;
defparam \reg_bank_inst|registers~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y45_N23
dffeas \reg_bank_inst|registers~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~54 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N22
cycloneive_lcell_comb \reg_bank_inst|registers~38feeder (
// Equation(s):
// \reg_bank_inst|registers~38feeder_combout  = \input[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[2]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~38feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N10
cycloneive_lcell_comb \reg_bank_inst|registers~213 (
// Equation(s):
// \reg_bank_inst|registers~213_combout  = (!\reg_bank_inst|outputReg [1] & (!\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & !\reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~213_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~213 .lut_mask = 16'h0010;
defparam \reg_bank_inst|registers~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N23
dffeas \reg_bank_inst|registers~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~38 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N20
cycloneive_lcell_comb \reg_bank_inst|registers~214 (
// Equation(s):
// \reg_bank_inst|registers~214_combout  = (!\reg_bank_inst|outputReg [1] & (\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & !\reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~214_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~214 .lut_mask = 16'h0040;
defparam \reg_bank_inst|registers~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y45_N21
dffeas \reg_bank_inst|registers~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~22 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N20
cycloneive_lcell_comb \reg_bank_inst|registers~156 (
// Equation(s):
// \reg_bank_inst|registers~156_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~22_q  & !\reg_bank_inst|outputReg [1])))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~38_q ) # ((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~38_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~22_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~156_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~156 .lut_mask = 16'h33E2;
defparam \reg_bank_inst|registers~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N22
cycloneive_lcell_comb \reg_bank_inst|registers~157 (
// Equation(s):
// \reg_bank_inst|registers~157_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~156_combout  & (\reg_bank_inst|registers~70_q )) # (!\reg_bank_inst|registers~156_combout  & ((\reg_bank_inst|registers~54_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~156_combout ))))

	.dataa(\reg_bank_inst|registers~70_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~54_q ),
	.datad(\reg_bank_inst|registers~156_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~157_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~157 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N16
cycloneive_lcell_comb \reg_bank_inst|registers~102feeder (
// Equation(s):
// \reg_bank_inst|registers~102feeder_combout  = \input[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[2]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~102feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N12
cycloneive_lcell_comb \reg_bank_inst|registers~216 (
// Equation(s):
// \reg_bank_inst|registers~216_combout  = (!\reg_bank_inst|outputReg [1] & (!\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & \reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~216_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~216 .lut_mask = 16'h1000;
defparam \reg_bank_inst|registers~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y46_N17
dffeas \reg_bank_inst|registers~102 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~102 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N22
cycloneive_lcell_comb \reg_bank_inst|registers~219 (
// Equation(s):
// \reg_bank_inst|registers~219_combout  = (\reg_bank_inst|outputReg [1] & (!\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & \reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~219_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~219 .lut_mask = 16'h2000;
defparam \reg_bank_inst|registers~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y46_N15
dffeas \reg_bank_inst|registers~134 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~134 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N16
cycloneive_lcell_comb \reg_bank_inst|registers~218 (
// Equation(s):
// \reg_bank_inst|registers~218_combout  = (!\reg_bank_inst|outputReg [1] & (\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & \reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~218_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~218 .lut_mask = 16'h4000;
defparam \reg_bank_inst|registers~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y46_N15
dffeas \reg_bank_inst|registers~86 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~86 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N18
cycloneive_lcell_comb \reg_bank_inst|registers~217 (
// Equation(s):
// \reg_bank_inst|registers~217_combout  = (\reg_bank_inst|outputReg [1] & (\reg_bank_inst|outputReg [0] & (\reg_bank_inst|state.writing~q  & \reg_bank_inst|outputReg [2])))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|state.writing~q ),
	.datad(\reg_bank_inst|outputReg [2]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~217_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~217 .lut_mask = 16'h8000;
defparam \reg_bank_inst|registers~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y46_N17
dffeas \reg_bank_inst|registers~118 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~118 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N14
cycloneive_lcell_comb \reg_bank_inst|registers~158 (
// Equation(s):
// \reg_bank_inst|registers~158_combout  = (\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~118_q )) # (!\reg_bank_inst|outputReg [0]))) # (!\reg_bank_inst|outputReg [1] & (\reg_bank_inst|outputReg [0] & (\reg_bank_inst|registers~86_q )))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~86_q ),
	.datad(\reg_bank_inst|registers~118_q ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~158_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~158 .lut_mask = 16'hEA62;
defparam \reg_bank_inst|registers~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N14
cycloneive_lcell_comb \reg_bank_inst|registers~159 (
// Equation(s):
// \reg_bank_inst|registers~159_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~158_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~158_combout  & ((\reg_bank_inst|registers~134_q ))) # 
// (!\reg_bank_inst|registers~158_combout  & (\reg_bank_inst|registers~102_q ))))

	.dataa(\reg_bank_inst|registers~102_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~134_q ),
	.datad(\reg_bank_inst|registers~158_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~159_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~159 .lut_mask = 16'hFC22;
defparam \reg_bank_inst|registers~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N18
cycloneive_lcell_comb \reg_bank_inst|outputBank[2]~2 (
// Equation(s):
// \reg_bank_inst|outputBank[2]~2_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~159_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~157_combout ))

	.dataa(\reg_bank_inst|registers~157_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~159_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[2]~2 .lut_mask = 16'hEE22;
defparam \reg_bank_inst|outputBank[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N10
cycloneive_lcell_comb \reg_bank_inst|outputBank~16 (
// Equation(s):
// \reg_bank_inst|outputBank~16_combout  = (\reg_bank_inst|state.IDLE~q  & !\reg_bank_inst|state.pickingReg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_bank_inst|state.IDLE~q ),
	.datad(\reg_bank_inst|state.pickingReg~q ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank~16 .lut_mask = 16'h00F0;
defparam \reg_bank_inst|outputBank~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N19
dffeas \reg_bank_inst|outputBank[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[2]~2_combout ),
	.asdata(\input[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[2] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \input[3]~input (
	.i(\input [3]),
	.ibar(gnd),
	.o(\input[3]~input_o ));
// synopsys translate_off
defparam \input[3]~input .bus_hold = "false";
defparam \input[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N22
cycloneive_lcell_comb \reg_bank_inst|registers~71feeder (
// Equation(s):
// \reg_bank_inst|registers~71feeder_combout  = \input[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[3]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~71feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N23
dffeas \reg_bank_inst|registers~71 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~71 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N13
dffeas \reg_bank_inst|registers~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~55 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y45_N25
dffeas \reg_bank_inst|registers~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~39 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N19
dffeas \reg_bank_inst|registers~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~23 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N18
cycloneive_lcell_comb \reg_bank_inst|registers~160 (
// Equation(s):
// \reg_bank_inst|registers~160_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~23_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~39_q ))))

	.dataa(\reg_bank_inst|registers~39_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~23_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~160_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~160 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N12
cycloneive_lcell_comb \reg_bank_inst|registers~161 (
// Equation(s):
// \reg_bank_inst|registers~161_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~160_combout  & (\reg_bank_inst|registers~71_q )) # (!\reg_bank_inst|registers~160_combout  & ((\reg_bank_inst|registers~55_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~160_combout ))))

	.dataa(\reg_bank_inst|registers~71_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~55_q ),
	.datad(\reg_bank_inst|registers~160_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~161_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~161 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y46_N29
dffeas \reg_bank_inst|registers~103 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~103 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N11
dffeas \reg_bank_inst|registers~135 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~135 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N5
dffeas \reg_bank_inst|registers~119 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~119 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N31
dffeas \reg_bank_inst|registers~87 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~87 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N30
cycloneive_lcell_comb \reg_bank_inst|registers~162 (
// Equation(s):
// \reg_bank_inst|registers~162_combout  = (\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1] & (\reg_bank_inst|registers~119_q )) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~87_q ))))) # (!\reg_bank_inst|outputReg [0] & 
// (((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~119_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~87_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~162_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~162 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N10
cycloneive_lcell_comb \reg_bank_inst|registers~163 (
// Equation(s):
// \reg_bank_inst|registers~163_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~162_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~162_combout  & ((\reg_bank_inst|registers~135_q ))) # 
// (!\reg_bank_inst|registers~162_combout  & (\reg_bank_inst|registers~103_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~103_q ),
	.datac(\reg_bank_inst|registers~135_q ),
	.datad(\reg_bank_inst|registers~162_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~163_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~163 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N8
cycloneive_lcell_comb \reg_bank_inst|outputBank[3]~3 (
// Equation(s):
// \reg_bank_inst|outputBank[3]~3_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~163_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~161_combout ))

	.dataa(\reg_bank_inst|outputReg [2]),
	.datab(\reg_bank_inst|registers~161_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~163_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[3]~3 .lut_mask = 16'hEE44;
defparam \reg_bank_inst|outputBank[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N9
dffeas \reg_bank_inst|outputBank[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[3]~3_combout ),
	.asdata(\input[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[3] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N25
dffeas \reg_bank_inst|registers~101 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~101 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N19
dffeas \reg_bank_inst|registers~133 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~133 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N13
dffeas \reg_bank_inst|registers~117 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~117 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N3
dffeas \reg_bank_inst|registers~85 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~85 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N2
cycloneive_lcell_comb \reg_bank_inst|registers~154 (
// Equation(s):
// \reg_bank_inst|registers~154_combout  = (\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1] & (\reg_bank_inst|registers~117_q )) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~85_q ))))) # (!\reg_bank_inst|outputReg [0] & 
// (((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~117_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~85_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~154_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~154 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N18
cycloneive_lcell_comb \reg_bank_inst|registers~155 (
// Equation(s):
// \reg_bank_inst|registers~155_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~154_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~154_combout  & ((\reg_bank_inst|registers~133_q ))) # 
// (!\reg_bank_inst|registers~154_combout  & (\reg_bank_inst|registers~101_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~101_q ),
	.datac(\reg_bank_inst|registers~133_q ),
	.datad(\reg_bank_inst|registers~154_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~155_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~155 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N0
cycloneive_lcell_comb \reg_bank_inst|registers~69feeder (
// Equation(s):
// \reg_bank_inst|registers~69feeder_combout  = \input[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[1]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~69feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N1
dffeas \reg_bank_inst|registers~69 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~69 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N21
dffeas \reg_bank_inst|registers~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~53 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N8
cycloneive_lcell_comb \reg_bank_inst|registers~37feeder (
// Equation(s):
// \reg_bank_inst|registers~37feeder_combout  = \input[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[1]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~37feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N9
dffeas \reg_bank_inst|registers~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~37 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N3
dffeas \reg_bank_inst|registers~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~21 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N2
cycloneive_lcell_comb \reg_bank_inst|registers~152 (
// Equation(s):
// \reg_bank_inst|registers~152_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~21_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~37_q ))))

	.dataa(\reg_bank_inst|registers~37_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~21_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~152_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~152 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N20
cycloneive_lcell_comb \reg_bank_inst|registers~153 (
// Equation(s):
// \reg_bank_inst|registers~153_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~152_combout  & (\reg_bank_inst|registers~69_q )) # (!\reg_bank_inst|registers~152_combout  & ((\reg_bank_inst|registers~53_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~152_combout ))))

	.dataa(\reg_bank_inst|registers~69_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~53_q ),
	.datad(\reg_bank_inst|registers~152_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~153_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~153 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N24
cycloneive_lcell_comb \reg_bank_inst|outputBank[1]~1 (
// Equation(s):
// \reg_bank_inst|outputBank[1]~1_combout  = (\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~155_combout )) # (!\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~153_combout )))

	.dataa(\reg_bank_inst|registers~155_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~153_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[1]~1 .lut_mask = 16'hBB88;
defparam \reg_bank_inst|outputBank[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N25
dffeas \reg_bank_inst|outputBank[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[1]~1_combout ),
	.asdata(\input[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[1] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N12
cycloneive_lcell_comb \reg_bank_inst|registers~100feeder (
// Equation(s):
// \reg_bank_inst|registers~100feeder_combout  = \input[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[0]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~100feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y46_N13
dffeas \reg_bank_inst|registers~100 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~100 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N31
dffeas \reg_bank_inst|registers~132 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~132 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N21
dffeas \reg_bank_inst|registers~116 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~116 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N27
dffeas \reg_bank_inst|registers~84 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~84 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N26
cycloneive_lcell_comb \reg_bank_inst|registers~150 (
// Equation(s):
// \reg_bank_inst|registers~150_combout  = (\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1] & (\reg_bank_inst|registers~116_q )) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~84_q ))))) # (!\reg_bank_inst|outputReg [0] & 
// (((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~116_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~84_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~150_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~150 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N30
cycloneive_lcell_comb \reg_bank_inst|registers~151 (
// Equation(s):
// \reg_bank_inst|registers~151_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~150_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~150_combout  & ((\reg_bank_inst|registers~132_q ))) # 
// (!\reg_bank_inst|registers~150_combout  & (\reg_bank_inst|registers~100_q ))))

	.dataa(\reg_bank_inst|registers~100_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~132_q ),
	.datad(\reg_bank_inst|registers~150_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~151_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~151 .lut_mask = 16'hFC22;
defparam \reg_bank_inst|registers~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N18
cycloneive_lcell_comb \reg_bank_inst|registers~68feeder (
// Equation(s):
// \reg_bank_inst|registers~68feeder_combout  = \input[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[0]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~68feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N19
dffeas \reg_bank_inst|registers~68 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~68 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N5
dffeas \reg_bank_inst|registers~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~52 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y46_N27
dffeas \reg_bank_inst|registers~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~20 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N24
cycloneive_lcell_comb \reg_bank_inst|registers~36feeder (
// Equation(s):
// \reg_bank_inst|registers~36feeder_combout  = \input[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[0]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~36feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N25
dffeas \reg_bank_inst|registers~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~36 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y46_N26
cycloneive_lcell_comb \reg_bank_inst|registers~148 (
// Equation(s):
// \reg_bank_inst|registers~148_combout  = (\reg_bank_inst|outputReg [1] & (!\reg_bank_inst|outputReg [0])) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & (\reg_bank_inst|registers~20_q )) # (!\reg_bank_inst|outputReg [0] & 
// ((\reg_bank_inst|registers~36_q )))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~20_q ),
	.datad(\reg_bank_inst|registers~36_q ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~148_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~148 .lut_mask = 16'h7362;
defparam \reg_bank_inst|registers~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N4
cycloneive_lcell_comb \reg_bank_inst|registers~149 (
// Equation(s):
// \reg_bank_inst|registers~149_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~148_combout  & (\reg_bank_inst|registers~68_q )) # (!\reg_bank_inst|registers~148_combout  & ((\reg_bank_inst|registers~52_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~148_combout ))))

	.dataa(\reg_bank_inst|registers~68_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~52_q ),
	.datad(\reg_bank_inst|registers~148_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~149_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~149 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N16
cycloneive_lcell_comb \reg_bank_inst|outputBank[0]~0 (
// Equation(s):
// \reg_bank_inst|outputBank[0]~0_combout  = (\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~151_combout )) # (!\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~149_combout )))

	.dataa(\reg_bank_inst|registers~151_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~149_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[0]~0 .lut_mask = 16'hBB88;
defparam \reg_bank_inst|outputBank[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N17
dffeas \reg_bank_inst|outputBank[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[0]~0_combout ),
	.asdata(\input[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[0] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N28
cycloneive_lcell_comb \hexconv_inst|i3|Mux6~0 (
// Equation(s):
// \hexconv_inst|i3|Mux6~0_combout  = (\reg_bank_inst|outputBank [0] & ((\reg_bank_inst|outputBank [3]) # (\reg_bank_inst|outputBank [2] $ (\reg_bank_inst|outputBank [1])))) # (!\reg_bank_inst|outputBank [0] & ((\reg_bank_inst|outputBank [1]) # 
// (\reg_bank_inst|outputBank [2] $ (\reg_bank_inst|outputBank [3]))))

	.dataa(\reg_bank_inst|outputBank [2]),
	.datab(\reg_bank_inst|outputBank [3]),
	.datac(\reg_bank_inst|outputBank [1]),
	.datad(\reg_bank_inst|outputBank [0]),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux6~0 .lut_mask = 16'hDEF6;
defparam \hexconv_inst|i3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N30
cycloneive_lcell_comb \hexconv_inst|i3|Mux6~1 (
// Equation(s):
// \hexconv_inst|i3|Mux6~1_combout  = (!\hexconv_inst|i3|Mux6~0_combout  & \reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i3|Mux6~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux6~1 .lut_mask = 16'h3300;
defparam \hexconv_inst|i3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N20
cycloneive_lcell_comb \hexconv_inst|i3|Mux5~0 (
// Equation(s):
// \hexconv_inst|i3|Mux5~0_combout  = (\reg_bank_inst|outputBank [2] & (\reg_bank_inst|outputBank [0] & (\reg_bank_inst|outputBank [3] $ (\reg_bank_inst|outputBank [1])))) # (!\reg_bank_inst|outputBank [2] & (!\reg_bank_inst|outputBank [3] & 
// ((\reg_bank_inst|outputBank [1]) # (\reg_bank_inst|outputBank [0]))))

	.dataa(\reg_bank_inst|outputBank [2]),
	.datab(\reg_bank_inst|outputBank [3]),
	.datac(\reg_bank_inst|outputBank [1]),
	.datad(\reg_bank_inst|outputBank [0]),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux5~0 .lut_mask = 16'h3910;
defparam \hexconv_inst|i3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N10
cycloneive_lcell_comb \hexconv_inst|i3|Mux5~1 (
// Equation(s):
// \hexconv_inst|i3|Mux5~1_combout  = (\hexconv_inst|i3|Mux5~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i3|Mux5~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux5~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i3|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N16
cycloneive_lcell_comb \hexconv_inst|i3|Mux4~0 (
// Equation(s):
// \hexconv_inst|i3|Mux4~0_combout  = (\reg_bank_inst|outputBank [1] & (((!\reg_bank_inst|outputBank [3] & \reg_bank_inst|outputBank [0])))) # (!\reg_bank_inst|outputBank [1] & ((\reg_bank_inst|outputBank [2] & (!\reg_bank_inst|outputBank [3])) # 
// (!\reg_bank_inst|outputBank [2] & ((\reg_bank_inst|outputBank [0])))))

	.dataa(\reg_bank_inst|outputBank [2]),
	.datab(\reg_bank_inst|outputBank [3]),
	.datac(\reg_bank_inst|outputBank [1]),
	.datad(\reg_bank_inst|outputBank [0]),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux4~0 .lut_mask = 16'h3702;
defparam \hexconv_inst|i3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N2
cycloneive_lcell_comb \hexconv_inst|i3|Mux4~1 (
// Equation(s):
// \hexconv_inst|i3|Mux4~1_combout  = (\hexconv_inst|i3|Mux4~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i3|Mux4~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux4~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i3|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N0
cycloneive_lcell_comb \hexconv_inst|i3|Mux3~0 (
// Equation(s):
// \hexconv_inst|i3|Mux3~0_combout  = (\reg_bank_inst|outputBank [1] & ((\reg_bank_inst|outputBank [2] & ((\reg_bank_inst|outputBank [0]))) # (!\reg_bank_inst|outputBank [2] & (\reg_bank_inst|outputBank [3] & !\reg_bank_inst|outputBank [0])))) # 
// (!\reg_bank_inst|outputBank [1] & (!\reg_bank_inst|outputBank [3] & (\reg_bank_inst|outputBank [2] $ (\reg_bank_inst|outputBank [0]))))

	.dataa(\reg_bank_inst|outputBank [2]),
	.datab(\reg_bank_inst|outputBank [3]),
	.datac(\reg_bank_inst|outputBank [1]),
	.datad(\reg_bank_inst|outputBank [0]),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux3~0 .lut_mask = 16'hA142;
defparam \hexconv_inst|i3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N14
cycloneive_lcell_comb \hexconv_inst|i3|Mux3~1 (
// Equation(s):
// \hexconv_inst|i3|Mux3~1_combout  = (\hexconv_inst|i3|Mux3~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i3|Mux3~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux3~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i3|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N12
cycloneive_lcell_comb \hexconv_inst|i3|Mux2~0 (
// Equation(s):
// \hexconv_inst|i3|Mux2~0_combout  = (\reg_bank_inst|outputBank [2] & (\reg_bank_inst|outputBank [3] & ((\reg_bank_inst|outputBank [1]) # (!\reg_bank_inst|outputBank [0])))) # (!\reg_bank_inst|outputBank [2] & (!\reg_bank_inst|outputBank [3] & 
// (\reg_bank_inst|outputBank [1] & !\reg_bank_inst|outputBank [0])))

	.dataa(\reg_bank_inst|outputBank [2]),
	.datab(\reg_bank_inst|outputBank [3]),
	.datac(\reg_bank_inst|outputBank [1]),
	.datad(\reg_bank_inst|outputBank [0]),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux2~0 .lut_mask = 16'h8098;
defparam \hexconv_inst|i3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N26
cycloneive_lcell_comb \hexconv_inst|i3|Mux2~1 (
// Equation(s):
// \hexconv_inst|i3|Mux2~1_combout  = (\hexconv_inst|i3|Mux2~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(\hexconv_inst|i3|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux2~1 .lut_mask = 16'hAAFF;
defparam \hexconv_inst|i3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N24
cycloneive_lcell_comb \hexconv_inst|i3|Mux1~0 (
// Equation(s):
// \hexconv_inst|i3|Mux1~0_combout  = (\reg_bank_inst|outputBank [3] & ((\reg_bank_inst|outputBank [0] & ((\reg_bank_inst|outputBank [1]))) # (!\reg_bank_inst|outputBank [0] & (\reg_bank_inst|outputBank [2])))) # (!\reg_bank_inst|outputBank [3] & 
// (\reg_bank_inst|outputBank [2] & (\reg_bank_inst|outputBank [1] $ (\reg_bank_inst|outputBank [0]))))

	.dataa(\reg_bank_inst|outputBank [2]),
	.datab(\reg_bank_inst|outputBank [3]),
	.datac(\reg_bank_inst|outputBank [1]),
	.datad(\reg_bank_inst|outputBank [0]),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux1~0 .lut_mask = 16'hC2A8;
defparam \hexconv_inst|i3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N22
cycloneive_lcell_comb \hexconv_inst|i3|Mux1~1 (
// Equation(s):
// \hexconv_inst|i3|Mux1~1_combout  = (\hexconv_inst|i3|Mux1~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i3|Mux1~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux1~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N8
cycloneive_lcell_comb \hexconv_inst|i3|Mux0~0 (
// Equation(s):
// \hexconv_inst|i3|Mux0~0_combout  = (\reg_bank_inst|outputBank [2] & (!\reg_bank_inst|outputBank [1] & (\reg_bank_inst|outputBank [3] $ (!\reg_bank_inst|outputBank [0])))) # (!\reg_bank_inst|outputBank [2] & (\reg_bank_inst|outputBank [0] & 
// (\reg_bank_inst|outputBank [3] $ (!\reg_bank_inst|outputBank [1]))))

	.dataa(\reg_bank_inst|outputBank [2]),
	.datab(\reg_bank_inst|outputBank [3]),
	.datac(\reg_bank_inst|outputBank [1]),
	.datad(\reg_bank_inst|outputBank [0]),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux0~0 .lut_mask = 16'h4902;
defparam \hexconv_inst|i3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N18
cycloneive_lcell_comb \hexconv_inst|i3|Mux0~1 (
// Equation(s):
// \hexconv_inst|i3|Mux0~1_combout  = (\hexconv_inst|i3|Mux0~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hexconv_inst|i3|Mux0~0_combout ),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i3|Mux0~1 .lut_mask = 16'hF0FF;
defparam \hexconv_inst|i3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \input[7]~input (
	.i(\input [7]),
	.ibar(gnd),
	.o(\input[7]~input_o ));
// synopsys translate_off
defparam \input[7]~input .bus_hold = "false";
defparam \input[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N16
cycloneive_lcell_comb \reg_bank_inst|registers~75feeder (
// Equation(s):
// \reg_bank_inst|registers~75feeder_combout  = \input[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[7]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~75feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y46_N17
dffeas \reg_bank_inst|registers~75 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~75 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N5
dffeas \reg_bank_inst|registers~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~59 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y45_N17
dffeas \reg_bank_inst|registers~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~43 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N7
dffeas \reg_bank_inst|registers~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~27 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N6
cycloneive_lcell_comb \reg_bank_inst|registers~176 (
// Equation(s):
// \reg_bank_inst|registers~176_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~27_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~43_q ))))

	.dataa(\reg_bank_inst|registers~43_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~27_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~176_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~176 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N4
cycloneive_lcell_comb \reg_bank_inst|registers~177 (
// Equation(s):
// \reg_bank_inst|registers~177_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~176_combout  & (\reg_bank_inst|registers~75_q )) # (!\reg_bank_inst|registers~176_combout  & ((\reg_bank_inst|registers~59_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~176_combout ))))

	.dataa(\reg_bank_inst|registers~75_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~59_q ),
	.datad(\reg_bank_inst|registers~176_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~177_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~177 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N0
cycloneive_lcell_comb \reg_bank_inst|registers~107feeder (
// Equation(s):
// \reg_bank_inst|registers~107feeder_combout  = \input[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[7]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~107feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y46_N1
dffeas \reg_bank_inst|registers~107 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~107 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N27
dffeas \reg_bank_inst|registers~139 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~139 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N5
dffeas \reg_bank_inst|registers~123 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~123 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N7
dffeas \reg_bank_inst|registers~91 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~91 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N6
cycloneive_lcell_comb \reg_bank_inst|registers~178 (
// Equation(s):
// \reg_bank_inst|registers~178_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~123_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~91_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~123_q ),
	.datac(\reg_bank_inst|registers~91_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~178_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~178 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N26
cycloneive_lcell_comb \reg_bank_inst|registers~179 (
// Equation(s):
// \reg_bank_inst|registers~179_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~178_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~178_combout  & ((\reg_bank_inst|registers~139_q ))) # 
// (!\reg_bank_inst|registers~178_combout  & (\reg_bank_inst|registers~107_q ))))

	.dataa(\reg_bank_inst|registers~107_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~139_q ),
	.datad(\reg_bank_inst|registers~178_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~179_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~179 .lut_mask = 16'hFC22;
defparam \reg_bank_inst|registers~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N12
cycloneive_lcell_comb \reg_bank_inst|outputBank[7]~7 (
// Equation(s):
// \reg_bank_inst|outputBank[7]~7_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~179_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~177_combout ))

	.dataa(\reg_bank_inst|outputReg [2]),
	.datab(\reg_bank_inst|registers~177_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~179_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[7]~7 .lut_mask = 16'hEE44;
defparam \reg_bank_inst|outputBank[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N13
dffeas \reg_bank_inst|outputBank[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[7]~7_combout ),
	.asdata(\input[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[7] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \input[6]~input (
	.i(\input [6]),
	.ibar(gnd),
	.o(\input[6]~input_o ));
// synopsys translate_off
defparam \input[6]~input .bus_hold = "false";
defparam \input[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N6
cycloneive_lcell_comb \reg_bank_inst|registers~74feeder (
// Equation(s):
// \reg_bank_inst|registers~74feeder_combout  = \input[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[6]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~74feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N7
dffeas \reg_bank_inst|registers~74 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~74 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N17
dffeas \reg_bank_inst|registers~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~58 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N26
cycloneive_lcell_comb \reg_bank_inst|registers~42feeder (
// Equation(s):
// \reg_bank_inst|registers~42feeder_combout  = \input[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[6]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~42feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N27
dffeas \reg_bank_inst|registers~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~42 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N15
dffeas \reg_bank_inst|registers~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~26 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N14
cycloneive_lcell_comb \reg_bank_inst|registers~172 (
// Equation(s):
// \reg_bank_inst|registers~172_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~26_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~42_q ))))

	.dataa(\reg_bank_inst|registers~42_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~26_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~172_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~172 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N16
cycloneive_lcell_comb \reg_bank_inst|registers~173 (
// Equation(s):
// \reg_bank_inst|registers~173_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~172_combout  & (\reg_bank_inst|registers~74_q )) # (!\reg_bank_inst|registers~172_combout  & ((\reg_bank_inst|registers~58_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~172_combout ))))

	.dataa(\reg_bank_inst|registers~74_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~58_q ),
	.datad(\reg_bank_inst|registers~172_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~173_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~173 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y46_N21
dffeas \reg_bank_inst|registers~106 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~106 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N7
dffeas \reg_bank_inst|registers~138 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~138 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N28
cycloneive_lcell_comb \reg_bank_inst|registers~122feeder (
// Equation(s):
// \reg_bank_inst|registers~122feeder_combout  = \input[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[6]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~122feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y46_N29
dffeas \reg_bank_inst|registers~122 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~122 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N7
dffeas \reg_bank_inst|registers~90 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~90 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N6
cycloneive_lcell_comb \reg_bank_inst|registers~174 (
// Equation(s):
// \reg_bank_inst|registers~174_combout  = (\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1] & (\reg_bank_inst|registers~122_q )) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~90_q ))))) # (!\reg_bank_inst|outputReg [0] & 
// (((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~122_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~90_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~174_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~174 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N6
cycloneive_lcell_comb \reg_bank_inst|registers~175 (
// Equation(s):
// \reg_bank_inst|registers~175_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~174_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~174_combout  & ((\reg_bank_inst|registers~138_q ))) # 
// (!\reg_bank_inst|registers~174_combout  & (\reg_bank_inst|registers~106_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~106_q ),
	.datac(\reg_bank_inst|registers~138_q ),
	.datad(\reg_bank_inst|registers~174_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~175_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~175 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N18
cycloneive_lcell_comb \reg_bank_inst|outputBank[6]~6 (
// Equation(s):
// \reg_bank_inst|outputBank[6]~6_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~175_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~173_combout ))

	.dataa(\reg_bank_inst|outputReg [2]),
	.datab(\reg_bank_inst|registers~173_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~175_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[6]~6 .lut_mask = 16'hEE44;
defparam \reg_bank_inst|outputBank[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N19
dffeas \reg_bank_inst|outputBank[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[6]~6_combout ),
	.asdata(\input[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[6] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \input[5]~input (
	.i(\input [5]),
	.ibar(gnd),
	.o(\input[5]~input_o ));
// synopsys translate_off
defparam \input[5]~input .bus_hold = "false";
defparam \input[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y46_N19
dffeas \reg_bank_inst|registers~73 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~73 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N25
dffeas \reg_bank_inst|registers~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~57 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y45_N13
dffeas \reg_bank_inst|registers~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~41 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N23
dffeas \reg_bank_inst|registers~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~25 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N22
cycloneive_lcell_comb \reg_bank_inst|registers~168 (
// Equation(s):
// \reg_bank_inst|registers~168_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~25_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~41_q ))))

	.dataa(\reg_bank_inst|registers~41_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~25_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~168_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~168 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N24
cycloneive_lcell_comb \reg_bank_inst|registers~169 (
// Equation(s):
// \reg_bank_inst|registers~169_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~168_combout  & (\reg_bank_inst|registers~73_q )) # (!\reg_bank_inst|registers~168_combout  & ((\reg_bank_inst|registers~57_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~168_combout ))))

	.dataa(\reg_bank_inst|registers~73_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~57_q ),
	.datad(\reg_bank_inst|registers~168_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~169_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~169 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y46_N1
dffeas \reg_bank_inst|registers~105 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~105 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N23
dffeas \reg_bank_inst|registers~137 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~137 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N25
dffeas \reg_bank_inst|registers~121 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~121 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N23
dffeas \reg_bank_inst|registers~89 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~89 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N22
cycloneive_lcell_comb \reg_bank_inst|registers~170 (
// Equation(s):
// \reg_bank_inst|registers~170_combout  = (\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1] & (\reg_bank_inst|registers~121_q )) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~89_q ))))) # (!\reg_bank_inst|outputReg [0] & 
// (((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~121_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~89_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~170_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~170 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N22
cycloneive_lcell_comb \reg_bank_inst|registers~171 (
// Equation(s):
// \reg_bank_inst|registers~171_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~170_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~170_combout  & ((\reg_bank_inst|registers~137_q ))) # 
// (!\reg_bank_inst|registers~170_combout  & (\reg_bank_inst|registers~105_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~105_q ),
	.datac(\reg_bank_inst|registers~137_q ),
	.datad(\reg_bank_inst|registers~170_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~171_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~171 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N16
cycloneive_lcell_comb \reg_bank_inst|outputBank[5]~5 (
// Equation(s):
// \reg_bank_inst|outputBank[5]~5_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~171_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~169_combout ))

	.dataa(\reg_bank_inst|registers~169_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~171_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[5]~5 .lut_mask = 16'hEE22;
defparam \reg_bank_inst|outputBank[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N17
dffeas \reg_bank_inst|outputBank[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[5]~5_combout ),
	.asdata(\input[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[5] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \input[4]~input (
	.i(\input [4]),
	.ibar(gnd),
	.o(\input[4]~input_o ));
// synopsys translate_off
defparam \input[4]~input .bus_hold = "false";
defparam \input[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y46_N9
dffeas \reg_bank_inst|registers~104 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~104 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N3
dffeas \reg_bank_inst|registers~136 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~136 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N9
dffeas \reg_bank_inst|registers~120 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~120 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N19
dffeas \reg_bank_inst|registers~88 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~88 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N18
cycloneive_lcell_comb \reg_bank_inst|registers~166 (
// Equation(s):
// \reg_bank_inst|registers~166_combout  = (\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1] & (\reg_bank_inst|registers~120_q )) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~88_q ))))) # (!\reg_bank_inst|outputReg [0] & 
// (((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~120_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~88_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~166_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~166 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N2
cycloneive_lcell_comb \reg_bank_inst|registers~167 (
// Equation(s):
// \reg_bank_inst|registers~167_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~166_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~166_combout  & ((\reg_bank_inst|registers~136_q ))) # 
// (!\reg_bank_inst|registers~166_combout  & (\reg_bank_inst|registers~104_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~104_q ),
	.datac(\reg_bank_inst|registers~136_q ),
	.datad(\reg_bank_inst|registers~166_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~167_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~167 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N12
cycloneive_lcell_comb \reg_bank_inst|registers~72feeder (
// Equation(s):
// \reg_bank_inst|registers~72feeder_combout  = \input[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[4]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~72feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N13
dffeas \reg_bank_inst|registers~72 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~72 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N29
dffeas \reg_bank_inst|registers~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~56 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y45_N15
dffeas \reg_bank_inst|registers~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~40 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N11
dffeas \reg_bank_inst|registers~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~24 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N10
cycloneive_lcell_comb \reg_bank_inst|registers~164 (
// Equation(s):
// \reg_bank_inst|registers~164_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~24_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~40_q ))))

	.dataa(\reg_bank_inst|registers~40_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~24_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~164_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~164 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N28
cycloneive_lcell_comb \reg_bank_inst|registers~165 (
// Equation(s):
// \reg_bank_inst|registers~165_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~164_combout  & (\reg_bank_inst|registers~72_q )) # (!\reg_bank_inst|registers~164_combout  & ((\reg_bank_inst|registers~56_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~164_combout ))))

	.dataa(\reg_bank_inst|registers~72_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~56_q ),
	.datad(\reg_bank_inst|registers~164_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~165_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~165 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N26
cycloneive_lcell_comb \reg_bank_inst|outputBank[4]~4 (
// Equation(s):
// \reg_bank_inst|outputBank[4]~4_combout  = (\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~167_combout )) # (!\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~165_combout )))

	.dataa(\reg_bank_inst|registers~167_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~165_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[4]~4 .lut_mask = 16'hBB88;
defparam \reg_bank_inst|outputBank[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N27
dffeas \reg_bank_inst|outputBank[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[4]~4_combout ),
	.asdata(\input[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[4] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N4
cycloneive_lcell_comb \hexconv_inst|i2|Mux6~0 (
// Equation(s):
// \hexconv_inst|i2|Mux6~0_combout  = (\reg_bank_inst|outputBank [4] & ((\reg_bank_inst|outputBank [7]) # (\reg_bank_inst|outputBank [6] $ (\reg_bank_inst|outputBank [5])))) # (!\reg_bank_inst|outputBank [4] & ((\reg_bank_inst|outputBank [5]) # 
// (\reg_bank_inst|outputBank [7] $ (\reg_bank_inst|outputBank [6]))))

	.dataa(\reg_bank_inst|outputBank [7]),
	.datab(\reg_bank_inst|outputBank [6]),
	.datac(\reg_bank_inst|outputBank [5]),
	.datad(\reg_bank_inst|outputBank [4]),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux6~0 .lut_mask = 16'hBEF6;
defparam \hexconv_inst|i2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N14
cycloneive_lcell_comb \hexconv_inst|i2|Mux6~1 (
// Equation(s):
// \hexconv_inst|i2|Mux6~1_combout  = (!\hexconv_inst|i2|Mux6~0_combout  & \reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hexconv_inst|i2|Mux6~0_combout ),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux6~1 .lut_mask = 16'h0F00;
defparam \hexconv_inst|i2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N28
cycloneive_lcell_comb \hexconv_inst|i2|Mux5~0 (
// Equation(s):
// \hexconv_inst|i2|Mux5~0_combout  = (\reg_bank_inst|outputBank [6] & (\reg_bank_inst|outputBank [4] & (\reg_bank_inst|outputBank [7] $ (\reg_bank_inst|outputBank [5])))) # (!\reg_bank_inst|outputBank [6] & (!\reg_bank_inst|outputBank [7] & 
// ((\reg_bank_inst|outputBank [5]) # (\reg_bank_inst|outputBank [4]))))

	.dataa(\reg_bank_inst|outputBank [7]),
	.datab(\reg_bank_inst|outputBank [6]),
	.datac(\reg_bank_inst|outputBank [5]),
	.datad(\reg_bank_inst|outputBank [4]),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux5~0 .lut_mask = 16'h5910;
defparam \hexconv_inst|i2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N2
cycloneive_lcell_comb \hexconv_inst|i2|Mux5~1 (
// Equation(s):
// \hexconv_inst|i2|Mux5~1_combout  = (\hexconv_inst|i2|Mux5~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i2|Mux5~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux5~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N8
cycloneive_lcell_comb \hexconv_inst|i2|Mux4~0 (
// Equation(s):
// \hexconv_inst|i2|Mux4~0_combout  = (\reg_bank_inst|outputBank [5] & (!\reg_bank_inst|outputBank [7] & ((\reg_bank_inst|outputBank [4])))) # (!\reg_bank_inst|outputBank [5] & ((\reg_bank_inst|outputBank [6] & (!\reg_bank_inst|outputBank [7])) # 
// (!\reg_bank_inst|outputBank [6] & ((\reg_bank_inst|outputBank [4])))))

	.dataa(\reg_bank_inst|outputBank [7]),
	.datab(\reg_bank_inst|outputBank [6]),
	.datac(\reg_bank_inst|outputBank [5]),
	.datad(\reg_bank_inst|outputBank [4]),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux4~0 .lut_mask = 16'h5704;
defparam \hexconv_inst|i2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N18
cycloneive_lcell_comb \hexconv_inst|i2|Mux4~1 (
// Equation(s):
// \hexconv_inst|i2|Mux4~1_combout  = (\hexconv_inst|i2|Mux4~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hexconv_inst|i2|Mux4~0_combout ),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux4~1 .lut_mask = 16'hF0FF;
defparam \hexconv_inst|i2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N20
cycloneive_lcell_comb \hexconv_inst|i2|Mux3~0 (
// Equation(s):
// \hexconv_inst|i2|Mux3~0_combout  = (\reg_bank_inst|outputBank [5] & ((\reg_bank_inst|outputBank [6] & ((\reg_bank_inst|outputBank [4]))) # (!\reg_bank_inst|outputBank [6] & (\reg_bank_inst|outputBank [7] & !\reg_bank_inst|outputBank [4])))) # 
// (!\reg_bank_inst|outputBank [5] & (!\reg_bank_inst|outputBank [7] & (\reg_bank_inst|outputBank [6] $ (\reg_bank_inst|outputBank [4]))))

	.dataa(\reg_bank_inst|outputBank [7]),
	.datab(\reg_bank_inst|outputBank [6]),
	.datac(\reg_bank_inst|outputBank [5]),
	.datad(\reg_bank_inst|outputBank [4]),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux3~0 .lut_mask = 16'hC124;
defparam \hexconv_inst|i2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N26
cycloneive_lcell_comb \hexconv_inst|i2|Mux3~1 (
// Equation(s):
// \hexconv_inst|i2|Mux3~1_combout  = (\hexconv_inst|i2|Mux3~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i2|Mux3~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux3~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N16
cycloneive_lcell_comb \hexconv_inst|i2|Mux2~0 (
// Equation(s):
// \hexconv_inst|i2|Mux2~0_combout  = (\reg_bank_inst|outputBank [7] & (\reg_bank_inst|outputBank [6] & ((\reg_bank_inst|outputBank [5]) # (!\reg_bank_inst|outputBank [4])))) # (!\reg_bank_inst|outputBank [7] & (!\reg_bank_inst|outputBank [6] & 
// (\reg_bank_inst|outputBank [5] & !\reg_bank_inst|outputBank [4])))

	.dataa(\reg_bank_inst|outputBank [7]),
	.datab(\reg_bank_inst|outputBank [6]),
	.datac(\reg_bank_inst|outputBank [5]),
	.datad(\reg_bank_inst|outputBank [4]),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux2~0 .lut_mask = 16'h8098;
defparam \hexconv_inst|i2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N30
cycloneive_lcell_comb \hexconv_inst|i2|Mux2~1 (
// Equation(s):
// \hexconv_inst|i2|Mux2~1_combout  = (\hexconv_inst|i2|Mux2~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i2|Mux2~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux2~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N24
cycloneive_lcell_comb \hexconv_inst|i2|Mux1~0 (
// Equation(s):
// \hexconv_inst|i2|Mux1~0_combout  = (\reg_bank_inst|outputBank [7] & ((\reg_bank_inst|outputBank [4] & ((\reg_bank_inst|outputBank [5]))) # (!\reg_bank_inst|outputBank [4] & (\reg_bank_inst|outputBank [6])))) # (!\reg_bank_inst|outputBank [7] & 
// (\reg_bank_inst|outputBank [6] & (\reg_bank_inst|outputBank [5] $ (\reg_bank_inst|outputBank [4]))))

	.dataa(\reg_bank_inst|outputBank [7]),
	.datab(\reg_bank_inst|outputBank [6]),
	.datac(\reg_bank_inst|outputBank [5]),
	.datad(\reg_bank_inst|outputBank [4]),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux1~0 .lut_mask = 16'hA4C8;
defparam \hexconv_inst|i2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N6
cycloneive_lcell_comb \hexconv_inst|i2|Mux1~1 (
// Equation(s):
// \hexconv_inst|i2|Mux1~1_combout  = (\hexconv_inst|i2|Mux1~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i2|Mux1~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux1~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N12
cycloneive_lcell_comb \hexconv_inst|i2|Mux0~0 (
// Equation(s):
// \hexconv_inst|i2|Mux0~0_combout  = (\reg_bank_inst|outputBank [7] & (\reg_bank_inst|outputBank [4] & (\reg_bank_inst|outputBank [6] $ (\reg_bank_inst|outputBank [5])))) # (!\reg_bank_inst|outputBank [7] & (!\reg_bank_inst|outputBank [5] & 
// (\reg_bank_inst|outputBank [6] $ (\reg_bank_inst|outputBank [4]))))

	.dataa(\reg_bank_inst|outputBank [7]),
	.datab(\reg_bank_inst|outputBank [6]),
	.datac(\reg_bank_inst|outputBank [5]),
	.datad(\reg_bank_inst|outputBank [4]),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux0~0 .lut_mask = 16'h2904;
defparam \hexconv_inst|i2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N10
cycloneive_lcell_comb \hexconv_inst|i2|Mux0~1 (
// Equation(s):
// \hexconv_inst|i2|Mux0~1_combout  = (\hexconv_inst|i2|Mux0~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(\hexconv_inst|i2|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i2|Mux0~1 .lut_mask = 16'hAAFF;
defparam \hexconv_inst|i2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \input[9]~input (
	.i(\input [9]),
	.ibar(gnd),
	.o(\input[9]~input_o ));
// synopsys translate_off
defparam \input[9]~input .bus_hold = "false";
defparam \input[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N10
cycloneive_lcell_comb \reg_bank_inst|registers~77feeder (
// Equation(s):
// \reg_bank_inst|registers~77feeder_combout  = \input[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[9]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~77feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N11
dffeas \reg_bank_inst|registers~77 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~77 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N7
dffeas \reg_bank_inst|registers~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~61 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N28
cycloneive_lcell_comb \reg_bank_inst|registers~45feeder (
// Equation(s):
// \reg_bank_inst|registers~45feeder_combout  = \input[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[9]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~45feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N29
dffeas \reg_bank_inst|registers~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~45 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N29
dffeas \reg_bank_inst|registers~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~29 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N28
cycloneive_lcell_comb \reg_bank_inst|registers~184 (
// Equation(s):
// \reg_bank_inst|registers~184_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~29_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~45_q ))))

	.dataa(\reg_bank_inst|registers~45_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~29_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~184_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~184 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N6
cycloneive_lcell_comb \reg_bank_inst|registers~185 (
// Equation(s):
// \reg_bank_inst|registers~185_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~184_combout  & (\reg_bank_inst|registers~77_q )) # (!\reg_bank_inst|registers~184_combout  & ((\reg_bank_inst|registers~61_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~184_combout ))))

	.dataa(\reg_bank_inst|registers~77_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~61_q ),
	.datad(\reg_bank_inst|registers~184_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~185_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~185 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N28
cycloneive_lcell_comb \reg_bank_inst|registers~109feeder (
// Equation(s):
// \reg_bank_inst|registers~109feeder_combout  = \input[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[9]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~109feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y46_N29
dffeas \reg_bank_inst|registers~109 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~109 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N11
dffeas \reg_bank_inst|registers~141 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~141 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N1
dffeas \reg_bank_inst|registers~125 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~125 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N31
dffeas \reg_bank_inst|registers~93 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~93 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N30
cycloneive_lcell_comb \reg_bank_inst|registers~186 (
// Equation(s):
// \reg_bank_inst|registers~186_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~125_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~93_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~125_q ),
	.datac(\reg_bank_inst|registers~93_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~186_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~186 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N10
cycloneive_lcell_comb \reg_bank_inst|registers~187 (
// Equation(s):
// \reg_bank_inst|registers~187_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~186_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~186_combout  & ((\reg_bank_inst|registers~141_q ))) # 
// (!\reg_bank_inst|registers~186_combout  & (\reg_bank_inst|registers~109_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~109_q ),
	.datac(\reg_bank_inst|registers~141_q ),
	.datad(\reg_bank_inst|registers~186_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~187_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~187 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N26
cycloneive_lcell_comb \reg_bank_inst|outputBank[9]~9 (
// Equation(s):
// \reg_bank_inst|outputBank[9]~9_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~187_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~185_combout ))

	.dataa(\reg_bank_inst|registers~185_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~187_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[9]~9 .lut_mask = 16'hEE22;
defparam \reg_bank_inst|outputBank[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N27
dffeas \reg_bank_inst|outputBank[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[9]~9_combout ),
	.asdata(\input[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[9] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \input[11]~input (
	.i(\input [11]),
	.ibar(gnd),
	.o(\input[11]~input_o ));
// synopsys translate_off
defparam \input[11]~input .bus_hold = "false";
defparam \input[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X110_Y46_N9
dffeas \reg_bank_inst|registers~111 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~111 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N23
dffeas \reg_bank_inst|registers~143 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~143 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N21
dffeas \reg_bank_inst|registers~127 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~127 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N19
dffeas \reg_bank_inst|registers~95 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~95 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N18
cycloneive_lcell_comb \reg_bank_inst|registers~194 (
// Equation(s):
// \reg_bank_inst|registers~194_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~127_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~95_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~127_q ),
	.datac(\reg_bank_inst|registers~95_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~194_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~194 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N22
cycloneive_lcell_comb \reg_bank_inst|registers~195 (
// Equation(s):
// \reg_bank_inst|registers~195_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~194_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~194_combout  & ((\reg_bank_inst|registers~143_q ))) # 
// (!\reg_bank_inst|registers~194_combout  & (\reg_bank_inst|registers~111_q ))))

	.dataa(\reg_bank_inst|registers~111_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~143_q ),
	.datad(\reg_bank_inst|registers~194_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~195_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~195 .lut_mask = 16'hFC22;
defparam \reg_bank_inst|registers~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N21
dffeas \reg_bank_inst|registers~79 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~79 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N3
dffeas \reg_bank_inst|registers~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~63 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N18
cycloneive_lcell_comb \reg_bank_inst|registers~47feeder (
// Equation(s):
// \reg_bank_inst|registers~47feeder_combout  = \input[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[11]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~47feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N19
dffeas \reg_bank_inst|registers~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~47 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N13
dffeas \reg_bank_inst|registers~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~31 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N12
cycloneive_lcell_comb \reg_bank_inst|registers~192 (
// Equation(s):
// \reg_bank_inst|registers~192_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~31_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~47_q ))))

	.dataa(\reg_bank_inst|registers~47_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~31_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~192_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~192 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N2
cycloneive_lcell_comb \reg_bank_inst|registers~193 (
// Equation(s):
// \reg_bank_inst|registers~193_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~192_combout  & (\reg_bank_inst|registers~79_q )) # (!\reg_bank_inst|registers~192_combout  & ((\reg_bank_inst|registers~63_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~192_combout ))))

	.dataa(\reg_bank_inst|registers~79_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~63_q ),
	.datad(\reg_bank_inst|registers~192_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~193_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~193 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N10
cycloneive_lcell_comb \reg_bank_inst|outputBank[11]~11 (
// Equation(s):
// \reg_bank_inst|outputBank[11]~11_combout  = (\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~195_combout )) # (!\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~193_combout )))

	.dataa(\reg_bank_inst|outputReg [2]),
	.datab(\reg_bank_inst|registers~195_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~193_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[11]~11 .lut_mask = 16'hDD88;
defparam \reg_bank_inst|outputBank[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N11
dffeas \reg_bank_inst|outputBank[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[11]~11_combout ),
	.asdata(\input[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[11] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \input[8]~input (
	.i(\input [8]),
	.ibar(gnd),
	.o(\input[8]~input_o ));
// synopsys translate_off
defparam \input[8]~input .bus_hold = "false";
defparam \input[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y46_N31
dffeas \reg_bank_inst|registers~76 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~76 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N9
dffeas \reg_bank_inst|registers~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~60 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N10
cycloneive_lcell_comb \reg_bank_inst|registers~44feeder (
// Equation(s):
// \reg_bank_inst|registers~44feeder_combout  = \input[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[8]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~44feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N11
dffeas \reg_bank_inst|registers~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~44 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N27
dffeas \reg_bank_inst|registers~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~28 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N26
cycloneive_lcell_comb \reg_bank_inst|registers~180 (
// Equation(s):
// \reg_bank_inst|registers~180_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~28_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~44_q ))))

	.dataa(\reg_bank_inst|registers~44_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~28_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~180_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~180 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N8
cycloneive_lcell_comb \reg_bank_inst|registers~181 (
// Equation(s):
// \reg_bank_inst|registers~181_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~180_combout  & (\reg_bank_inst|registers~76_q )) # (!\reg_bank_inst|registers~180_combout  & ((\reg_bank_inst|registers~60_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~180_combout ))))

	.dataa(\reg_bank_inst|registers~76_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~60_q ),
	.datad(\reg_bank_inst|registers~180_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~181_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~181 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y46_N25
dffeas \reg_bank_inst|registers~108 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~108 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N19
dffeas \reg_bank_inst|registers~140 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~140 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N17
dffeas \reg_bank_inst|registers~124 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~124 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N27
dffeas \reg_bank_inst|registers~92 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~92 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N26
cycloneive_lcell_comb \reg_bank_inst|registers~182 (
// Equation(s):
// \reg_bank_inst|registers~182_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~124_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~92_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~124_q ),
	.datac(\reg_bank_inst|registers~92_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~182_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~182 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N18
cycloneive_lcell_comb \reg_bank_inst|registers~183 (
// Equation(s):
// \reg_bank_inst|registers~183_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~182_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~182_combout  & ((\reg_bank_inst|registers~140_q ))) # 
// (!\reg_bank_inst|registers~182_combout  & (\reg_bank_inst|registers~108_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~108_q ),
	.datac(\reg_bank_inst|registers~140_q ),
	.datad(\reg_bank_inst|registers~182_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~183_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~183 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N10
cycloneive_lcell_comb \reg_bank_inst|outputBank[8]~8 (
// Equation(s):
// \reg_bank_inst|outputBank[8]~8_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~183_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~181_combout ))

	.dataa(\reg_bank_inst|registers~181_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~183_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[8]~8 .lut_mask = 16'hEE22;
defparam \reg_bank_inst|outputBank[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N11
dffeas \reg_bank_inst|outputBank[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[8]~8_combout ),
	.asdata(\input[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[8] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \input[10]~input (
	.i(\input [10]),
	.ibar(gnd),
	.o(\input[10]~input_o ));
// synopsys translate_off
defparam \input[10]~input .bus_hold = "false";
defparam \input[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X110_Y46_N5
dffeas \reg_bank_inst|registers~110 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~110 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N31
dffeas \reg_bank_inst|registers~142 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~142 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N13
dffeas \reg_bank_inst|registers~126 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~126 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N15
dffeas \reg_bank_inst|registers~94 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~94 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N14
cycloneive_lcell_comb \reg_bank_inst|registers~190 (
// Equation(s):
// \reg_bank_inst|registers~190_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~126_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~94_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~126_q ),
	.datac(\reg_bank_inst|registers~94_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~190_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~190 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N30
cycloneive_lcell_comb \reg_bank_inst|registers~191 (
// Equation(s):
// \reg_bank_inst|registers~191_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~190_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~190_combout  & ((\reg_bank_inst|registers~142_q ))) # 
// (!\reg_bank_inst|registers~190_combout  & (\reg_bank_inst|registers~110_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~110_q ),
	.datac(\reg_bank_inst|registers~142_q ),
	.datad(\reg_bank_inst|registers~190_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~191_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~191 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N0
cycloneive_lcell_comb \reg_bank_inst|registers~78feeder (
// Equation(s):
// \reg_bank_inst|registers~78feeder_combout  = \input[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[10]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~78feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N1
dffeas \reg_bank_inst|registers~78 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~78 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N2
cycloneive_lcell_comb \reg_bank_inst|registers~46feeder (
// Equation(s):
// \reg_bank_inst|registers~46feeder_combout  = \input[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[10]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~46feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N3
dffeas \reg_bank_inst|registers~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~46 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N17
dffeas \reg_bank_inst|registers~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~30 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N16
cycloneive_lcell_comb \reg_bank_inst|registers~188 (
// Equation(s):
// \reg_bank_inst|registers~188_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~30_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~46_q ))))

	.dataa(\reg_bank_inst|registers~46_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~30_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~188_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~188 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y45_N19
dffeas \reg_bank_inst|registers~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~62 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N18
cycloneive_lcell_comb \reg_bank_inst|registers~189 (
// Equation(s):
// \reg_bank_inst|registers~189_combout  = (\reg_bank_inst|registers~188_combout  & ((\reg_bank_inst|registers~78_q ) # ((!\reg_bank_inst|outputReg [1])))) # (!\reg_bank_inst|registers~188_combout  & (((\reg_bank_inst|registers~62_q  & 
// \reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~78_q ),
	.datab(\reg_bank_inst|registers~188_combout ),
	.datac(\reg_bank_inst|registers~62_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~189_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~189 .lut_mask = 16'hB8CC;
defparam \reg_bank_inst|registers~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N20
cycloneive_lcell_comb \reg_bank_inst|outputBank[10]~10 (
// Equation(s):
// \reg_bank_inst|outputBank[10]~10_combout  = (\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~191_combout )) # (!\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~189_combout )))

	.dataa(\reg_bank_inst|registers~191_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~189_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[10]~10 .lut_mask = 16'hBB88;
defparam \reg_bank_inst|outputBank[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N21
dffeas \reg_bank_inst|outputBank[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[10]~10_combout ),
	.asdata(\input[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[10] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N20
cycloneive_lcell_comb \hexconv_inst|i1|Mux6~0 (
// Equation(s):
// \hexconv_inst|i1|Mux6~0_combout  = (\reg_bank_inst|outputBank [8] & ((\reg_bank_inst|outputBank [11]) # (\reg_bank_inst|outputBank [9] $ (\reg_bank_inst|outputBank [10])))) # (!\reg_bank_inst|outputBank [8] & ((\reg_bank_inst|outputBank [9]) # 
// (\reg_bank_inst|outputBank [11] $ (\reg_bank_inst|outputBank [10]))))

	.dataa(\reg_bank_inst|outputBank [9]),
	.datab(\reg_bank_inst|outputBank [11]),
	.datac(\reg_bank_inst|outputBank [8]),
	.datad(\reg_bank_inst|outputBank [10]),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux6~0 .lut_mask = 16'hDBEE;
defparam \hexconv_inst|i1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N2
cycloneive_lcell_comb \hexconv_inst|i1|Mux6~1 (
// Equation(s):
// \hexconv_inst|i1|Mux6~1_combout  = (\reg_bank_inst|outputState.IDLE~reg0_q  & !\hexconv_inst|i1|Mux6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datad(\hexconv_inst|i1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux6~1 .lut_mask = 16'h00F0;
defparam \hexconv_inst|i1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N28
cycloneive_lcell_comb \hexconv_inst|i1|Mux5~0 (
// Equation(s):
// \hexconv_inst|i1|Mux5~0_combout  = (\reg_bank_inst|outputBank [9] & (!\reg_bank_inst|outputBank [11] & ((\reg_bank_inst|outputBank [8]) # (!\reg_bank_inst|outputBank [10])))) # (!\reg_bank_inst|outputBank [9] & (\reg_bank_inst|outputBank [8] & 
// (\reg_bank_inst|outputBank [11] $ (!\reg_bank_inst|outputBank [10]))))

	.dataa(\reg_bank_inst|outputBank [9]),
	.datab(\reg_bank_inst|outputBank [11]),
	.datac(\reg_bank_inst|outputBank [8]),
	.datad(\reg_bank_inst|outputBank [10]),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux5~0 .lut_mask = 16'h6032;
defparam \hexconv_inst|i1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N6
cycloneive_lcell_comb \hexconv_inst|i1|Mux5~1 (
// Equation(s):
// \hexconv_inst|i1|Mux5~1_combout  = (\hexconv_inst|i1|Mux5~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datad(\hexconv_inst|i1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux5~1 .lut_mask = 16'hFF0F;
defparam \hexconv_inst|i1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N8
cycloneive_lcell_comb \hexconv_inst|i1|Mux4~0 (
// Equation(s):
// \hexconv_inst|i1|Mux4~0_combout  = (\reg_bank_inst|outputBank [9] & (!\reg_bank_inst|outputBank [11] & (\reg_bank_inst|outputBank [8]))) # (!\reg_bank_inst|outputBank [9] & ((\reg_bank_inst|outputBank [10] & (!\reg_bank_inst|outputBank [11])) # 
// (!\reg_bank_inst|outputBank [10] & ((\reg_bank_inst|outputBank [8])))))

	.dataa(\reg_bank_inst|outputBank [9]),
	.datab(\reg_bank_inst|outputBank [11]),
	.datac(\reg_bank_inst|outputBank [8]),
	.datad(\reg_bank_inst|outputBank [10]),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux4~0 .lut_mask = 16'h3170;
defparam \hexconv_inst|i1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N18
cycloneive_lcell_comb \hexconv_inst|i1|Mux4~1 (
// Equation(s):
// \hexconv_inst|i1|Mux4~1_combout  = (\hexconv_inst|i1|Mux4~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\hexconv_inst|i1|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux4~1 .lut_mask = 16'hF3F3;
defparam \hexconv_inst|i1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N4
cycloneive_lcell_comb \hexconv_inst|i1|Mux3~0 (
// Equation(s):
// \hexconv_inst|i1|Mux3~0_combout  = (\reg_bank_inst|outputBank [9] & ((\reg_bank_inst|outputBank [8] & ((\reg_bank_inst|outputBank [10]))) # (!\reg_bank_inst|outputBank [8] & (\reg_bank_inst|outputBank [11] & !\reg_bank_inst|outputBank [10])))) # 
// (!\reg_bank_inst|outputBank [9] & (!\reg_bank_inst|outputBank [11] & (\reg_bank_inst|outputBank [8] $ (\reg_bank_inst|outputBank [10]))))

	.dataa(\reg_bank_inst|outputBank [9]),
	.datab(\reg_bank_inst|outputBank [11]),
	.datac(\reg_bank_inst|outputBank [8]),
	.datad(\reg_bank_inst|outputBank [10]),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux3~0 .lut_mask = 16'hA118;
defparam \hexconv_inst|i1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N14
cycloneive_lcell_comb \hexconv_inst|i1|Mux3~1 (
// Equation(s):
// \hexconv_inst|i1|Mux3~1_combout  = (\hexconv_inst|i1|Mux3~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datac(\hexconv_inst|i1|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux3~1 .lut_mask = 16'hF3F3;
defparam \hexconv_inst|i1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N16
cycloneive_lcell_comb \hexconv_inst|i1|Mux2~0 (
// Equation(s):
// \hexconv_inst|i1|Mux2~0_combout  = (\reg_bank_inst|outputBank [11] & (\reg_bank_inst|outputBank [10] & ((\reg_bank_inst|outputBank [9]) # (!\reg_bank_inst|outputBank [8])))) # (!\reg_bank_inst|outputBank [11] & (\reg_bank_inst|outputBank [9] & 
// (!\reg_bank_inst|outputBank [8] & !\reg_bank_inst|outputBank [10])))

	.dataa(\reg_bank_inst|outputBank [9]),
	.datab(\reg_bank_inst|outputBank [11]),
	.datac(\reg_bank_inst|outputBank [8]),
	.datad(\reg_bank_inst|outputBank [10]),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux2~0 .lut_mask = 16'h8C02;
defparam \hexconv_inst|i1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N26
cycloneive_lcell_comb \hexconv_inst|i1|Mux2~1 (
// Equation(s):
// \hexconv_inst|i1|Mux2~1_combout  = (\hexconv_inst|i1|Mux2~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datad(\hexconv_inst|i1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux2~1 .lut_mask = 16'hFF0F;
defparam \hexconv_inst|i1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N12
cycloneive_lcell_comb \hexconv_inst|i1|Mux1~0 (
// Equation(s):
// \hexconv_inst|i1|Mux1~0_combout  = (\reg_bank_inst|outputBank [9] & ((\reg_bank_inst|outputBank [8] & (\reg_bank_inst|outputBank [11])) # (!\reg_bank_inst|outputBank [8] & ((\reg_bank_inst|outputBank [10]))))) # (!\reg_bank_inst|outputBank [9] & 
// (\reg_bank_inst|outputBank [10] & (\reg_bank_inst|outputBank [11] $ (\reg_bank_inst|outputBank [8]))))

	.dataa(\reg_bank_inst|outputBank [9]),
	.datab(\reg_bank_inst|outputBank [11]),
	.datac(\reg_bank_inst|outputBank [8]),
	.datad(\reg_bank_inst|outputBank [10]),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux1~0 .lut_mask = 16'h9E80;
defparam \hexconv_inst|i1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N10
cycloneive_lcell_comb \hexconv_inst|i1|Mux1~1 (
// Equation(s):
// \hexconv_inst|i1|Mux1~1_combout  = (\hexconv_inst|i1|Mux1~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datad(\hexconv_inst|i1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux1~1 .lut_mask = 16'hFF0F;
defparam \hexconv_inst|i1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N24
cycloneive_lcell_comb \hexconv_inst|i1|Mux0~0 (
// Equation(s):
// \hexconv_inst|i1|Mux0~0_combout  = (\reg_bank_inst|outputBank [11] & (\reg_bank_inst|outputBank [8] & (\reg_bank_inst|outputBank [9] $ (\reg_bank_inst|outputBank [10])))) # (!\reg_bank_inst|outputBank [11] & (!\reg_bank_inst|outputBank [9] & 
// (\reg_bank_inst|outputBank [8] $ (\reg_bank_inst|outputBank [10]))))

	.dataa(\reg_bank_inst|outputBank [9]),
	.datab(\reg_bank_inst|outputBank [11]),
	.datac(\reg_bank_inst|outputBank [8]),
	.datad(\reg_bank_inst|outputBank [10]),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux0~0 .lut_mask = 16'h4190;
defparam \hexconv_inst|i1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y49_N22
cycloneive_lcell_comb \hexconv_inst|i1|Mux0~1 (
// Equation(s):
// \hexconv_inst|i1|Mux0~1_combout  = (\hexconv_inst|i1|Mux0~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.datad(\hexconv_inst|i1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\hexconv_inst|i1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i1|Mux0~1 .lut_mask = 16'hFF0F;
defparam \hexconv_inst|i1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \input[14]~input (
	.i(\input [14]),
	.ibar(gnd),
	.o(\input[14]~input_o ));
// synopsys translate_off
defparam \input[14]~input .bus_hold = "false";
defparam \input[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N0
cycloneive_lcell_comb \reg_bank_inst|registers~82feeder (
// Equation(s):
// \reg_bank_inst|registers~82feeder_combout  = \input[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[14]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~82feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N1
dffeas \reg_bank_inst|registers~82 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~82 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N4
cycloneive_lcell_comb \reg_bank_inst|registers~50feeder (
// Equation(s):
// \reg_bank_inst|registers~50feeder_combout  = \input[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[14]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~50feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N5
dffeas \reg_bank_inst|registers~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~50 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N1
dffeas \reg_bank_inst|registers~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~34 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N0
cycloneive_lcell_comb \reg_bank_inst|registers~204 (
// Equation(s):
// \reg_bank_inst|registers~204_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~34_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~50_q ))))

	.dataa(\reg_bank_inst|registers~50_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~34_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~204_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~204 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y45_N15
dffeas \reg_bank_inst|registers~66 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~66 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N14
cycloneive_lcell_comb \reg_bank_inst|registers~205 (
// Equation(s):
// \reg_bank_inst|registers~205_combout  = (\reg_bank_inst|registers~204_combout  & ((\reg_bank_inst|registers~82_q ) # ((!\reg_bank_inst|outputReg [1])))) # (!\reg_bank_inst|registers~204_combout  & (((\reg_bank_inst|registers~66_q  & 
// \reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~82_q ),
	.datab(\reg_bank_inst|registers~204_combout ),
	.datac(\reg_bank_inst|registers~66_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~205_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~205 .lut_mask = 16'hB8CC;
defparam \reg_bank_inst|registers~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N12
cycloneive_lcell_comb \reg_bank_inst|registers~114feeder (
// Equation(s):
// \reg_bank_inst|registers~114feeder_combout  = \input[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[14]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~114feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y46_N13
dffeas \reg_bank_inst|registers~114 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~114 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N3
dffeas \reg_bank_inst|registers~146 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~146 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N25
dffeas \reg_bank_inst|registers~130 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~130 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N3
dffeas \reg_bank_inst|registers~98 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~98 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N2
cycloneive_lcell_comb \reg_bank_inst|registers~206 (
// Equation(s):
// \reg_bank_inst|registers~206_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~130_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~98_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~130_q ),
	.datac(\reg_bank_inst|registers~98_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~206_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~206 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N2
cycloneive_lcell_comb \reg_bank_inst|registers~207 (
// Equation(s):
// \reg_bank_inst|registers~207_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~206_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~206_combout  & ((\reg_bank_inst|registers~146_q ))) # 
// (!\reg_bank_inst|registers~206_combout  & (\reg_bank_inst|registers~114_q ))))

	.dataa(\reg_bank_inst|registers~114_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~146_q ),
	.datad(\reg_bank_inst|registers~206_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~207_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~207 .lut_mask = 16'hFC22;
defparam \reg_bank_inst|registers~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N6
cycloneive_lcell_comb \reg_bank_inst|outputBank[14]~14 (
// Equation(s):
// \reg_bank_inst|outputBank[14]~14_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~207_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~205_combout ))

	.dataa(\reg_bank_inst|outputReg [2]),
	.datab(\reg_bank_inst|registers~205_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~207_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[14]~14 .lut_mask = 16'hEE44;
defparam \reg_bank_inst|outputBank[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N7
dffeas \reg_bank_inst|outputBank[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[14]~14_combout ),
	.asdata(\input[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[14] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \input[13]~input (
	.i(\input [13]),
	.ibar(gnd),
	.o(\input[13]~input_o ));
// synopsys translate_off
defparam \input[13]~input .bus_hold = "false";
defparam \input[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N30
cycloneive_lcell_comb \reg_bank_inst|registers~49feeder (
// Equation(s):
// \reg_bank_inst|registers~49feeder_combout  = \input[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[13]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~49feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N31
dffeas \reg_bank_inst|registers~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~49 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y45_N31
dffeas \reg_bank_inst|registers~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~33 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N30
cycloneive_lcell_comb \reg_bank_inst|registers~200 (
// Equation(s):
// \reg_bank_inst|registers~200_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~33_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~49_q ))))

	.dataa(\reg_bank_inst|registers~49_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~33_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~200_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~200 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y45_N1
dffeas \reg_bank_inst|registers~65 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~65 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y46_N5
dffeas \reg_bank_inst|registers~81 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~81 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N0
cycloneive_lcell_comb \reg_bank_inst|registers~201 (
// Equation(s):
// \reg_bank_inst|registers~201_combout  = (\reg_bank_inst|registers~200_combout  & (((\reg_bank_inst|registers~81_q )) # (!\reg_bank_inst|outputReg [1]))) # (!\reg_bank_inst|registers~200_combout  & (\reg_bank_inst|outputReg [1] & 
// (\reg_bank_inst|registers~65_q )))

	.dataa(\reg_bank_inst|registers~200_combout ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~65_q ),
	.datad(\reg_bank_inst|registers~81_q ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~201_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~201 .lut_mask = 16'hEA62;
defparam \reg_bank_inst|registers~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y46_N17
dffeas \reg_bank_inst|registers~113 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~113 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N15
dffeas \reg_bank_inst|registers~145 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~145 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N9
dffeas \reg_bank_inst|registers~129 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~129 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N11
dffeas \reg_bank_inst|registers~97 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~97 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N10
cycloneive_lcell_comb \reg_bank_inst|registers~202 (
// Equation(s):
// \reg_bank_inst|registers~202_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~129_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~97_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~129_q ),
	.datac(\reg_bank_inst|registers~97_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~202_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~202 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N14
cycloneive_lcell_comb \reg_bank_inst|registers~203 (
// Equation(s):
// \reg_bank_inst|registers~203_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~202_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~202_combout  & ((\reg_bank_inst|registers~145_q ))) # 
// (!\reg_bank_inst|registers~202_combout  & (\reg_bank_inst|registers~113_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~113_q ),
	.datac(\reg_bank_inst|registers~145_q ),
	.datad(\reg_bank_inst|registers~202_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~203_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~203 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N28
cycloneive_lcell_comb \reg_bank_inst|outputBank[13]~13 (
// Equation(s):
// \reg_bank_inst|outputBank[13]~13_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~203_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~201_combout ))

	.dataa(\reg_bank_inst|outputReg [2]),
	.datab(\reg_bank_inst|registers~201_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~203_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[13]~13 .lut_mask = 16'hEE44;
defparam \reg_bank_inst|outputBank[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y45_N29
dffeas \reg_bank_inst|outputBank[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[13]~13_combout ),
	.asdata(\input[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[13] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \input[12]~input (
	.i(\input [12]),
	.ibar(gnd),
	.o(\input[12]~input_o ));
// synopsys translate_off
defparam \input[12]~input .bus_hold = "false";
defparam \input[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N2
cycloneive_lcell_comb \reg_bank_inst|registers~80feeder (
// Equation(s):
// \reg_bank_inst|registers~80feeder_combout  = \input[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[12]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~80feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N3
dffeas \reg_bank_inst|registers~80 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~80 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N31
dffeas \reg_bank_inst|registers~64 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~64 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y45_N21
dffeas \reg_bank_inst|registers~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~48 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N9
dffeas \reg_bank_inst|registers~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~32 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N8
cycloneive_lcell_comb \reg_bank_inst|registers~196 (
// Equation(s):
// \reg_bank_inst|registers~196_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~32_q  & !\reg_bank_inst|outputReg [1])))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~48_q ) # ((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~48_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~32_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~196_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~196 .lut_mask = 16'h33E2;
defparam \reg_bank_inst|registers~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N30
cycloneive_lcell_comb \reg_bank_inst|registers~197 (
// Equation(s):
// \reg_bank_inst|registers~197_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~196_combout  & (\reg_bank_inst|registers~80_q )) # (!\reg_bank_inst|registers~196_combout  & ((\reg_bank_inst|registers~64_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~196_combout ))))

	.dataa(\reg_bank_inst|registers~80_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~64_q ),
	.datad(\reg_bank_inst|registers~196_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~197_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~197 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y46_N5
dffeas \reg_bank_inst|registers~112 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~112 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y46_N27
dffeas \reg_bank_inst|registers~144 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~144 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N0
cycloneive_lcell_comb \reg_bank_inst|registers~128feeder (
// Equation(s):
// \reg_bank_inst|registers~128feeder_combout  = \input[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\input[12]~input_o ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~128feeder .lut_mask = 16'hFF00;
defparam \reg_bank_inst|registers~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y46_N1
dffeas \reg_bank_inst|registers~128 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|registers~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~128 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y46_N11
dffeas \reg_bank_inst|registers~96 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~96 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y46_N10
cycloneive_lcell_comb \reg_bank_inst|registers~198 (
// Equation(s):
// \reg_bank_inst|registers~198_combout  = (\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|outputReg [1] & (\reg_bank_inst|registers~128_q )) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~96_q ))))) # (!\reg_bank_inst|outputReg [0] & 
// (((\reg_bank_inst|outputReg [1]))))

	.dataa(\reg_bank_inst|registers~128_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~96_q ),
	.datad(\reg_bank_inst|outputReg [1]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~198_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~198 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y46_N26
cycloneive_lcell_comb \reg_bank_inst|registers~199 (
// Equation(s):
// \reg_bank_inst|registers~199_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~198_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~198_combout  & ((\reg_bank_inst|registers~144_q ))) # 
// (!\reg_bank_inst|registers~198_combout  & (\reg_bank_inst|registers~112_q ))))

	.dataa(\reg_bank_inst|outputReg [0]),
	.datab(\reg_bank_inst|registers~112_q ),
	.datac(\reg_bank_inst|registers~144_q ),
	.datad(\reg_bank_inst|registers~198_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~199_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~199 .lut_mask = 16'hFA44;
defparam \reg_bank_inst|registers~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N12
cycloneive_lcell_comb \reg_bank_inst|outputBank[12]~12 (
// Equation(s):
// \reg_bank_inst|outputBank[12]~12_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~199_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~197_combout ))

	.dataa(\reg_bank_inst|registers~197_combout ),
	.datab(\reg_bank_inst|outputReg [2]),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~199_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[12]~12 .lut_mask = 16'hEE22;
defparam \reg_bank_inst|outputBank[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N13
dffeas \reg_bank_inst|outputBank[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[12]~12_combout ),
	.asdata(\input[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[12] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \input[15]~input (
	.i(\input [15]),
	.ibar(gnd),
	.o(\input[15]~input_o ));
// synopsys translate_off
defparam \input[15]~input .bus_hold = "false";
defparam \input[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y44_N7
dffeas \reg_bank_inst|registers~83 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~83 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N11
dffeas \reg_bank_inst|registers~67 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~67 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y45_N7
dffeas \reg_bank_inst|registers~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~51 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y45_N25
dffeas \reg_bank_inst|registers~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~35 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N24
cycloneive_lcell_comb \reg_bank_inst|registers~208 (
// Equation(s):
// \reg_bank_inst|registers~208_combout  = (\reg_bank_inst|outputReg [1] & (((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~35_q ))) # (!\reg_bank_inst|outputReg [0] & 
// (\reg_bank_inst|registers~51_q ))))

	.dataa(\reg_bank_inst|registers~51_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~35_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~208_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~208 .lut_mask = 16'h30EE;
defparam \reg_bank_inst|registers~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y45_N10
cycloneive_lcell_comb \reg_bank_inst|registers~209 (
// Equation(s):
// \reg_bank_inst|registers~209_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~208_combout  & (\reg_bank_inst|registers~83_q )) # (!\reg_bank_inst|registers~208_combout  & ((\reg_bank_inst|registers~67_q ))))) # 
// (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~208_combout ))))

	.dataa(\reg_bank_inst|registers~83_q ),
	.datab(\reg_bank_inst|outputReg [1]),
	.datac(\reg_bank_inst|registers~67_q ),
	.datad(\reg_bank_inst|registers~208_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~209_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~209 .lut_mask = 16'hBBC0;
defparam \reg_bank_inst|registers~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y46_N21
dffeas \reg_bank_inst|registers~115 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~115 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y46_N7
dffeas \reg_bank_inst|registers~147 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~147 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N29
dffeas \reg_bank_inst|registers~131 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~131 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y46_N23
dffeas \reg_bank_inst|registers~99 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank_inst|registers~218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|registers~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|registers~99 .is_wysiwyg = "true";
defparam \reg_bank_inst|registers~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N22
cycloneive_lcell_comb \reg_bank_inst|registers~210 (
// Equation(s):
// \reg_bank_inst|registers~210_combout  = (\reg_bank_inst|outputReg [1] & ((\reg_bank_inst|registers~131_q ) # ((!\reg_bank_inst|outputReg [0])))) # (!\reg_bank_inst|outputReg [1] & (((\reg_bank_inst|registers~99_q  & \reg_bank_inst|outputReg [0]))))

	.dataa(\reg_bank_inst|outputReg [1]),
	.datab(\reg_bank_inst|registers~131_q ),
	.datac(\reg_bank_inst|registers~99_q ),
	.datad(\reg_bank_inst|outputReg [0]),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~210_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~210 .lut_mask = 16'hD8AA;
defparam \reg_bank_inst|registers~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y46_N6
cycloneive_lcell_comb \reg_bank_inst|registers~211 (
// Equation(s):
// \reg_bank_inst|registers~211_combout  = (\reg_bank_inst|outputReg [0] & (((\reg_bank_inst|registers~210_combout )))) # (!\reg_bank_inst|outputReg [0] & ((\reg_bank_inst|registers~210_combout  & ((\reg_bank_inst|registers~147_q ))) # 
// (!\reg_bank_inst|registers~210_combout  & (\reg_bank_inst|registers~115_q ))))

	.dataa(\reg_bank_inst|registers~115_q ),
	.datab(\reg_bank_inst|outputReg [0]),
	.datac(\reg_bank_inst|registers~147_q ),
	.datad(\reg_bank_inst|registers~210_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|registers~211_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|registers~211 .lut_mask = 16'hFC22;
defparam \reg_bank_inst|registers~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y45_N28
cycloneive_lcell_comb \reg_bank_inst|outputBank[15]~15 (
// Equation(s):
// \reg_bank_inst|outputBank[15]~15_combout  = (\reg_bank_inst|outputReg [2] & ((\reg_bank_inst|registers~211_combout ))) # (!\reg_bank_inst|outputReg [2] & (\reg_bank_inst|registers~209_combout ))

	.dataa(\reg_bank_inst|outputReg [2]),
	.datab(\reg_bank_inst|registers~209_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|registers~211_combout ),
	.cin(gnd),
	.combout(\reg_bank_inst|outputBank[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_bank_inst|outputBank[15]~15 .lut_mask = 16'hEE44;
defparam \reg_bank_inst|outputBank[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y45_N29
dffeas \reg_bank_inst|outputBank[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\reg_bank_inst|outputBank[15]~15_combout ),
	.asdata(\input[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reg_bank_inst|state.reading~q ),
	.ena(\reg_bank_inst|outputBank~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank_inst|outputBank [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank_inst|outputBank[15] .is_wysiwyg = "true";
defparam \reg_bank_inst|outputBank[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N14
cycloneive_lcell_comb \hexconv_inst|i0|Mux6~0 (
// Equation(s):
// \hexconv_inst|i0|Mux6~0_combout  = (\reg_bank_inst|outputBank [12] & ((\reg_bank_inst|outputBank [15]) # (\reg_bank_inst|outputBank [14] $ (\reg_bank_inst|outputBank [13])))) # (!\reg_bank_inst|outputBank [12] & ((\reg_bank_inst|outputBank [13]) # 
// (\reg_bank_inst|outputBank [14] $ (\reg_bank_inst|outputBank [15]))))

	.dataa(\reg_bank_inst|outputBank [14]),
	.datab(\reg_bank_inst|outputBank [13]),
	.datac(\reg_bank_inst|outputBank [12]),
	.datad(\reg_bank_inst|outputBank [15]),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux6~0 .lut_mask = 16'hFD6E;
defparam \hexconv_inst|i0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N16
cycloneive_lcell_comb \hexconv_inst|i0|Mux6~1 (
// Equation(s):
// \hexconv_inst|i0|Mux6~1_combout  = (!\hexconv_inst|i0|Mux6~0_combout  & \reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(\hexconv_inst|i0|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux6~1 .lut_mask = 16'h5500;
defparam \hexconv_inst|i0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N8
cycloneive_lcell_comb \hexconv_inst|i0|Mux5~0 (
// Equation(s):
// \hexconv_inst|i0|Mux5~0_combout  = (\reg_bank_inst|outputBank [14] & (\reg_bank_inst|outputBank [12] & (\reg_bank_inst|outputBank [13] $ (\reg_bank_inst|outputBank [15])))) # (!\reg_bank_inst|outputBank [14] & (!\reg_bank_inst|outputBank [15] & 
// ((\reg_bank_inst|outputBank [13]) # (\reg_bank_inst|outputBank [12]))))

	.dataa(\reg_bank_inst|outputBank [14]),
	.datab(\reg_bank_inst|outputBank [13]),
	.datac(\reg_bank_inst|outputBank [12]),
	.datad(\reg_bank_inst|outputBank [15]),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux5~0 .lut_mask = 16'h20D4;
defparam \hexconv_inst|i0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N26
cycloneive_lcell_comb \hexconv_inst|i0|Mux5~1 (
// Equation(s):
// \hexconv_inst|i0|Mux5~1_combout  = (\hexconv_inst|i0|Mux5~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(\hexconv_inst|i0|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux5~1 .lut_mask = 16'hAAFF;
defparam \hexconv_inst|i0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N30
cycloneive_lcell_comb \hexconv_inst|i0|Mux4~0 (
// Equation(s):
// \hexconv_inst|i0|Mux4~0_combout  = (\reg_bank_inst|outputBank [13] & (((\reg_bank_inst|outputBank [12] & !\reg_bank_inst|outputBank [15])))) # (!\reg_bank_inst|outputBank [13] & ((\reg_bank_inst|outputBank [14] & ((!\reg_bank_inst|outputBank [15]))) # 
// (!\reg_bank_inst|outputBank [14] & (\reg_bank_inst|outputBank [12]))))

	.dataa(\reg_bank_inst|outputBank [14]),
	.datab(\reg_bank_inst|outputBank [13]),
	.datac(\reg_bank_inst|outputBank [12]),
	.datad(\reg_bank_inst|outputBank [15]),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux4~0 .lut_mask = 16'h10F2;
defparam \hexconv_inst|i0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N4
cycloneive_lcell_comb \hexconv_inst|i0|Mux4~1 (
// Equation(s):
// \hexconv_inst|i0|Mux4~1_combout  = (\hexconv_inst|i0|Mux4~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(\hexconv_inst|i0|Mux4~0_combout ),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux4~1 .lut_mask = 16'hCCFF;
defparam \hexconv_inst|i0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N4
cycloneive_lcell_comb \hexconv_inst|i0|Mux3~0 (
// Equation(s):
// \hexconv_inst|i0|Mux3~0_combout  = (\reg_bank_inst|outputBank [13] & ((\reg_bank_inst|outputBank [14] & (\reg_bank_inst|outputBank [12])) # (!\reg_bank_inst|outputBank [14] & (!\reg_bank_inst|outputBank [12] & \reg_bank_inst|outputBank [15])))) # 
// (!\reg_bank_inst|outputBank [13] & (!\reg_bank_inst|outputBank [15] & (\reg_bank_inst|outputBank [14] $ (\reg_bank_inst|outputBank [12]))))

	.dataa(\reg_bank_inst|outputBank [14]),
	.datab(\reg_bank_inst|outputBank [13]),
	.datac(\reg_bank_inst|outputBank [12]),
	.datad(\reg_bank_inst|outputBank [15]),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux3~0 .lut_mask = 16'h8492;
defparam \hexconv_inst|i0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N8
cycloneive_lcell_comb \hexconv_inst|i0|Mux3~1 (
// Equation(s):
// \hexconv_inst|i0|Mux3~1_combout  = (\hexconv_inst|i0|Mux3~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(\hexconv_inst|i0|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux3~1 .lut_mask = 16'hAAFF;
defparam \hexconv_inst|i0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N6
cycloneive_lcell_comb \hexconv_inst|i0|Mux2~0 (
// Equation(s):
// \hexconv_inst|i0|Mux2~0_combout  = (\reg_bank_inst|outputBank [14] & (\reg_bank_inst|outputBank [15] & ((\reg_bank_inst|outputBank [13]) # (!\reg_bank_inst|outputBank [12])))) # (!\reg_bank_inst|outputBank [14] & (\reg_bank_inst|outputBank [13] & 
// (!\reg_bank_inst|outputBank [12] & !\reg_bank_inst|outputBank [15])))

	.dataa(\reg_bank_inst|outputBank [14]),
	.datab(\reg_bank_inst|outputBank [13]),
	.datac(\reg_bank_inst|outputBank [12]),
	.datad(\reg_bank_inst|outputBank [15]),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux2~0 .lut_mask = 16'h8A04;
defparam \hexconv_inst|i0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N14
cycloneive_lcell_comb \hexconv_inst|i0|Mux2~1 (
// Equation(s):
// \hexconv_inst|i0|Mux2~1_combout  = (\hexconv_inst|i0|Mux2~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hexconv_inst|i0|Mux2~0_combout ),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux2~1 .lut_mask = 16'hF0FF;
defparam \hexconv_inst|i0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N20
cycloneive_lcell_comb \hexconv_inst|i0|Mux1~0 (
// Equation(s):
// \hexconv_inst|i0|Mux1~0_combout  = (\reg_bank_inst|outputBank [13] & ((\reg_bank_inst|outputBank [12] & ((\reg_bank_inst|outputBank [15]))) # (!\reg_bank_inst|outputBank [12] & (\reg_bank_inst|outputBank [14])))) # (!\reg_bank_inst|outputBank [13] & 
// (\reg_bank_inst|outputBank [14] & (\reg_bank_inst|outputBank [12] $ (\reg_bank_inst|outputBank [15]))))

	.dataa(\reg_bank_inst|outputBank [14]),
	.datab(\reg_bank_inst|outputBank [13]),
	.datac(\reg_bank_inst|outputBank [12]),
	.datad(\reg_bank_inst|outputBank [15]),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux1~0 .lut_mask = 16'hCA28;
defparam \hexconv_inst|i0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N6
cycloneive_lcell_comb \hexconv_inst|i0|Mux1~1 (
// Equation(s):
// \hexconv_inst|i0|Mux1~1_combout  = (\hexconv_inst|i0|Mux1~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hexconv_inst|i0|Mux1~0_combout ),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux1~1 .lut_mask = 16'hF0FF;
defparam \hexconv_inst|i0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y45_N22
cycloneive_lcell_comb \hexconv_inst|i0|Mux0~0 (
// Equation(s):
// \hexconv_inst|i0|Mux0~0_combout  = (\reg_bank_inst|outputBank [14] & (!\reg_bank_inst|outputBank [13] & (\reg_bank_inst|outputBank [12] $ (!\reg_bank_inst|outputBank [15])))) # (!\reg_bank_inst|outputBank [14] & (\reg_bank_inst|outputBank [12] & 
// (\reg_bank_inst|outputBank [13] $ (!\reg_bank_inst|outputBank [15]))))

	.dataa(\reg_bank_inst|outputBank [14]),
	.datab(\reg_bank_inst|outputBank [13]),
	.datac(\reg_bank_inst|outputBank [12]),
	.datad(\reg_bank_inst|outputBank [15]),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux0~0 .lut_mask = 16'h6012;
defparam \hexconv_inst|i0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y46_N18
cycloneive_lcell_comb \hexconv_inst|i0|Mux0~1 (
// Equation(s):
// \hexconv_inst|i0|Mux0~1_combout  = (\hexconv_inst|i0|Mux0~0_combout ) # (!\reg_bank_inst|outputState.IDLE~reg0_q )

	.dataa(\hexconv_inst|i0|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_bank_inst|outputState.IDLE~reg0_q ),
	.cin(gnd),
	.combout(\hexconv_inst|i0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hexconv_inst|i0|Mux0~1 .lut_mask = 16'hAAFF;
defparam \hexconv_inst|i0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign display[0] = \display[0]~output_o ;

assign display[1] = \display[1]~output_o ;

assign display[2] = \display[2]~output_o ;

assign display[3] = \display[3]~output_o ;

assign display[4] = \display[4]~output_o ;

assign display[5] = \display[5]~output_o ;

assign display[6] = \display[6]~output_o ;

assign display[7] = \display[7]~output_o ;

assign display[8] = \display[8]~output_o ;

assign display[9] = \display[9]~output_o ;

assign display[10] = \display[10]~output_o ;

assign display[11] = \display[11]~output_o ;

assign display[12] = \display[12]~output_o ;

assign display[13] = \display[13]~output_o ;

assign display[14] = \display[14]~output_o ;

assign display[15] = \display[15]~output_o ;

assign display[16] = \display[16]~output_o ;

assign display[17] = \display[17]~output_o ;

assign display[18] = \display[18]~output_o ;

assign display[19] = \display[19]~output_o ;

assign display[20] = \display[20]~output_o ;

assign display[21] = \display[21]~output_o ;

assign display[22] = \display[22]~output_o ;

assign display[23] = \display[23]~output_o ;

assign display[24] = \display[24]~output_o ;

assign display[25] = \display[25]~output_o ;

assign display[26] = \display[26]~output_o ;

assign display[27] = \display[27]~output_o ;

assign display[28] = \display[28]~output_o ;

assign display[29] = \display[29]~output_o ;

assign display[30] = \display[30]~output_o ;

assign display[31] = \display[31]~output_o ;

assign display[32] = \display[32]~output_o ;

assign display[33] = \display[33]~output_o ;

assign display[34] = \display[34]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
