{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 20:32:46 2020 " "Info: Processing started: Mon Nov 09 20:32:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project_3 -c project_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project_3 -c project_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name1 " "Info: Assuming node \"pin_name1\" is an undefined clock" {  } { { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 168 56 224 184 "pin_name1" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name1 " "Info: No valid register-to-register data paths exist for clock \"pin_name1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 a\[0\] pin_name1 5.572 ns memory " "Info: tsu for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"a\[0\]\", clock pin = \"pin_name1\") is 5.572 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.517 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns a\[0\] 1 PIN PIN_14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_14; Fanout = 1; PIN Node = 'a\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "" { a[0] } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 64 56 224 80 "a\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.486 ns) + CELL(0.176 ns) 8.517 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X41_Y17 4 " "Info: 2: + IC(7.486 ns) + CELL(0.176 ns) = 8.517 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "7.662 ns" { a[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 12.11 % ) " "Info: Total cell delay = 1.031 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.486 ns ( 87.89 % ) " "Info: Total interconnect delay = 7.486 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "8.517 ns" { a[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.517 ns" { a[0] a[0]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 7.486ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name1 destination 2.991 ns - Shortest memory " "Info: - Shortest clock path from clock \"pin_name1\" to destination memory is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns pin_name1 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'pin_name1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "" { pin_name1 } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 168 56 224 184 "pin_name1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns pin_name1~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'pin_name1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "0.133 ns" { pin_name1 pin_name1~clkctrl } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 168 56 224 184 "pin_name1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.835 ns) 2.991 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y17 4 " "Info: 3: + IC(1.003 ns) + CELL(0.835 ns) = 2.991 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "1.838 ns" { pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.02 % ) " "Info: Total cell delay = 1.855 ns ( 62.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 37.98 % ) " "Info: Total interconnect delay = 1.136 ns ( 37.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "2.991 ns" { pin_name1 pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.991 ns" { pin_name1 pin_name1~combout pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.003ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "8.517 ns" { a[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.517 ns" { a[0] a[0]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 7.486ns } { 0.000ns 0.855ns 0.176ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "2.991 ns" { pin_name1 pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.991 ns" { pin_name1 pin_name1~combout pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.003ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name1 o\[1\] lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 12.064 ns memory " "Info: tco from clock \"pin_name1\" to destination pin \"o\[1\]\" through memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0\" is 12.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name1 source 2.991 ns + Longest memory " "Info: + Longest clock path from clock \"pin_name1\" to source memory is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns pin_name1 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'pin_name1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "" { pin_name1 } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 168 56 224 184 "pin_name1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns pin_name1~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'pin_name1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "0.133 ns" { pin_name1 pin_name1~clkctrl } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 168 56 224 184 "pin_name1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.835 ns) 2.991 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y17 4 " "Info: 3: + IC(1.003 ns) + CELL(0.835 ns) = 2.991 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "1.838 ns" { pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.02 % ) " "Info: Total cell delay = 1.855 ns ( 62.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 37.98 % ) " "Info: Total interconnect delay = 1.136 ns ( 37.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "2.991 ns" { pin_name1 pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.991 ns" { pin_name1 pin_name1~combout pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.003ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.813 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|q_a\[1\] 2 MEM M4K_X41_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y17; Fanout = 1; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "3.761 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|q_a[1] } "NODE_NAME" } "" } } { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(2.966 ns) 8.813 ns o\[1\] 3 PIN PIN_162 0 " "Info: 3: + IC(2.086 ns) + CELL(2.966 ns) = 8.813 ns; Loc. = PIN_162; Fanout = 0; PIN Node = 'o\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "5.052 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|q_a[1] o[1] } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 120 528 704 136 "o\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.727 ns ( 76.33 % ) " "Info: Total cell delay = 6.727 ns ( 76.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 23.67 % ) " "Info: Total interconnect delay = 2.086 ns ( 23.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "8.813 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|q_a[1] o[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.813 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|q_a[1] o[1] } { 0.000ns 0.000ns 2.086ns } { 0.000ns 3.761ns 2.966ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "2.991 ns" { pin_name1 pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.991 ns" { pin_name1 pin_name1~combout pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.003ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "8.813 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|q_a[1] o[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.813 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|q_a[1] o[1] } { 0.000ns 0.000ns 2.086ns } { 0.000ns 3.761ns 2.966ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg1 a\[1\] pin_name1 -4.905 ns memory " "Info: th for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"a\[1\]\", clock pin = \"pin_name1\") is -4.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name1 destination 2.991 ns + Longest memory " "Info: + Longest clock path from clock \"pin_name1\" to destination memory is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns pin_name1 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'pin_name1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "" { pin_name1 } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 168 56 224 184 "pin_name1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns pin_name1~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'pin_name1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "0.133 ns" { pin_name1 pin_name1~clkctrl } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 168 56 224 184 "pin_name1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.835 ns) 2.991 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X41_Y17 4 " "Info: 3: + IC(1.003 ns) + CELL(0.835 ns) = 2.991 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "1.838 ns" { pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } "" } } { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.02 % ) " "Info: Total cell delay = 1.855 ns ( 62.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 37.98 % ) " "Info: Total interconnect delay = 1.136 ns ( 37.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "2.991 ns" { pin_name1 pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.991 ns" { pin_name1 pin_name1~combout pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 0.133ns 1.003ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.163 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 8.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns a\[1\] 1 PIN PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'a\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "" { a[1] } "NODE_NAME" } "" } } { "project_3.bdf" "" { Schematic "E:/project_3/project_3.bdf" { { 64 56 224 80 "a\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.132 ns) + CELL(0.176 ns) 8.163 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X41_Y17 4 " "Info: 2: + IC(7.132 ns) + CELL(0.176 ns) = 8.163 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_qs01:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "7.308 ns" { a[1] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } "" } } { "db/altsyncram_qs01.tdf" "" { Text "E:/project_3/db/altsyncram_qs01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 12.63 % ) " "Info: Total cell delay = 1.031 ns ( 12.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.132 ns ( 87.37 % ) " "Info: Total interconnect delay = 7.132 ns ( 87.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "8.163 ns" { a[1] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.163 ns" { a[1] a[1]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 7.132ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "2.991 ns" { pin_name1 pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.991 ns" { pin_name1 pin_name1~combout pin_name1~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 0.133ns 1.003ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "project_3" "UNKNOWN" "V1" "E:/project_3/db/project_3.quartus_db" { Floorplan "E:/project_3/" "" "8.163 ns" { a[1] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.163 ns" { a[1] a[1]~combout lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_qs01:auto_generated|ram_block1a0~porta_address_reg1 } { 0.000ns 0.000ns 7.132ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 20:32:46 2020 " "Info: Processing ended: Mon Nov 09 20:32:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
