{
  "Top": "slot_Data_gen",
  "RtlTop": "slot_Data_gen",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu28dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {"data": {
      "index": "0",
      "type": {"dataType": "ap_uint"}
    }},
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "45867",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "slot_Data_gen",
    "Version": "1.0",
    "DisplayName": "Slot_data_gen",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/Packet_Gen.cpp"],
    "Vhdl": ["impl\/vhdl\/slot_Data_gen.vhd"],
    "Verilog": ["impl\/verilog\/slot_Data_gen.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/harishmani\/5G_project\/BBU_FAPI_ORAN\/l1c_oran_full\/Till_Scrambling\/Tx_IP_repo\/packet_gen\/packet_gen\/solution1\/.autopilot\/db\/slot_Data_gen.design.xml",
    "DebugDir": "\/home\/harishmani\/5G_project\/BBU_FAPI_ORAN\/l1c_oran_full\/Till_Scrambling\/Tx_IP_repo\/packet_gen\/packet_gen\/solution1\/.debug",
    "ProtoInst": [
      "\/home\/harishmani\/5G_project\/BBU_FAPI_ORAN\/l1c_oran_full\/Till_Scrambling\/Tx_IP_repo\/packet_gen\/packet_gen\/solution1\/.debug\/Data_gen.protoinst",
      "\/home\/harishmani\/5G_project\/BBU_FAPI_ORAN\/l1c_oran_full\/Till_Scrambling\/Tx_IP_repo\/packet_gen\/packet_gen\/solution1\/.debug\/slot_Data_gen.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "data_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "data_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "data_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "data_V_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "data_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "slot_Data_gen"},
    "Info": {"slot_Data_gen": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"slot_Data_gen": {
        "Latency": {
          "LatencyBest": "45867",
          "LatencyAvg": "45867",
          "LatencyWorst": "45867",
          "PipelineII": "45868",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.102"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "45864",
            "Latency": "45865",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "108",
          "LUT": "150",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "slot_Data_gen",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-27 11:25:26 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
