performance evaluation highly concurrent computers deterministic simulation presented practical technique performance evaluation alternative configurations highly concurrent computers constructing detailed deterministic simulation model system control stream replaces instruction data streams real yields timing resource usage statistics needed necessity emulating case study implementation simulator cpu memory subsystem ibm 360 91 results evaluating designs discussed experiments reveal major bottlenecks unit fixed point appears sophisticated pipelining buffering simplemented architecture high speed cache 195 cacm november 1978 kumar davidson 6 20 8 1 ca781103 dh january 26 1979 11 3048 5  