

================================================================
== Vivado HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Thu Aug 24 04:13:42 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28348778|  28348778| 0.283 sec | 0.283 sec |  28348778|  28348778|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |      9240|      9240|       770|          -|          -|       12|    no    |
        | + Loop 1.1          |       768|       768|         1|          -|          -|      768|    no    |
        |- l_bias_i11         |  28339536|  28339536|   2361628|          -|          -|       12|    no    |
        | + l_j_init5         |       768|       768|         1|          1|          1|      768|    yes   |
        | + l_S_k_0_k5_l_j15  |   2359309|   2359309|        15|          1|          1|  2359296|    yes   |
        | + l_j_back5         |       768|       768|         2|          1|          1|      768|    yes   |
        | + l_j16             |       774|       774|         8|          1|          1|      768|    yes   |
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 15
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 15, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 2, States = { 23 24 }
  Pipeline-3 : II = 1, D = 8, States = { 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 22 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 7 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 34 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 26 
34 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v205 = alloca [768 x float], align 16" [kernel.cpp:397]   --->   Operation 35 'alloca' 'v205' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:391]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v202_0 = phi i4 [ 0, %0 ], [ %v202, %.loopexit.loopexit ]"   --->   Operation 37 'phi' 'v202_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln391 = icmp eq i4 %v202_0, -4" [kernel.cpp:391]   --->   Operation 38 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%v202 = add i4 %v202_0, 1" [kernel.cpp:391]   --->   Operation 40 'add' 'v202' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln391, label %.preheader3.preheader, label %.preheader4.preheader" [kernel.cpp:391]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_27 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v202_0, i10 0)" [kernel.cpp:393]   --->   Operation 42 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i14 %tmp_27 to i15" [kernel.cpp:393]   --->   Operation 43 'zext' 'zext_ln393' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v202_0, i8 0)" [kernel.cpp:393]   --->   Operation 44 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln393_1 = zext i12 %tmp_28 to i15" [kernel.cpp:393]   --->   Operation 45 'zext' 'zext_ln393_1' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%sub_ln393 = sub i15 %zext_ln393, %zext_ln393_1" [kernel.cpp:393]   --->   Operation 46 'sub' 'sub_ln393' <Predicate = (!icmp_ln391)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader4" [kernel.cpp:392]   --->   Operation 47 'br' <Predicate = (!icmp_ln391)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader3" [kernel.cpp:396]   --->   Operation 48 'br' <Predicate = (icmp_ln391)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%v203_0 = phi i10 [ %v203, %1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 49 'phi' 'v203_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln392 = icmp eq i10 %v203_0, -256" [kernel.cpp:392]   --->   Operation 50 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_353 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 51 'speclooptripcount' 'empty_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%v203 = add i10 %v203_0, 1" [kernel.cpp:392]   --->   Operation 52 'add' 'v203' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln392, label %.loopexit.loopexit, label %1" [kernel.cpp:392]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln393_2 = zext i10 %v203_0 to i15" [kernel.cpp:393]   --->   Operation 54 'zext' 'zext_ln393_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln393 = add i15 %sub_ln393, %zext_ln393_2" [kernel.cpp:393]   --->   Operation 55 'add' 'add_ln393' <Predicate = (!icmp_ln392)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i15 %add_ln393 to i64" [kernel.cpp:393]   --->   Operation 56 'sext' 'sext_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%v201_addr = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln393" [kernel.cpp:393]   --->   Operation 57 'getelementptr' 'v201_addr' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v201_addr, align 4" [kernel.cpp:393]   --->   Operation 58 'store' <Predicate = (!icmp_ln392)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader4" [kernel.cpp:392]   --->   Operation 59 'br' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 60 'br' <Predicate = (icmp_ln392)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i11_0 = phi i4 [ %i11, %l_bias_i11_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 61 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln396 = icmp eq i4 %i11_0, -4" [kernel.cpp:396]   --->   Operation 62 'icmp' 'icmp_ln396' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 63 'speclooptripcount' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%i11 = add i4 %i11_0, 1" [kernel.cpp:396]   --->   Operation 64 'add' 'i11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln396, label %4, label %l_bias_i11_begin" [kernel.cpp:396]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str47) nounwind" [kernel.cpp:396]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str47)" [kernel.cpp:396]   --->   Operation 67 'specregionbegin' 'tmp' <Predicate = (!icmp_ln396)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:398]   --->   Operation 68 'br' <Predicate = (!icmp_ln396)> <Delay = 1.76>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:426]   --->   Operation 69 'ret' <Predicate = (icmp_ln396)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%j_init5_0 = phi i10 [ 0, %l_bias_i11_begin ], [ %j_init5, %l_j_init5 ]"   --->   Operation 70 'phi' 'j_init5_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.77ns)   --->   "%icmp_ln398 = icmp eq i10 %j_init5_0, -256" [kernel.cpp:398]   --->   Operation 71 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_355 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 72 'speclooptripcount' 'empty_355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%j_init5 = add i10 %j_init5_0, 1" [kernel.cpp:398]   --->   Operation 73 'add' 'j_init5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln398, label %.preheader2.preheader, label %l_j_init5" [kernel.cpp:398]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str48) nounwind" [kernel.cpp:398]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str48)" [kernel.cpp:398]   --->   Operation 76 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:399]   --->   Operation 77 'specpipeline' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i10 %j_init5_0 to i64" [kernel.cpp:400]   --->   Operation 78 'zext' 'zext_ln400' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%v205_addr = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln400" [kernel.cpp:400]   --->   Operation 79 'getelementptr' 'v205_addr' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v205_addr, align 4" [kernel.cpp:400]   --->   Operation 80 'store' <Predicate = (!icmp_ln398)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_356 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str48, i32 %tmp_s)" [kernel.cpp:401]   --->   Operation 81 'specregionend' 'empty_356' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:398]   --->   Operation 82 'br' <Predicate = (!icmp_ln398)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.07>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i11_0, i12 0)" [kernel.cpp:405]   --->   Operation 83 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln405 = zext i16 %tmp_29 to i17" [kernel.cpp:405]   --->   Operation 84 'zext' 'zext_ln405' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i11_0, i10 0)" [kernel.cpp:405]   --->   Operation 85 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln405_1 = zext i14 %tmp_30 to i15" [kernel.cpp:405]   --->   Operation 86 'zext' 'zext_ln405_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln405_2 = zext i14 %tmp_30 to i17" [kernel.cpp:405]   --->   Operation 87 'zext' 'zext_ln405_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.07ns)   --->   "%sub_ln405 = sub i17 %zext_ln405, %zext_ln405_2" [kernel.cpp:405]   --->   Operation 88 'sub' 'sub_ln405' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i11_0, i8 0)" [kernel.cpp:416]   --->   Operation 89 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i12 %tmp_31 to i15" [kernel.cpp:416]   --->   Operation 90 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.81ns)   --->   "%sub_ln416 = sub i15 %zext_ln405_1, %zext_ln416" [kernel.cpp:416]   --->   Operation 91 'sub' 'sub_ln416' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:402]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.18>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i22 [ 0, %.preheader2.preheader ], [ %add_ln402, %l_j15 ]" [kernel.cpp:402]   --->   Operation 93 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%k5_0 = phi i12 [ 0, %.preheader2.preheader ], [ %select_ln405_1, %l_j15 ]" [kernel.cpp:405]   --->   Operation 94 'phi' 'k5_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%j15_0 = phi i10 [ 0, %.preheader2.preheader ], [ %j15, %l_j15 ]"   --->   Operation 95 'phi' 'j15_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.44ns)   --->   "%icmp_ln402 = icmp eq i22 %indvar_flatten, -1835008" [kernel.cpp:402]   --->   Operation 96 'icmp' 'icmp_ln402' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (2.25ns)   --->   "%add_ln402 = add i22 %indvar_flatten, 1" [kernel.cpp:402]   --->   Operation 97 'add' 'add_ln402' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln402, label %.preheader1.preheader, label %l_j15" [kernel.cpp:402]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.54ns)   --->   "%k5 = add i12 %k5_0, 1" [kernel.cpp:402]   --->   Operation 99 'add' 'k5' <Predicate = (!icmp_ln402)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.77ns)   --->   "%icmp_ln403 = icmp eq i10 %j15_0, -256" [kernel.cpp:403]   --->   Operation 100 'icmp' 'icmp_ln403' <Predicate = (!icmp_ln402)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.68ns)   --->   "%select_ln405 = select i1 %icmp_ln403, i10 0, i10 %j15_0" [kernel.cpp:405]   --->   Operation 101 'select' 'select_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln405_1 = select i1 %icmp_ln403, i12 %k5, i12 %k5_0" [kernel.cpp:405]   --->   Operation 102 'select' 'select_ln405_1' <Predicate = (!icmp_ln402)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.73ns)   --->   "%j15 = add i10 %select_ln405, 1" [kernel.cpp:403]   --->   Operation 103 'add' 'j15' <Predicate = (!icmp_ln402)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.36>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln405_4 = zext i12 %select_ln405_1 to i23" [kernel.cpp:405]   --->   Operation 104 'zext' 'zext_ln405_4' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_32 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %select_ln405, i12 0)" [kernel.cpp:406]   --->   Operation 105 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln406_1 = zext i22 %tmp_32 to i23" [kernel.cpp:406]   --->   Operation 106 'zext' 'zext_ln406_1' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_33 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %select_ln405, i10 0)" [kernel.cpp:406]   --->   Operation 107 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln406_2 = zext i20 %tmp_33 to i23" [kernel.cpp:406]   --->   Operation 108 'zext' 'zext_ln406_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln406 = sub i23 %zext_ln406_1, %zext_ln406_2" [kernel.cpp:406]   --->   Operation 109 'sub' 'sub_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 110 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln406 = add i23 %sub_ln406, %zext_ln405_4" [kernel.cpp:406]   --->   Operation 110 'add' 'add_ln406' <Predicate = (!icmp_ln402)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i23 %add_ln406 to i64" [kernel.cpp:406]   --->   Operation 111 'sext' 'sext_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%v199_addr = getelementptr [2359296 x float]* %v199, i64 0, i64 %sext_ln406" [kernel.cpp:406]   --->   Operation 112 'getelementptr' 'v199_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_8 : Operation 113 [4/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 113 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 114 [3/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 114 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 5.36>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln405_3 = zext i12 %select_ln405_1 to i17" [kernel.cpp:405]   --->   Operation 115 'zext' 'zext_ln405_3' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (2.10ns)   --->   "%add_ln405 = add i17 %sub_ln405, %zext_ln405_3" [kernel.cpp:405]   --->   Operation 116 'add' 'add_ln405' <Predicate = (!icmp_ln402)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln405 = sext i17 %add_ln405 to i64" [kernel.cpp:405]   --->   Operation 117 'sext' 'sext_ln405' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%v198_addr = getelementptr [36864 x float]* %v198, i64 0, i64 %sext_ln405" [kernel.cpp:405]   --->   Operation 118 'getelementptr' 'v198_addr' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (3.25ns)   --->   "%v198_load = load float* %v198_addr, align 4" [kernel.cpp:405]   --->   Operation 119 'load' 'v198_load' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 120 [2/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 120 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 121 [1/2] (3.25ns)   --->   "%v198_load = load float* %v198_addr, align 4" [kernel.cpp:405]   --->   Operation 121 'load' 'v198_load' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_11 : Operation 122 [1/4] (3.25ns)   --->   "%v210 = load float* %v199_addr, align 4" [kernel.cpp:406]   --->   Operation 122 'load' 'v210' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 123 [4/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 123 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 124 [3/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 124 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i10 %select_ln405 to i64" [kernel.cpp:406]   --->   Operation 125 'zext' 'zext_ln406' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_14 : Operation 126 [2/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 126 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%v205_addr_2 = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln406" [kernel.cpp:408]   --->   Operation 127 'getelementptr' 'v205_addr_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (3.25ns)   --->   "%v212 = load float* %v205_addr_2, align 4" [kernel.cpp:408]   --->   Operation 128 'load' 'v212' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 13> <Delay = 5.70>
ST_15 : Operation 129 [1/4] (5.70ns)   --->   "%v211 = fmul float %v198_load, %v210" [kernel.cpp:407]   --->   Operation 129 'fmul' 'v211' <Predicate = (!icmp_ln402)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/2] (3.25ns)   --->   "%v212 = load float* %v205_addr_2, align 4" [kernel.cpp:408]   --->   Operation 130 'load' 'v212' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 131 [5/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 131 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 132 [4/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 132 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 133 [3/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 133 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 134 [2/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 134 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 135 [1/5] (7.25ns)   --->   "%v213 = fadd float %v212, %v211" [kernel.cpp:409]   --->   Operation 135 'fadd' 'v213' <Predicate = (!icmp_ln402)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.25>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_S_k_0_k5_l_j15_str)"   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2359296, i64 2359296, i64 2359296)"   --->   Operation 137 'speclooptripcount' 'empty_357' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str50) nounwind" [kernel.cpp:403]   --->   Operation 138 'specloopname' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str50)" [kernel.cpp:403]   --->   Operation 139 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:404]   --->   Operation 140 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (3.25ns)   --->   "store float %v213, float* %v205_addr_2, align 4" [kernel.cpp:410]   --->   Operation 141 'store' <Predicate = (!icmp_ln402)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%empty_358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str50, i32 %tmp_7)" [kernel.cpp:411]   --->   Operation 142 'specregionend' 'empty_358' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 143 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 1.76>
ST_22 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:413]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 7> <Delay = 3.25>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%j_back5_0 = phi i10 [ %j_back5, %l_j_back5 ], [ 0, %.preheader1.preheader ]"   --->   Operation 145 'phi' 'j_back5_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (1.77ns)   --->   "%icmp_ln413 = icmp eq i10 %j_back5_0, -256" [kernel.cpp:413]   --->   Operation 146 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 147 'speclooptripcount' 'empty_359' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (1.73ns)   --->   "%j_back5 = add i10 %j_back5_0, 1" [kernel.cpp:413]   --->   Operation 148 'add' 'j_back5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln413, label %.preheader.preheader, label %l_j_back5" [kernel.cpp:413]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i10 %j_back5_0 to i64" [kernel.cpp:415]   --->   Operation 150 'zext' 'zext_ln415' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i10 %j_back5_0 to i15" [kernel.cpp:416]   --->   Operation 151 'zext' 'zext_ln416_1' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (1.94ns)   --->   "%add_ln416 = add i15 %sub_ln416, %zext_ln416_1" [kernel.cpp:416]   --->   Operation 152 'add' 'add_ln416' <Predicate = (!icmp_ln413)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%v205_addr_1 = getelementptr inbounds [768 x float]* %v205, i64 0, i64 %zext_ln415" [kernel.cpp:415]   --->   Operation 153 'getelementptr' 'v205_addr_1' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_23 : Operation 154 [2/2] (3.25ns)   --->   "%v215 = load float* %v205_addr_1, align 4" [kernel.cpp:415]   --->   Operation 154 'load' 'v215' <Predicate = (!icmp_ln413)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 24 <SV = 8> <Delay = 6.50>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str51) nounwind" [kernel.cpp:413]   --->   Operation 155 'specloopname' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str51)" [kernel.cpp:413]   --->   Operation 156 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:414]   --->   Operation 157 'specpipeline' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i15 %add_ln416 to i64" [kernel.cpp:416]   --->   Operation 158 'sext' 'sext_ln416' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%v201_addr_1 = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln416" [kernel.cpp:416]   --->   Operation 159 'getelementptr' 'v201_addr_1' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 160 [1/2] (3.25ns)   --->   "%v215 = load float* %v205_addr_1, align 4" [kernel.cpp:415]   --->   Operation 160 'load' 'v215' <Predicate = (!icmp_ln413)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 161 [1/1] (3.25ns)   --->   "store float %v215, float* %v201_addr_1, align 4" [kernel.cpp:416]   --->   Operation 161 'store' <Predicate = (!icmp_ln413)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%empty_360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str51, i32 %tmp_6)" [kernel.cpp:417]   --->   Operation 162 'specregionend' 'empty_360' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:413]   --->   Operation 163 'br' <Predicate = (!icmp_ln413)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.76>
ST_25 : Operation 164 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:418]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 9> <Delay = 5.19>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%j16_0 = phi i10 [ %j16, %l_j16 ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'j16_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (1.77ns)   --->   "%icmp_ln418 = icmp eq i10 %j16_0, -256" [kernel.cpp:418]   --->   Operation 166 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%empty_361 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 167 'speclooptripcount' 'empty_361' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (1.73ns)   --->   "%j16 = add i10 %j16_0, 1" [kernel.cpp:418]   --->   Operation 168 'add' 'j16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln418, label %l_bias_i11_end, label %l_j16" [kernel.cpp:418]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i10 %j16_0 to i64" [kernel.cpp:420]   --->   Operation 170 'zext' 'zext_ln420' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln421 = zext i10 %j16_0 to i15" [kernel.cpp:421]   --->   Operation 171 'zext' 'zext_ln421' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (1.94ns)   --->   "%add_ln421 = add i15 %sub_ln416, %zext_ln421" [kernel.cpp:421]   --->   Operation 172 'add' 'add_ln421' <Predicate = (!icmp_ln418)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln421 = sext i15 %add_ln421 to i64" [kernel.cpp:421]   --->   Operation 173 'sext' 'sext_ln421' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%v201_addr_2 = getelementptr [9216 x float]* %v201, i64 0, i64 %sext_ln421" [kernel.cpp:421]   --->   Operation 174 'getelementptr' 'v201_addr_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%v200_addr = getelementptr [768 x float]* %v200, i64 0, i64 %zext_ln420" [kernel.cpp:420]   --->   Operation 175 'getelementptr' 'v200_addr' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_26 : Operation 176 [2/2] (3.25ns)   --->   "%v217 = load float* %v200_addr, align 4" [kernel.cpp:420]   --->   Operation 176 'load' 'v217' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_26 : Operation 177 [2/2] (3.25ns)   --->   "%v218 = load float* %v201_addr_2, align 4" [kernel.cpp:421]   --->   Operation 177 'load' 'v218' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 178 [1/2] (3.25ns)   --->   "%v217 = load float* %v200_addr, align 4" [kernel.cpp:420]   --->   Operation 178 'load' 'v217' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_27 : Operation 179 [1/2] (3.25ns)   --->   "%v218 = load float* %v201_addr_2, align 4" [kernel.cpp:421]   --->   Operation 179 'load' 'v218' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 28 <SV = 11> <Delay = 7.25>
ST_28 : Operation 180 [5/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 180 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.25>
ST_29 : Operation 181 [4/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 181 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.25>
ST_30 : Operation 182 [3/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 182 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 7.25>
ST_31 : Operation 183 [2/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 183 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.25>
ST_32 : Operation 184 [1/5] (7.25ns)   --->   "%v219 = fadd float %v218, %v217" [kernel.cpp:422]   --->   Operation 184 'fadd' 'v219' <Predicate = (!icmp_ln418)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 3.25>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str52) nounwind" [kernel.cpp:418]   --->   Operation 185 'specloopname' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str52)" [kernel.cpp:418]   --->   Operation 186 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:419]   --->   Operation 187 'specpipeline' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (3.25ns)   --->   "store float %v219, float* %v201_addr_2, align 4" [kernel.cpp:423]   --->   Operation 188 'store' <Predicate = (!icmp_ln418)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%empty_362 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str52, i32 %tmp_8)" [kernel.cpp:424]   --->   Operation 189 'specregionend' 'empty_362' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:418]   --->   Operation 190 'br' <Predicate = (!icmp_ln418)> <Delay = 0.00>

State 34 <SV = 10> <Delay = 0.00>
ST_34 : Operation 191 [1/1] (0.00ns)   --->   "%empty_363 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str47, i32 %tmp)" [kernel.cpp:425]   --->   Operation 191 'specregionend' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader3" [kernel.cpp:396]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v202') with incoming values : ('v202', kernel.cpp:391) [8]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v202') with incoming values : ('v202', kernel.cpp:391) [8]  (0 ns)
	'sub' operation ('sub_ln393', kernel.cpp:393) [18]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v203') with incoming values : ('v203', kernel.cpp:392) [21]  (0 ns)
	'add' operation ('add_ln393', kernel.cpp:393) [28]  (1.94 ns)
	'getelementptr' operation ('v201_addr', kernel.cpp:393) [30]  (0 ns)
	'store' operation ('store_ln393', kernel.cpp:393) of constant 0 on array 'v201' [31]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_init5') with incoming values : ('j_init5', kernel.cpp:398) [48]  (1.77 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_init5') with incoming values : ('j_init5', kernel.cpp:398) [48]  (0 ns)
	'getelementptr' operation ('v205_addr', kernel.cpp:400) [58]  (0 ns)
	'store' operation ('store_ln400', kernel.cpp:400) of constant 0 on array 'v205', kernel.cpp:397 [59]  (3.25 ns)

 <State 6>: 2.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln405', kernel.cpp:405) [68]  (2.08 ns)

 <State 7>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j15') with incoming values : ('j15', kernel.cpp:403) [76]  (0 ns)
	'icmp' operation ('icmp_ln403', kernel.cpp:403) [84]  (1.77 ns)
	'select' operation ('select_ln405', kernel.cpp:405) [85]  (0.687 ns)
	'add' operation ('j15', kernel.cpp:403) [112]  (1.73 ns)

 <State 8>: 7.36ns
The critical path consists of the following:
	'add' operation ('add_ln406', kernel.cpp:406) [102]  (4.11 ns)
	'getelementptr' operation ('v199_addr', kernel.cpp:406) [104]  (0 ns)
	'load' operation ('v210', kernel.cpp:406) on array 'v199' [105]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v210', kernel.cpp:406) on array 'v199' [105]  (3.25 ns)

 <State 10>: 5.36ns
The critical path consists of the following:
	'add' operation ('add_ln405', kernel.cpp:405) [89]  (2.11 ns)
	'getelementptr' operation ('v198_addr', kernel.cpp:405) [91]  (0 ns)
	'load' operation ('v198_load', kernel.cpp:405) on array 'v198' [92]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('v198_load', kernel.cpp:405) on array 'v198' [92]  (3.25 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v211', kernel.cpp:407) [106]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v211', kernel.cpp:407) [106]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v211', kernel.cpp:407) [106]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v211', kernel.cpp:407) [106]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:409) [109]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:409) [109]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:409) [109]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:409) [109]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:409) [109]  (7.26 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln410', kernel.cpp:410) of variable 'v213', kernel.cpp:409 on array 'v205', kernel.cpp:397 [110]  (3.25 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_back5') with incoming values : ('j_back5', kernel.cpp:413) [117]  (1.77 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_back5') with incoming values : ('j_back5', kernel.cpp:413) [117]  (0 ns)
	'getelementptr' operation ('v205_addr_1', kernel.cpp:415) [131]  (0 ns)
	'load' operation ('v215', kernel.cpp:415) on array 'v205', kernel.cpp:397 [132]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('v215', kernel.cpp:415) on array 'v205', kernel.cpp:397 [132]  (3.25 ns)
	'store' operation ('store_ln416', kernel.cpp:416) of variable 'v215', kernel.cpp:415 on array 'v201' [133]  (3.25 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j16') with incoming values : ('j16', kernel.cpp:418) [139]  (1.77 ns)

 <State 26>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j16') with incoming values : ('j16', kernel.cpp:418) [139]  (0 ns)
	'add' operation ('add_ln421', kernel.cpp:421) [150]  (1.94 ns)
	'getelementptr' operation ('v201_addr_2', kernel.cpp:421) [152]  (0 ns)
	'load' operation ('v218', kernel.cpp:421) on array 'v201' [155]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('v217', kernel.cpp:420) on array 'v200' [154]  (3.25 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v219', kernel.cpp:422) [156]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v219', kernel.cpp:422) [156]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v219', kernel.cpp:422) [156]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v219', kernel.cpp:422) [156]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v219', kernel.cpp:422) [156]  (7.26 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln423', kernel.cpp:423) of variable 'v219', kernel.cpp:422 on array 'v201' [157]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
