#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 20 03:57:34 2024
# Process ID: 8246
# Current directory: /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1
# Command line: vivado -log vid_oe3_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vid_oe3_v_tpg_0_0.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/vid_oe3_v_tpg_0_0.vds
# Journal file: /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 4148.944 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
source vid_oe3_v_tpg_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /alottadata/tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/alottadata/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sean' on host 'SgoSkzD.wifi.sgoskz.com' (Linux_x86_64 version 6.6.58-gentoo-dist) on Wed Nov 20 03:57:44 CST 2024
INFO: [HLS 200-10] On os "Gentoo Linux"
INFO: [HLS 200-10] In directory '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1'
Sourcing Tcl script '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7s50csga324-1 
INFO: [HLS 200-1611] Setting target device to 'xc7s50-csga324-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls -I /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 12 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 12ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix vid_oe3_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 46247
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 212.438 MB.
INFO: [HLS 200-10] Analyzing design file '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.41 seconds. CPU system time: 1.43 seconds. Elapsed time: 26.92 seconds; current allocated memory: 231.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1025:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1048:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1072:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1087:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1108:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1129:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1150:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1172:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1192:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1284:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1326:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1354:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1394:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1230:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1485:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1780:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:758:14)
INFO: [HLS 214-377] Adding 'ref.tmp43' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-377] Adding 'ref.tmp41' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:669:26)
INFO: [HLS 214-377] Adding 'ref.tmp39' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:662:23)
INFO: [HLS 214-377] Adding 'ref.tmp37' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:658:14)
INFO: [HLS 214-377] Adding 'ref.tmp35' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:652:14)
INFO: [HLS 214-377] Adding 'ref.tmp33' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:644:26)
INFO: [HLS 214-377] Adding 'ref.tmp31' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636:26)
INFO: [HLS 214-377] Adding 'ref.tmp29' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-377] Adding 'ref.tmp27' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:620:14)
INFO: [HLS 214-377] Adding 'ref.tmp25' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612:26)
INFO: [HLS 214-377] Adding 'ref.tmp23' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:604:14)
INFO: [HLS 214-377] Adding 'ref.tmp21' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:596:26)
INFO: [HLS 214-377] Adding 'ref.tmp19' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:588:26)
INFO: [HLS 214-377] Adding 'ref.tmp17' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:580:26)
INFO: [HLS 214-377] Adding 'ref.tmp15' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:572:26)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:564:26)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:556:26)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:540:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp43'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp41'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp39'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp37'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp35'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp33'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp31'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp29'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp27'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp25'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'intpix' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_966_3' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_968_4' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1942_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1916_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1885_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1716_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1698:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1679_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1590_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1788_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1533_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1515:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1490_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1232_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1420_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1402:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1351_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1333:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1304_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1198_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1173_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1151_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1130_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1109_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1088_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1058_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1030_1' is marked as complete unroll implied by the pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_966_3' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_968_4' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1942_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21) in function 'tpgPatternMask' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1939:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternMask' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1939:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1916_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1913:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1885_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21) in function 'tpgPatternBox' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1826:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1716_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1698:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorSquare' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1679_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1590_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorRamp' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1788_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21) in function 'tpgPRBS' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPRBS' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1533_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1515:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCheckerBoard' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1490_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1232_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21) in function 'tpgPatternRainbow' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternRainbow' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1420_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1402:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCrossHatch' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1351_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTartanColorBars' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1333:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1304_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternZonePlate' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1198_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternColorBars' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1173_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidWhite' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1151_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlack' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1130_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlue' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1109_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidGreen' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1088_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidRed' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTemporalRamp' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1058_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalRamp' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1030_1' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternHorizontalRamp' completely with a factor of 3 (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp43': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:280:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 24-bits (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:279:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:523:9)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 5 on dimension 1. (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/src/v_tpg_zoneplate.h:2106:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.78 seconds; current allocated memory: 232.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 232.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 244.910 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 258.207 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:289:1), detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:756:8) to (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1228:39) to (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1266:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1573:43) to (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:666:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:27) to (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1223:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:13) to (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1384:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1551:13) to (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1565:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963:12) to (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.95 seconds; current allocated memory: 467.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 469.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 469.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 469.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244)
   b  constant 4194283
   c  'mul' operation ('mul_ln1259', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259)
  DSP Expression: add_ln1259_1 = mul_ln1259 + zext_ln1257_2 * 4194283
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 16777109
  DSP Expression: mul_ln1259 = zext_ln1257_1 * 16777109
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 16777131
   c  'add' operation ('add_ln1258', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258)
  DSP Expression: add_ln1258_1 = zext_ln1257_1 * 16777131 + sext_ln1258
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236)
   b  constant 8388565
   c  constant 32896
  DSP Expression: add_ln1258 = zext_ln1257 * 8388565 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 150
   c  'add' operation ('add_ln1257', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257)
  DSP Expression: add_ln1257_1 = zext_ln1257_1 * 150 + zext_ln1257_5
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1257 = zext_ln1257 * 77 + 4224
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244)
   b  constant 29
  DSP Expression: mul_ln1257_2 = zext_ln1257_3 * 29
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1244) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'add' operation ('add_ln1244', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244)
  DSP Expression: mul_ln1244 = zext_ln1244_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1240) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'add' operation ('add_ln1240', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
  DSP Expression: mul_ln1240 = zext_ln1240_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1236) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'load' operation ('x', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
  DSP Expression: mul_ln1236 = zext_ln1236_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1311) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_load', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1310) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1311 = sext_ln1310 * 221
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp_6', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302) to 'reg<int>'
   c  'add' operation ('add_ln1306_1', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306)
  DSP Expression: add_ln1306 = add_ln1306_1 + Zplate_Hor_Control_Delta_read * tmp_6
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
   d  'load' operation ('x', /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
  DSP Expression: mul_ln1302 = (zext_ln1302 + 131071) * zext_ln1302
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 55	0	18	704	36	2	2	2	2	15	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 8 to 16 with current asap = 8, alap = 16
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 15 to 16 with current asap = 15, alap = 16
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 11 with current asap = 0, alap = 11
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'VITIS_LOOP_520_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 481.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 481.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	0	99	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 481.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 481.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	7	112	17	2.4	5	2.1	3	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_729_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_729_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 483.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 484.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	39	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 485.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 485.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	29	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_936_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_936_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 486.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 486.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	43	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 486.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 486.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	4	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 486.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 486.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	19	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 488.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 488.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 488.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 488.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 488.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'xBar_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' pipeline 'VITIS_LOOP_520_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_13ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7s_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_5ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_3_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_520_2'.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 496.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 512.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' pipeline 'VITIS_LOOP_729_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'.
INFO: [RTMG 210-279] Implementing memory 'vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 516.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 519.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 520.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 521.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(vid_oe3_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(vid_oe3_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 523.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 525.488 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 527.156 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 537.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix vid_oe3_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix vid_oe3_v_tpg_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 124.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 48.08 seconds. CPU system time: 2.85 seconds. Elapsed time: 51.26 seconds; current allocated memory: 327.254 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 03:58:55 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.66 seconds. CPU system time: 0.75 seconds. Elapsed time: 19.47 seconds; current allocated memory: 6.340 MB.
INFO: [HLS 200-112] Total CPU user time: 58.69 seconds. Total CPU system time: 3.82 seconds. Total elapsed time: 81.76 seconds; peak allocated memory: 546.031 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 20 03:59:05 2024...
compile_c: Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 1531.402 ; gain = 0.000 ; free physical = 4166 ; free virtual = 11609
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vid_oe3_v_tpg_0_0
Command: synth_design -top vid_oe3_v_tpg_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10284
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2174.297 ; gain = 371.770 ; free physical = 3225 ; free virtual = 10670
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 138.502
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3805.090; parent = 2184.207; children = 1620.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/synth/vid_oe3_v_tpg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_v_tpg' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_v_tpg.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_v_tpgHlsDataFlow' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_reg_ap_uint_10_s' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_reg_ap_uint_10_s' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_reg_int_s' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_reg_int_s' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mux_53_32_1_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mux_53_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mux_53_32_1_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mux_53_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mux_32_8_1_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mux_32_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mux_32_8_1_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mux_32_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgBackground' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgForeground' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgForeground.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.dat' is read successfully [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_tpgForeground' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgForeground.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_fifo_w24_d16_S' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_fifo_w24_d16_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_fifo_w24_d16_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_fifo_w24_d16_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_fifo_w24_d16_S' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_fifo_w24_d16_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_tpgForeground_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_v_tpgHlsDataFlow' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_reg_unsigned_short_s' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_reg_unsigned_short_s' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_CTRL_s_axi' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_CTRL_s_axi.v:361]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_CTRL_s_axi' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_regslice_both' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_regslice_both' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_regslice_both__parameterized0' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_regslice_both__parameterized0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'vid_oe3_v_tpg_0_0_regslice_both__parameterized1' [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_regslice_both__parameterized1' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0_v_tpg' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_v_tpg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe3_v_tpg_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/synth/vid_oe3_v_tpg_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_CTRL_s_axi.v:502]
WARNING: [Synth 8-7129] Port WDATA[31] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module vid_oe3_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module vid_oe3_v_tpg_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[15] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[14] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[13] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[12] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[11] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[10] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[9] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[15] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[14] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[13] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[12] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[11] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[10] in module vid_oe3_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module vid_oe3_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[15] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[14] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[13] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[12] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[11] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[10] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[9] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[8] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[15] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[14] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[13] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[12] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[11] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[10] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[9] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[8] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[15] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[14] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[13] in module vid_oe3_v_tpg_0_0_tpgForeground is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2357.172 ; gain = 554.645 ; free physical = 3940 ; free virtual = 11393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 138.504
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3978.059; parent = 2357.176; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.016 ; gain = 569.488 ; free physical = 4036 ; free virtual = 11489
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 139.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3992.902; parent = 2372.020; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.016 ; gain = 569.488 ; free physical = 4143 ; free virtual = 11596
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 141.017
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3992.902; parent = 2372.020; children = 1620.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2372.016 ; gain = 0.000 ; free physical = 4139 ; free virtual = 11592
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/vid_oe3_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/vid_oe3_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/vid_oe3_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/vid_oe3_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.766 ; gain = 0.000 ; free physical = 3795 ; free virtual = 11265
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2505.766 ; gain = 0.000 ; free physical = 3749 ; free virtual = 11222
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 2935 ; free virtual = 10396
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 141.017
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 2926 ; free virtual = 10387
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 141.017
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 2915 ; free virtual = 10376
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 141.017
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].dividend_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_5235_pp0_iter19_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3087]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5202_pp0_iter19_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3091]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5202_pp0_iter18_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3090]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5202_pp0_iter17_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3089]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5202_pp0_iter16_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:3088]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'vid_oe3_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'vid_oe3_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'vid_oe3_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'vid_oe3_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 2714 ; free virtual = 10180
Synthesis current peak Physical Memory [PSS] (MB): peak = 1202.221; parent = 1063.719; children = 141.017
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 12    
	   3 Input   16 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 33    
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 66    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 84    
	               10 Bit    Registers := 43    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 88    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 147   
	                1 Bit    Registers := 459   
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 24    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 38    
	   4 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 71    
	   2 Input    7 Bit        Muxes := 3     
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 25    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 114   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '23' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '23' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '23' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '23' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '17' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '23' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '19' to '17' bits. [/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.gen/sources_1/bd/vid_oe3/ip/vid_oe3_v_tpg_0_0/hdl/verilog/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:32]
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U11/vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register Zplate_Hor_Control_Delta_read_reg_4845_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U12/vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (A''*(B:0xdd)')'.
DSP Report: register mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/a_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_tmp0 is absorbed into DSP mul_mul_20s_8ns_28_4_1_U23/vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg, operation Mode is: (A2*(B:0x3ffeb)')'.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ff95)'')')'.
DSP Report: register mul_mul_16ns_8s_24_4_1_U18/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U18/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U18/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U18/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_8s_24_4_1_U18/vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U22/vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C:0x8080)+(A2*(B:0x3ffd5)')'.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U17/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/m is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U21/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*(B:0x1d)')'.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U20/vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U16/vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x96)')')'.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U15/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U14/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U13/vid_oe3_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module vid_oe3_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module vid_oe3_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 4592 ; free virtual = 12071
Synthesis current peak Physical Memory [PSS] (MB): peak = 1324.395; parent = 1178.477; children = 146.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|Module Name                                                                                | RTL Object                           | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R    | rom0                                 | 64x3          | LUT            | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R | rom0                                 | 32x1          | LUT            | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | lshr_ln1_reg_5081_pp0_iter14_reg_reg | 2048x20       | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 32x1          | LUT            | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 64x3          | LUT            | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
+-------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | ((D+(A:0x3fffffff))*B2)'      | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B2)')'                | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10         | (A''*(B:0xdd)')'              | 20     | 9      | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9   | (A2*(B:0x3ffeb)')'            | 24     | 18     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5          | (PCIN+(A''*(B:0x3ff95)'')')'  | 17     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4  | (C:0x8080)+(A2*(B:0x3ffd5)')' | 23     | 18     | 17     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8   | (C+(A''*(B:0x3ffab)')')'      | 24     | 18     | 23     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7         | (A2*(B:0x1d)')'               | 17     | 6      | -      | -      | 23     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3 | (C:0x1080)+(A2*(B:0x4d)')'    | 23     | 18     | 14     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 | (C+(A''*(B:0x96)')')'         | 24     | 18     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'             | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'             | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'             | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
+----------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 4273 ; free virtual = 11748
Synthesis current peak Physical Memory [PSS] (MB): peak = 1393.733; parent = 1249.615; children = 146.174
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 4996 ; free virtual = 12476
Synthesis current peak Physical Memory [PSS] (MB): peak = 1445.044; parent = 1297.105; children = 147.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter14_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter14_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 4899 ; free virtual = 12380
Synthesis current peak Physical Memory [PSS] (MB): peak = 1457.369; parent = 1309.431; children = 147.938
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6303 ; free virtual = 13784
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.106; parent = 1347.796; children = 168.311
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6297 ; free virtual = 13778
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.106; parent = 1347.796; children = 168.311
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6475 ; free virtual = 13956
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.424; parent = 1348.233; children = 168.311
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6475 ; free virtual = 13956
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.445; parent = 1348.233; children = 168.311
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6482 ; free virtual = 13963
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.719; parent = 1348.408; children = 168.311
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6481 ; free virtual = 13962
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.719; parent = 1348.408; children = 168.311
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][10] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][10] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U5/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[8].dividend_tmp_reg[9][10] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[1].dividend_tmp_reg[2][10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[2].dividend_tmp_reg[3][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[3].dividend_tmp_reg[4][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[4].dividend_tmp_reg[5][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[5].dividend_tmp_reg[6][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[6].dividend_tmp_reg[7][10] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[7].dividend_tmp_reg[8][10] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4969_pp0_iter17_reg_reg[0]                                                                | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_reg_4973_pp0_iter15_reg_reg[0]                                                               | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_reg_5022_pp0_iter18_reg_reg[0]                                                               | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_1_reg_5063_pp0_iter17_reg_reg[0]                                                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1292_reg_5018_pp0_iter4_reg_reg[0]                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1341_reg_5055_pp0_iter16_reg_reg[0]                                                                | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1336_reg_5010_pp0_iter15_reg_reg[0]                                                               | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_5_reg_5059_pp0_iter16_reg_reg[0]                                                             | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1523_reg_5030_pp0_iter16_reg_reg[0]                                                                | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1518_reg_4992_pp0_iter15_reg_reg[0]                                                               | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_6_reg_5034_pp0_iter16_reg_reg[0]                                                             | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1584_reg_4987_pp0_iter19_reg_reg[0]                                                               | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1701_reg_4983_pp0_iter15_reg_reg[0]                                                               | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/and_ln1706_reg_5026_pp0_iter16_reg_reg[0]                                                                | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_reg_4950_pp0_iter17_reg_reg[0]                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081_pp0_iter13_reg_reg[10]                                                                 | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196_pp0_iter18_reg_reg[15]                                                                        | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[3]                                                                                          | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[0]                                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/or_ln1449_reg_5067_pp0_iter17_reg_reg[0]                                                                 | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202_pp0_iter19_reg_reg[7]                                                                         | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[3]                                                                                          | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[0]                                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[3]                                                                                          | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[0]                                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_loop_exit_ready_pp0_iter20_reg_reg                                                                    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1244_reg_5038_pp0_iter9_reg_reg[10]                                                                | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1240_reg_4996_pp0_iter8_reg_reg[10]                                                                | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[10]                                                             | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[7]                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[6]                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter8_reg_reg[0]                                                              | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter3_reg_reg[8]                                                              | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter4_reg_reg[7]                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter5_reg_reg[6]                                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter6_reg_reg[5]                                                              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln520_2_reg_4962_pp0_iter7_reg_reg[4]                                                              | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vid_oe3_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/urem_11ns_4ns_3_15_1_U6/vid_oe3_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/loop[8].dividend_tmp_reg[9][9]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vid_oe3_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | (((D+A)'*B')')'  | 30     | 16     | -      | 16     | 17     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9   | (A'*B)'          | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|vid_oe3_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5          | (PCIN+(A''*B)')' | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3 | (C+(A'*B)')'     | 16     | 7      | 13     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4  | (C+(A'*B)')'     | 16     | 18     | 16     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 | (C+(A''*B)')'    | 16     | 8      | 23     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8   | (C+(A''*B)')'    | 16     | 18     | 48     | -      | 24     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B')')'   | 30     | 18     | 16     | -      | 16     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vid_oe3_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vid_oe3_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7         | ((A'*B)')'       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|vid_oe3_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10         | ((A''*B)')'      | 30     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   317|
|2     |DSP48E1  |    13|
|10    |LUT1     |   242|
|11    |LUT2     |   557|
|12    |LUT3     |   842|
|13    |LUT4     |   357|
|14    |LUT5     |   320|
|15    |LUT6     |   854|
|16    |MUXF7    |    15|
|17    |MUXF8    |     3|
|18    |RAMB18E1 |    11|
|29    |RAMB36E1 |     1|
|30    |SRL16E   |   159|
|31    |SRLC32E  |     6|
|32    |FDRE     |  2496|
|33    |FDSE     |    69|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6485 ; free virtual = 13966
Synthesis current peak Physical Memory [PSS] (MB): peak = 1516.724; parent = 1348.429; children = 168.311
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.637; parent = 2473.754; children = 1620.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2505.766 ; gain = 569.488 ; free physical = 6546 ; free virtual = 14022
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2505.766 ; gain = 703.238 ; free physical = 6546 ; free virtual = 14022
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.766 ; gain = 0.000 ; free physical = 6649 ; free virtual = 14125
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.766 ; gain = 0.000 ; free physical = 6600 ; free virtual = 14076
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 470443fe
INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2505.766 ; gain = 974.363 ; free physical = 6869 ; free virtual = 14345
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/vid_oe3_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vid_oe3_v_tpg_0_0, cache-ID = c94cc427fb02e025
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE3/VID_OE3.runs/vid_oe3_v_tpg_0_0_synth_1/vid_oe3_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vid_oe3_v_tpg_0_0_utilization_synth.rpt -pb vid_oe3_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 03:59:59 2024...
