#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 10 13:07:02 2025
# Process ID: 1264
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab16/lab16.runs/synth_2
# Command line: vivado.exe -log LOGIC_BREAKING_UNIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LOGIC_BREAKING_UNIT.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab16/lab16.runs/synth_2/LOGIC_BREAKING_UNIT.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab16/lab16.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source LOGIC_BREAKING_UNIT.tcl -notrace
