// Seed: 1122641301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd96
) (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire _id_3,
    output supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    input tri0 id_7
);
  logic [7:0][(  id_3  )] id_9 = id_3;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
