//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	kernel_lilypad_pow
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.const .align 8 .b8 CUDA_KECCAK_CONSTS[192] = {1, 0, 0, 0, 0, 0, 0, 0, 130, 128, 0, 0, 0, 0, 0, 0, 138, 128, 0, 0, 0, 0, 0, 128, 0, 128, 0, 128, 0, 0, 0, 128, 139, 128, 0, 0, 0, 0, 0, 0, 1, 0, 0, 128, 0, 0, 0, 0, 129, 128, 0, 128, 0, 0, 0, 128, 9, 128, 0, 0, 0, 0, 0, 128, 138, 0, 0, 0, 0, 0, 0, 0, 136, 0, 0, 0, 0, 0, 0, 0, 9, 128, 0, 128, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 0, 139, 128, 0, 128, 0, 0, 0, 0, 139, 0, 0, 0, 0, 0, 0, 128, 137, 128, 0, 0, 0, 0, 0, 128, 3, 128, 0, 0, 0, 0, 0, 128, 2, 128, 0, 0, 0, 0, 0, 128, 128, 0, 0, 0, 0, 0, 0, 128, 10, 128, 0, 0, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 128, 129, 128, 0, 128, 0, 0, 0, 128, 128, 128, 0, 0, 0, 0, 0, 128, 1, 0, 0, 128, 0, 0, 0, 0, 8, 128, 0, 128, 0, 0, 0, 128};

.visible .entry kernel_lilypad_pow(
	.param .u64 kernel_lilypad_pow_param_0,
	.param .u64 kernel_lilypad_pow_param_1,
	.param .u64 kernel_lilypad_pow_param_2,
	.param .u32 kernel_lilypad_pow_param_3,
	.param .u64 kernel_lilypad_pow_param_4
)
{
	.local .align 16 .b8 	__local_depot0[528];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<59>;
	.reg .b16 	%rs<127>;
	.reg .b32 	%r<721>;
	.reg .b64 	%rd<1894>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd497, [kernel_lilypad_pow_param_0];
	ld.param.u64 	%rd498, [kernel_lilypad_pow_param_1];
	ld.param.u64 	%rd499, [kernel_lilypad_pow_param_2];
	ld.param.u32 	%r29, [kernel_lilypad_pow_param_3];
	ld.param.u64 	%rd500, [kernel_lilypad_pow_param_4];
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 96;
	mov.u32 	%r30, %ntid.x;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %tid.x;
	mad.lo.s32 	%r1, %r31, %r30, %r32;
	setp.ge.u32 	%p1, %r1, %r29;
	@%p1 bra 	$L__BB0_86;

	cvta.to.global.u64 	%rd4, %rd498;
	cvta.to.global.u64 	%rd5, %rd497;
	cvta.to.global.u64 	%rd6, %rd499;
	cvta.to.global.u64 	%rd7, %rd500;
	mov.u64 	%rd1727, 0;
	mov.u32 	%r706, 0;

$L__BB0_2:
	add.s64 	%rd505, %rd5, %rd1727;
	ld.global.u8 	%rs65, [%rd505];
	add.s64 	%rd506, %rd1, %rd1727;
	st.local.u8 	[%rd506], %rs65;
	add.s64 	%rd1727, %rd1727, 1;
	add.s32 	%r706, %r706, 1;
	setp.lt.u32 	%p2, %r706, 32;
	@%p2 bra 	$L__BB0_2;

	cvt.u64.u32 	%rd508, %r1;
	mov.u64 	%rd509, 32;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd509;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd10, [retval0+0];
	} // callseq 0
	ld.global.u64 	%rd510, [%rd4];
	mov.u64 	%rd1728, 0;
	add.s64 	%rd511, %rd510, %rd508;
	st.u64 	[%rd10], %rd511;
	ld.global.u64 	%rd512, [%rd4];
	setp.lt.u64 	%p3, %rd511, %rd512;
	selp.u64 	%rd513, 1, 0, %p3;
	ld.global.u64 	%rd514, [%rd4+8];
	add.s64 	%rd515, %rd514, %rd513;
	st.u64 	[%rd10+8], %rd515;
	ld.global.u64 	%rd516, [%rd4+8];
	setp.lt.u64 	%p4, %rd515, %rd516;
	selp.u64 	%rd517, 1, 0, %p4;
	ld.global.u64 	%rd518, [%rd4+16];
	add.s64 	%rd519, %rd518, %rd517;
	st.u64 	[%rd10+16], %rd519;
	ld.global.u64 	%rd520, [%rd4+16];
	setp.lt.u64 	%p5, %rd519, %rd520;
	selp.u64 	%rd521, 1, 0, %p5;
	ld.global.u64 	%rd522, [%rd4+24];
	add.s64 	%rd523, %rd522, %rd521;
	shr.u64 	%rd524, %rd523, 56;
	st.u8 	[%rd10], %rd524;
	st.u8 	[%rd10+31], %rd511;
	shr.u64 	%rd525, %rd511, 8;
	shr.u64 	%rd526, %rd523, 48;
	st.u8 	[%rd10+1], %rd526;
	st.u8 	[%rd10+30], %rd525;
	shr.u64 	%rd527, %rd511, 16;
	shr.u64 	%rd528, %rd523, 40;
	st.u8 	[%rd10+2], %rd528;
	st.u8 	[%rd10+29], %rd527;
	shr.u64 	%rd529, %rd511, 24;
	shr.u64 	%rd530, %rd523, 32;
	st.u8 	[%rd10+3], %rd530;
	st.u8 	[%rd10+28], %rd529;
	shr.u64 	%rd531, %rd511, 32;
	shr.u64 	%rd532, %rd523, 24;
	st.u8 	[%rd10+4], %rd532;
	st.u8 	[%rd10+27], %rd531;
	shr.u64 	%rd533, %rd511, 40;
	shr.u64 	%rd534, %rd523, 16;
	st.u8 	[%rd10+5], %rd534;
	st.u8 	[%rd10+26], %rd533;
	shr.u64 	%rd535, %rd511, 48;
	shr.u64 	%rd536, %rd523, 8;
	st.u8 	[%rd10+6], %rd536;
	st.u8 	[%rd10+25], %rd535;
	shr.u64 	%rd537, %rd511, 56;
	st.u8 	[%rd10+7], %rd523;
	st.u8 	[%rd10+24], %rd537;
	shr.u64 	%rd538, %rd519, 56;
	st.u8 	[%rd10+8], %rd538;
	st.u8 	[%rd10+23], %rd515;
	shr.u64 	%rd539, %rd515, 8;
	shr.u64 	%rd540, %rd519, 48;
	st.u8 	[%rd10+9], %rd540;
	st.u8 	[%rd10+22], %rd539;
	shr.u64 	%rd541, %rd515, 16;
	shr.u64 	%rd542, %rd519, 40;
	st.u8 	[%rd10+10], %rd542;
	st.u8 	[%rd10+21], %rd541;
	shr.u64 	%rd543, %rd515, 24;
	shr.u64 	%rd544, %rd519, 32;
	st.u8 	[%rd10+11], %rd544;
	st.u8 	[%rd10+20], %rd543;
	shr.u64 	%rd545, %rd515, 32;
	shr.u64 	%rd546, %rd519, 24;
	st.u8 	[%rd10+12], %rd546;
	st.u8 	[%rd10+19], %rd545;
	shr.u64 	%rd547, %rd515, 40;
	shr.u64 	%rd548, %rd519, 16;
	st.u8 	[%rd10+13], %rd548;
	st.u8 	[%rd10+18], %rd547;
	shr.u64 	%rd549, %rd515, 48;
	shr.u64 	%rd550, %rd519, 8;
	st.u8 	[%rd10+14], %rd550;
	st.u8 	[%rd10+17], %rd549;
	shr.u64 	%rd551, %rd515, 56;
	st.u8 	[%rd10+15], %rd519;
	st.u8 	[%rd10+16], %rd551;

$L__BB0_4:
	add.s64 	%rd552, %rd10, %rd1728;
	ld.u8 	%rs66, [%rd552];
	add.s64 	%rd553, %rd1, %rd1728;
	st.local.u8 	[%rd553+32], %rs66;
	add.s64 	%rd1728, %rd1728, 1;
	setp.lt.u64 	%p6, %rd1728, 32;
	@%p6 bra 	$L__BB0_4;

	mov.u64 	%rd1729, 0;

$L__BB0_6:
	add.s64 	%rd1729, %rd1729, 1;
	add.s64 	%rd555, %rd3, %rd1729;
	mov.u16 	%rs67, 0;
	st.local.u8 	[%rd555], %rs67;
	setp.lt.u64 	%p7, %rd1729, 423;
	@%p7 bra 	$L__BB0_6;

	mov.u64 	%rd1793, 0;
	st.local.u8 	[%rd3], %rs67;
	mov.u32 	%r34, 256;
	st.local.u32 	[%rd3+4], %r34;
	mov.u64 	%rd558, 1088;
	st.local.u64 	[%rd3+8], %rd558;
	mov.u64 	%rd559, 136;
	st.local.u64 	[%rd3+16], %rd559;
	mov.u64 	%rd560, 17;
	st.local.u64 	[%rd3+24], %rd560;
	st.local.u64 	[%rd3+424], %rd1793;
	mov.u64 	%rd1792, %rd1793;

$L__BB0_8:
	ld.local.u64 	%rd1764, [%rd3+16];
	mov.u64 	%rd561, 64;
	sub.s64 	%rd562, %rd561, %rd1764;
	setp.gt.s64 	%p8, %rd1793, %rd562;
	setp.ne.s64 	%p9, %rd1792, 0;
	or.pred  	%p10, %p9, %p8;
	@%p10 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_9;

$L__BB0_16:
	sub.s64 	%rd720, %rd1764, %rd1792;
	sub.s64 	%rd722, %rd561, %rd1793;
	min.s64 	%rd107, %rd720, %rd722;
	setp.eq.s64 	%p15, %rd107, 0;
	@%p15 bra 	$L__BB0_20;

	mov.u64 	%rd1763, 0;

$L__BB0_18:
	add.s64 	%rd724, %rd1793, %rd1763;
	add.s64 	%rd725, %rd1, %rd724;
	ld.local.u8 	%rs69, [%rd725];
	add.s64 	%rd726, %rd1792, %rd1763;
	add.s64 	%rd727, %rd3, %rd726;
	st.local.u8 	[%rd727+232], %rs69;
	add.s64 	%rd1763, %rd1763, 1;
	setp.lt.u64 	%p16, %rd1763, %rd107;
	@%p16 bra 	$L__BB0_18;

	ld.local.u64 	%rd1764, [%rd3+16];

$L__BB0_20:
	add.s64 	%rd1793, %rd107, %rd1793;
	add.s64 	%rd1792, %rd107, %rd1792;
	setp.ne.s64 	%p17, %rd1792, %rd1764;
	@%p17 bra 	$L__BB0_27;

	ld.local.u64 	%rd728, [%rd3+24];
	setp.eq.s64 	%p18, %rd728, 0;
	@%p18 bra 	$L__BB0_24;

	mov.u64 	%rd1765, 0;
	mov.u64 	%rd1766, %rd1765;

$L__BB0_23:
	add.s64 	%rd731, %rd3, %rd1766;
	ld.local.u64 	%rd732, [%rd731+32];
	ld.local.u8 	%rd733, [%rd731+232];
	ld.local.u8 	%rd734, [%rd731+233];
	bfi.b64 	%rd735, %rd734, %rd733, 8, 8;
	ld.local.u8 	%rd736, [%rd731+234];
	ld.local.u8 	%rd737, [%rd731+235];
	bfi.b64 	%rd738, %rd737, %rd736, 8, 8;
	bfi.b64 	%rd739, %rd738, %rd735, 16, 16;
	ld.local.u8 	%rd740, [%rd731+236];
	ld.local.u8 	%rd741, [%rd731+237];
	bfi.b64 	%rd742, %rd741, %rd740, 8, 8;
	ld.local.u8 	%rd743, [%rd731+238];
	ld.local.u8 	%rd744, [%rd731+239];
	bfi.b64 	%rd745, %rd744, %rd743, 8, 8;
	bfi.b64 	%rd746, %rd745, %rd742, 16, 16;
	bfi.b64 	%rd747, %rd746, %rd739, 32, 32;
	xor.b64  	%rd748, %rd732, %rd747;
	st.local.u64 	[%rd731+32], %rd748;
	add.s64 	%rd1766, %rd1766, 8;
	ld.local.u64 	%rd749, [%rd3+24];
	add.s64 	%rd1765, %rd1765, 1;
	setp.lt.u64 	%p19, %rd1765, %rd749;
	@%p19 bra 	$L__BB0_23;

$L__BB0_24:
	ld.local.u64 	%rd1791, [%rd3+32];
	ld.local.u64 	%rd1790, [%rd3+72];
	ld.local.u64 	%rd1789, [%rd3+112];
	ld.local.u64 	%rd1788, [%rd3+152];
	ld.local.u64 	%rd1787, [%rd3+192];
	ld.local.u64 	%rd1786, [%rd3+40];
	ld.local.u64 	%rd1785, [%rd3+80];
	ld.local.u64 	%rd1784, [%rd3+120];
	ld.local.u64 	%rd1783, [%rd3+160];
	ld.local.u64 	%rd1782, [%rd3+200];
	ld.local.u64 	%rd1781, [%rd3+48];
	ld.local.u64 	%rd1780, [%rd3+88];
	ld.local.u64 	%rd1779, [%rd3+128];
	ld.local.u64 	%rd1778, [%rd3+168];
	ld.local.u64 	%rd1777, [%rd3+208];
	ld.local.u64 	%rd1776, [%rd3+56];
	ld.local.u64 	%rd1775, [%rd3+96];
	ld.local.u64 	%rd1774, [%rd3+136];
	ld.local.u64 	%rd1773, [%rd3+176];
	ld.local.u64 	%rd1772, [%rd3+216];
	ld.local.u64 	%rd1771, [%rd3+64];
	ld.local.u64 	%rd1770, [%rd3+104];
	ld.local.u64 	%rd1769, [%rd3+144];
	ld.local.u64 	%rd1768, [%rd3+184];
	ld.local.u64 	%rd1767, [%rd3+224];
	mov.u32 	%r708, 0;

$L__BB0_25:
	xor.b64  	%rd750, %rd1790, %rd1791;
	xor.b64  	%rd751, %rd750, %rd1789;
	xor.b64  	%rd752, %rd751, %rd1788;
	xor.b64  	%rd753, %rd752, %rd1787;
	xor.b64  	%rd754, %rd1785, %rd1786;
	xor.b64  	%rd755, %rd754, %rd1784;
	xor.b64  	%rd756, %rd755, %rd1783;
	xor.b64  	%rd757, %rd756, %rd1782;
	xor.b64  	%rd758, %rd1780, %rd1781;
	xor.b64  	%rd759, %rd758, %rd1779;
	xor.b64  	%rd760, %rd759, %rd1778;
	xor.b64  	%rd761, %rd760, %rd1777;
	xor.b64  	%rd762, %rd1775, %rd1776;
	xor.b64  	%rd763, %rd762, %rd1774;
	xor.b64  	%rd764, %rd763, %rd1773;
	xor.b64  	%rd765, %rd764, %rd1772;
	xor.b64  	%rd766, %rd1770, %rd1771;
	xor.b64  	%rd767, %rd766, %rd1769;
	xor.b64  	%rd768, %rd767, %rd1768;
	xor.b64  	%rd769, %rd768, %rd1767;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r153}, %rd757;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r154,%dummy}, %rd757;
	}
	shf.l.wrap.b32 	%r155, %r154, %r153, 1;
	shf.l.wrap.b32 	%r156, %r153, %r154, 1;
	mov.b64 	%rd770, {%r156, %r155};
	xor.b64  	%rd771, %rd769, %rd770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r157}, %rd761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r158,%dummy}, %rd761;
	}
	shf.l.wrap.b32 	%r159, %r158, %r157, 1;
	shf.l.wrap.b32 	%r160, %r157, %r158, 1;
	mov.b64 	%rd772, {%r160, %r159};
	xor.b64  	%rd773, %rd772, %rd753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r161}, %rd765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r162,%dummy}, %rd765;
	}
	shf.l.wrap.b32 	%r163, %r162, %r161, 1;
	shf.l.wrap.b32 	%r164, %r161, %r162, 1;
	mov.b64 	%rd774, {%r164, %r163};
	xor.b64  	%rd775, %rd774, %rd757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r165}, %rd769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r166,%dummy}, %rd769;
	}
	shf.l.wrap.b32 	%r167, %r166, %r165, 1;
	shf.l.wrap.b32 	%r168, %r165, %r166, 1;
	mov.b64 	%rd776, {%r168, %r167};
	xor.b64  	%rd777, %rd776, %rd761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r169}, %rd753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r170,%dummy}, %rd753;
	}
	shf.l.wrap.b32 	%r171, %r170, %r169, 1;
	shf.l.wrap.b32 	%r172, %r169, %r170, 1;
	mov.b64 	%rd778, {%r172, %r171};
	xor.b64  	%rd779, %rd765, %rd778;
	xor.b64  	%rd780, %rd771, %rd1791;
	xor.b64  	%rd781, %rd1790, %rd771;
	xor.b64  	%rd782, %rd1789, %rd771;
	xor.b64  	%rd783, %rd1788, %rd771;
	xor.b64  	%rd784, %rd1787, %rd771;
	xor.b64  	%rd785, %rd1786, %rd773;
	xor.b64  	%rd786, %rd1785, %rd773;
	xor.b64  	%rd787, %rd1784, %rd773;
	xor.b64  	%rd788, %rd1783, %rd773;
	xor.b64  	%rd789, %rd1782, %rd773;
	xor.b64  	%rd790, %rd1781, %rd775;
	xor.b64  	%rd791, %rd1780, %rd775;
	xor.b64  	%rd792, %rd1779, %rd775;
	xor.b64  	%rd793, %rd1778, %rd775;
	xor.b64  	%rd794, %rd1777, %rd775;
	xor.b64  	%rd795, %rd1776, %rd777;
	xor.b64  	%rd796, %rd1775, %rd777;
	xor.b64  	%rd797, %rd1774, %rd777;
	xor.b64  	%rd798, %rd1773, %rd777;
	xor.b64  	%rd799, %rd1772, %rd777;
	xor.b64  	%rd800, %rd1771, %rd779;
	xor.b64  	%rd801, %rd1770, %rd779;
	xor.b64  	%rd802, %rd1769, %rd779;
	xor.b64  	%rd803, %rd1768, %rd779;
	xor.b64  	%rd804, %rd1767, %rd779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r173}, %rd785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r174,%dummy}, %rd785;
	}
	shf.l.wrap.b32 	%r175, %r174, %r173, 1;
	shf.l.wrap.b32 	%r176, %r173, %r174, 1;
	mov.b64 	%rd805, {%r176, %r175};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r177,%dummy}, %rd786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r178}, %rd786;
	}
	shf.r.wrap.b32 	%r179, %r178, %r177, 20;
	shf.r.wrap.b32 	%r180, %r177, %r178, 20;
	mov.b64 	%rd806, {%r180, %r179};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r181}, %rd801;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r182,%dummy}, %rd801;
	}
	shf.l.wrap.b32 	%r183, %r182, %r181, 20;
	shf.l.wrap.b32 	%r184, %r181, %r182, 20;
	mov.b64 	%rd807, {%r184, %r183};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r185,%dummy}, %rd794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r186}, %rd794;
	}
	shf.r.wrap.b32 	%r187, %r186, %r185, 3;
	shf.r.wrap.b32 	%r188, %r185, %r186, 3;
	mov.b64 	%rd808, {%r188, %r187};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r189,%dummy}, %rd802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r190}, %rd802;
	}
	shf.r.wrap.b32 	%r191, %r190, %r189, 25;
	shf.r.wrap.b32 	%r192, %r189, %r190, 25;
	mov.b64 	%rd809, {%r192, %r191};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r193}, %rd784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r194,%dummy}, %rd784;
	}
	shf.l.wrap.b32 	%r195, %r194, %r193, 18;
	shf.l.wrap.b32 	%r196, %r193, %r194, 18;
	mov.b64 	%rd810, {%r196, %r195};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r197,%dummy}, %rd790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r198}, %rd790;
	}
	shf.r.wrap.b32 	%r199, %r198, %r197, 2;
	shf.r.wrap.b32 	%r200, %r197, %r198, 2;
	mov.b64 	%rd811, {%r200, %r199};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r201,%dummy}, %rd792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r202}, %rd792;
	}
	shf.r.wrap.b32 	%r203, %r202, %r201, 21;
	shf.r.wrap.b32 	%r204, %r201, %r202, 21;
	mov.b64 	%rd812, {%r204, %r203};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r205}, %rd797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r206,%dummy}, %rd797;
	}
	shf.l.wrap.b32 	%r207, %r206, %r205, 25;
	shf.l.wrap.b32 	%r208, %r205, %r206, 25;
	mov.b64 	%rd813, {%r208, %r207};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r209}, %rd803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r210,%dummy}, %rd803;
	}
	shf.l.wrap.b32 	%r211, %r210, %r209, 8;
	shf.l.wrap.b32 	%r212, %r209, %r210, 8;
	mov.b64 	%rd814, {%r212, %r211};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r213,%dummy}, %rd799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r214}, %rd799;
	}
	shf.r.wrap.b32 	%r215, %r214, %r213, 8;
	shf.r.wrap.b32 	%r216, %r213, %r214, 8;
	mov.b64 	%rd815, {%r216, %r215};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r217,%dummy}, %rd783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r218}, %rd783;
	}
	shf.r.wrap.b32 	%r219, %r218, %r217, 23;
	shf.r.wrap.b32 	%r220, %r217, %r218, 23;
	mov.b64 	%rd816, {%r220, %r219};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r221}, %rd800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r222,%dummy}, %rd800;
	}
	shf.l.wrap.b32 	%r223, %r222, %r221, 27;
	shf.l.wrap.b32 	%r224, %r221, %r222, 27;
	mov.b64 	%rd817, {%r224, %r223};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r225}, %rd804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r226,%dummy}, %rd804;
	}
	shf.l.wrap.b32 	%r227, %r226, %r225, 14;
	shf.l.wrap.b32 	%r228, %r225, %r226, 14;
	mov.b64 	%rd818, {%r228, %r227};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r229}, %rd789;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r230,%dummy}, %rd789;
	}
	shf.l.wrap.b32 	%r231, %r230, %r229, 2;
	shf.l.wrap.b32 	%r232, %r229, %r230, 2;
	mov.b64 	%rd819, {%r232, %r231};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r233,%dummy}, %rd796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r234}, %rd796;
	}
	shf.r.wrap.b32 	%r235, %r234, %r233, 9;
	shf.r.wrap.b32 	%r236, %r233, %r234, 9;
	mov.b64 	%rd820, {%r236, %r235};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r237,%dummy}, %rd788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r238}, %rd788;
	}
	shf.r.wrap.b32 	%r239, %r238, %r237, 19;
	shf.r.wrap.b32 	%r240, %r237, %r238, 19;
	mov.b64 	%rd821, {%r240, %r239};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r241,%dummy}, %rd781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r242}, %rd781;
	}
	shf.r.wrap.b32 	%r243, %r242, %r241, 28;
	shf.r.wrap.b32 	%r244, %r241, %r242, 28;
	mov.b64 	%rd822, {%r244, %r243};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r245}, %rd795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r246,%dummy}, %rd795;
	}
	shf.l.wrap.b32 	%r247, %r246, %r245, 28;
	shf.l.wrap.b32 	%r248, %r245, %r246, 28;
	mov.b64 	%rd823, {%r248, %r247};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r249}, %rd798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r250,%dummy}, %rd798;
	}
	shf.l.wrap.b32 	%r251, %r250, %r249, 21;
	shf.l.wrap.b32 	%r252, %r249, %r250, 21;
	mov.b64 	%rd824, {%r252, %r251};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r253}, %rd793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r254,%dummy}, %rd793;
	}
	shf.l.wrap.b32 	%r255, %r254, %r253, 15;
	shf.l.wrap.b32 	%r256, %r253, %r254, 15;
	mov.b64 	%rd825, {%r256, %r255};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r257}, %rd787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r258,%dummy}, %rd787;
	}
	shf.l.wrap.b32 	%r259, %r258, %r257, 10;
	shf.l.wrap.b32 	%r260, %r257, %r258, 10;
	mov.b64 	%rd826, {%r260, %r259};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r261}, %rd791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r262,%dummy}, %rd791;
	}
	shf.l.wrap.b32 	%r263, %r262, %r261, 6;
	shf.l.wrap.b32 	%r264, %r261, %r262, 6;
	mov.b64 	%rd827, {%r264, %r263};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r265}, %rd782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r266,%dummy}, %rd782;
	}
	shf.l.wrap.b32 	%r267, %r266, %r265, 3;
	shf.l.wrap.b32 	%r268, %r265, %r266, 3;
	mov.b64 	%rd828, {%r268, %r267};
	not.b64 	%rd829, %rd806;
	and.b64  	%rd830, %rd812, %rd829;
	xor.b64  	%rd831, %rd830, %rd780;
	not.b64 	%rd832, %rd812;
	and.b64  	%rd833, %rd824, %rd832;
	xor.b64  	%rd1786, %rd833, %rd806;
	not.b64 	%rd834, %rd824;
	and.b64  	%rd835, %rd818, %rd834;
	xor.b64  	%rd1781, %rd812, %rd835;
	not.b64 	%rd836, %rd818;
	and.b64  	%rd837, %rd780, %rd836;
	xor.b64  	%rd1776, %rd824, %rd837;
	not.b64 	%rd838, %rd780;
	and.b64  	%rd839, %rd806, %rd838;
	xor.b64  	%rd1771, %rd818, %rd839;
	not.b64 	%rd840, %rd807;
	and.b64  	%rd841, %rd828, %rd840;
	xor.b64  	%rd1790, %rd841, %rd823;
	not.b64 	%rd842, %rd828;
	and.b64  	%rd843, %rd821, %rd842;
	xor.b64  	%rd1785, %rd843, %rd807;
	not.b64 	%rd844, %rd821;
	and.b64  	%rd845, %rd808, %rd844;
	xor.b64  	%rd1780, %rd828, %rd845;
	not.b64 	%rd846, %rd808;
	and.b64  	%rd847, %rd823, %rd846;
	xor.b64  	%rd1775, %rd821, %rd847;
	not.b64 	%rd848, %rd823;
	and.b64  	%rd849, %rd807, %rd848;
	xor.b64  	%rd1770, %rd808, %rd849;
	not.b64 	%rd850, %rd827;
	and.b64  	%rd851, %rd813, %rd850;
	xor.b64  	%rd1789, %rd851, %rd805;
	not.b64 	%rd852, %rd813;
	and.b64  	%rd853, %rd814, %rd852;
	xor.b64  	%rd1784, %rd853, %rd827;
	not.b64 	%rd854, %rd814;
	and.b64  	%rd855, %rd810, %rd854;
	xor.b64  	%rd1779, %rd813, %rd855;
	not.b64 	%rd856, %rd810;
	and.b64  	%rd857, %rd805, %rd856;
	xor.b64  	%rd1774, %rd814, %rd857;
	not.b64 	%rd858, %rd805;
	and.b64  	%rd859, %rd827, %rd858;
	xor.b64  	%rd1769, %rd810, %rd859;
	not.b64 	%rd860, %rd822;
	and.b64  	%rd861, %rd826, %rd860;
	xor.b64  	%rd1788, %rd861, %rd817;
	not.b64 	%rd862, %rd826;
	and.b64  	%rd863, %rd825, %rd862;
	xor.b64  	%rd1783, %rd863, %rd822;
	not.b64 	%rd864, %rd825;
	and.b64  	%rd865, %rd815, %rd864;
	xor.b64  	%rd1778, %rd826, %rd865;
	not.b64 	%rd866, %rd815;
	and.b64  	%rd867, %rd817, %rd866;
	xor.b64  	%rd1773, %rd825, %rd867;
	not.b64 	%rd868, %rd817;
	and.b64  	%rd869, %rd822, %rd868;
	xor.b64  	%rd1768, %rd815, %rd869;
	not.b64 	%rd870, %rd820;
	and.b64  	%rd871, %rd809, %rd870;
	xor.b64  	%rd1787, %rd871, %rd811;
	not.b64 	%rd872, %rd809;
	and.b64  	%rd873, %rd816, %rd872;
	xor.b64  	%rd1782, %rd873, %rd820;
	not.b64 	%rd874, %rd816;
	and.b64  	%rd875, %rd819, %rd874;
	xor.b64  	%rd1777, %rd809, %rd875;
	not.b64 	%rd876, %rd819;
	and.b64  	%rd877, %rd811, %rd876;
	xor.b64  	%rd1772, %rd816, %rd877;
	not.b64 	%rd878, %rd811;
	and.b64  	%rd879, %rd820, %rd878;
	xor.b64  	%rd1767, %rd819, %rd879;
	mul.wide.s32 	%rd880, %r708, 8;
	mov.u64 	%rd881, CUDA_KECCAK_CONSTS;
	add.s64 	%rd882, %rd881, %rd880;
	ld.const.u64 	%rd883, [%rd882];
	xor.b64  	%rd1791, %rd831, %rd883;
	add.s32 	%r708, %r708, 1;
	setp.ne.s32 	%p20, %r708, 24;
	@%p20 bra 	$L__BB0_25;

	mov.u64 	%rd1792, 0;
	st.local.u64 	[%rd3+32], %rd1791;
	st.local.u64 	[%rd3+72], %rd1790;
	st.local.u64 	[%rd3+112], %rd1789;
	st.local.u64 	[%rd3+152], %rd1788;
	st.local.u64 	[%rd3+192], %rd1787;
	st.local.u64 	[%rd3+40], %rd1786;
	st.local.u64 	[%rd3+80], %rd1785;
	st.local.u64 	[%rd3+120], %rd1784;
	st.local.u64 	[%rd3+160], %rd1783;
	st.local.u64 	[%rd3+200], %rd1782;
	st.local.u64 	[%rd3+48], %rd1781;
	st.local.u64 	[%rd3+88], %rd1780;
	st.local.u64 	[%rd3+128], %rd1779;
	st.local.u64 	[%rd3+168], %rd1778;
	st.local.u64 	[%rd3+208], %rd1777;
	st.local.u64 	[%rd3+56], %rd1776;
	st.local.u64 	[%rd3+96], %rd1775;
	st.local.u64 	[%rd3+136], %rd1774;
	st.local.u64 	[%rd3+176], %rd1773;
	st.local.u64 	[%rd3+216], %rd1772;
	st.local.u64 	[%rd3+64], %rd1771;
	st.local.u64 	[%rd3+104], %rd1770;
	st.local.u64 	[%rd3+144], %rd1769;
	st.local.u64 	[%rd3+184], %rd1768;
	st.local.u64 	[%rd3+224], %rd1767;
	bra.uni 	$L__BB0_27;

$L__BB0_9:
	ld.local.u64 	%rd1732, [%rd3+24];

$L__BB0_10:
	setp.eq.s64 	%p11, %rd1732, 0;
	mov.u64 	%rd1732, 0;
	@%p11 bra 	$L__BB0_13;

	add.s64 	%rd1734, %rd1, %rd1793;
	mov.u64 	%rd1736, 0;
	mov.u64 	%rd1735, %rd3;

$L__BB0_12:
	ld.local.u64 	%rd565, [%rd1735+32];
	ld.local.u8 	%rd566, [%rd1734];
	ld.local.u8 	%rd567, [%rd1734+1];
	bfi.b64 	%rd568, %rd567, %rd566, 8, 8;
	ld.local.u8 	%rd569, [%rd1734+2];
	ld.local.u8 	%rd570, [%rd1734+3];
	bfi.b64 	%rd571, %rd570, %rd569, 8, 8;
	bfi.b64 	%rd572, %rd571, %rd568, 16, 16;
	ld.local.u8 	%rd573, [%rd1734+4];
	ld.local.u8 	%rd574, [%rd1734+5];
	bfi.b64 	%rd575, %rd574, %rd573, 8, 8;
	ld.local.u8 	%rd576, [%rd1734+6];
	ld.local.u8 	%rd577, [%rd1734+7];
	bfi.b64 	%rd578, %rd577, %rd576, 8, 8;
	bfi.b64 	%rd579, %rd578, %rd575, 16, 16;
	bfi.b64 	%rd580, %rd579, %rd572, 32, 32;
	xor.b64  	%rd581, %rd565, %rd580;
	st.local.u64 	[%rd1735+32], %rd581;
	add.s64 	%rd1735, %rd1735, 8;
	add.s64 	%rd1734, %rd1734, 8;
	ld.local.u64 	%rd1732, [%rd3+24];
	add.s64 	%rd1736, %rd1736, 1;
	setp.lt.u64 	%p12, %rd1736, %rd1732;
	@%p12 bra 	$L__BB0_12;

$L__BB0_13:
	ld.local.u64 	%rd1762, [%rd3+32];
	ld.local.u64 	%rd1761, [%rd3+72];
	ld.local.u64 	%rd1760, [%rd3+112];
	ld.local.u64 	%rd1759, [%rd3+152];
	ld.local.u64 	%rd1758, [%rd3+192];
	ld.local.u64 	%rd1757, [%rd3+40];
	ld.local.u64 	%rd1756, [%rd3+80];
	ld.local.u64 	%rd1755, [%rd3+120];
	ld.local.u64 	%rd1754, [%rd3+160];
	ld.local.u64 	%rd1753, [%rd3+200];
	ld.local.u64 	%rd1752, [%rd3+48];
	ld.local.u64 	%rd1751, [%rd3+88];
	ld.local.u64 	%rd1750, [%rd3+128];
	ld.local.u64 	%rd1749, [%rd3+168];
	ld.local.u64 	%rd1748, [%rd3+208];
	ld.local.u64 	%rd1747, [%rd3+56];
	ld.local.u64 	%rd1746, [%rd3+96];
	ld.local.u64 	%rd1745, [%rd3+136];
	ld.local.u64 	%rd1744, [%rd3+176];
	ld.local.u64 	%rd1743, [%rd3+216];
	ld.local.u64 	%rd1742, [%rd3+64];
	ld.local.u64 	%rd1741, [%rd3+104];
	ld.local.u64 	%rd1740, [%rd3+144];
	ld.local.u64 	%rd1739, [%rd3+184];
	ld.local.u64 	%rd1738, [%rd3+224];
	mov.u32 	%r707, 0;

$L__BB0_14:
	xor.b64  	%rd582, %rd1761, %rd1762;
	xor.b64  	%rd583, %rd582, %rd1760;
	xor.b64  	%rd584, %rd583, %rd1759;
	xor.b64  	%rd585, %rd584, %rd1758;
	xor.b64  	%rd586, %rd1756, %rd1757;
	xor.b64  	%rd587, %rd586, %rd1755;
	xor.b64  	%rd588, %rd587, %rd1754;
	xor.b64  	%rd589, %rd588, %rd1753;
	xor.b64  	%rd590, %rd1751, %rd1752;
	xor.b64  	%rd591, %rd590, %rd1750;
	xor.b64  	%rd592, %rd591, %rd1749;
	xor.b64  	%rd593, %rd592, %rd1748;
	xor.b64  	%rd594, %rd1746, %rd1747;
	xor.b64  	%rd595, %rd594, %rd1745;
	xor.b64  	%rd596, %rd595, %rd1744;
	xor.b64  	%rd597, %rd596, %rd1743;
	xor.b64  	%rd598, %rd1741, %rd1742;
	xor.b64  	%rd599, %rd598, %rd1740;
	xor.b64  	%rd600, %rd599, %rd1739;
	xor.b64  	%rd601, %rd600, %rd1738;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r36}, %rd589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r37,%dummy}, %rd589;
	}
	shf.l.wrap.b32 	%r38, %r37, %r36, 1;
	shf.l.wrap.b32 	%r39, %r36, %r37, 1;
	mov.b64 	%rd602, {%r39, %r38};
	xor.b64  	%rd603, %rd601, %rd602;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r40}, %rd593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r41,%dummy}, %rd593;
	}
	shf.l.wrap.b32 	%r42, %r41, %r40, 1;
	shf.l.wrap.b32 	%r43, %r40, %r41, 1;
	mov.b64 	%rd604, {%r43, %r42};
	xor.b64  	%rd605, %rd604, %rd585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r44}, %rd597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r45,%dummy}, %rd597;
	}
	shf.l.wrap.b32 	%r46, %r45, %r44, 1;
	shf.l.wrap.b32 	%r47, %r44, %r45, 1;
	mov.b64 	%rd606, {%r47, %r46};
	xor.b64  	%rd607, %rd606, %rd589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r48}, %rd601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r49,%dummy}, %rd601;
	}
	shf.l.wrap.b32 	%r50, %r49, %r48, 1;
	shf.l.wrap.b32 	%r51, %r48, %r49, 1;
	mov.b64 	%rd608, {%r51, %r50};
	xor.b64  	%rd609, %rd608, %rd593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r52}, %rd585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r53,%dummy}, %rd585;
	}
	shf.l.wrap.b32 	%r54, %r53, %r52, 1;
	shf.l.wrap.b32 	%r55, %r52, %r53, 1;
	mov.b64 	%rd610, {%r55, %r54};
	xor.b64  	%rd611, %rd597, %rd610;
	xor.b64  	%rd612, %rd603, %rd1762;
	xor.b64  	%rd613, %rd1761, %rd603;
	xor.b64  	%rd614, %rd1760, %rd603;
	xor.b64  	%rd615, %rd1759, %rd603;
	xor.b64  	%rd616, %rd1758, %rd603;
	xor.b64  	%rd617, %rd1757, %rd605;
	xor.b64  	%rd618, %rd1756, %rd605;
	xor.b64  	%rd619, %rd1755, %rd605;
	xor.b64  	%rd620, %rd1754, %rd605;
	xor.b64  	%rd621, %rd1753, %rd605;
	xor.b64  	%rd622, %rd1752, %rd607;
	xor.b64  	%rd623, %rd1751, %rd607;
	xor.b64  	%rd624, %rd1750, %rd607;
	xor.b64  	%rd625, %rd1749, %rd607;
	xor.b64  	%rd626, %rd1748, %rd607;
	xor.b64  	%rd627, %rd1747, %rd609;
	xor.b64  	%rd628, %rd1746, %rd609;
	xor.b64  	%rd629, %rd1745, %rd609;
	xor.b64  	%rd630, %rd1744, %rd609;
	xor.b64  	%rd631, %rd1743, %rd609;
	xor.b64  	%rd632, %rd1742, %rd611;
	xor.b64  	%rd633, %rd1741, %rd611;
	xor.b64  	%rd634, %rd1740, %rd611;
	xor.b64  	%rd635, %rd1739, %rd611;
	xor.b64  	%rd636, %rd1738, %rd611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r56}, %rd617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r57,%dummy}, %rd617;
	}
	shf.l.wrap.b32 	%r58, %r57, %r56, 1;
	shf.l.wrap.b32 	%r59, %r56, %r57, 1;
	mov.b64 	%rd637, {%r59, %r58};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r60,%dummy}, %rd618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r61}, %rd618;
	}
	shf.r.wrap.b32 	%r62, %r61, %r60, 20;
	shf.r.wrap.b32 	%r63, %r60, %r61, 20;
	mov.b64 	%rd638, {%r63, %r62};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r64}, %rd633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r65,%dummy}, %rd633;
	}
	shf.l.wrap.b32 	%r66, %r65, %r64, 20;
	shf.l.wrap.b32 	%r67, %r64, %r65, 20;
	mov.b64 	%rd639, {%r67, %r66};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r68,%dummy}, %rd626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r69}, %rd626;
	}
	shf.r.wrap.b32 	%r70, %r69, %r68, 3;
	shf.r.wrap.b32 	%r71, %r68, %r69, 3;
	mov.b64 	%rd640, {%r71, %r70};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r72,%dummy}, %rd634;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r73}, %rd634;
	}
	shf.r.wrap.b32 	%r74, %r73, %r72, 25;
	shf.r.wrap.b32 	%r75, %r72, %r73, 25;
	mov.b64 	%rd641, {%r75, %r74};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r76}, %rd616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r77,%dummy}, %rd616;
	}
	shf.l.wrap.b32 	%r78, %r77, %r76, 18;
	shf.l.wrap.b32 	%r79, %r76, %r77, 18;
	mov.b64 	%rd642, {%r79, %r78};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r80,%dummy}, %rd622;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r81}, %rd622;
	}
	shf.r.wrap.b32 	%r82, %r81, %r80, 2;
	shf.r.wrap.b32 	%r83, %r80, %r81, 2;
	mov.b64 	%rd643, {%r83, %r82};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r84,%dummy}, %rd624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r85}, %rd624;
	}
	shf.r.wrap.b32 	%r86, %r85, %r84, 21;
	shf.r.wrap.b32 	%r87, %r84, %r85, 21;
	mov.b64 	%rd644, {%r87, %r86};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r88}, %rd629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r89,%dummy}, %rd629;
	}
	shf.l.wrap.b32 	%r90, %r89, %r88, 25;
	shf.l.wrap.b32 	%r91, %r88, %r89, 25;
	mov.b64 	%rd645, {%r91, %r90};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r92}, %rd635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r93,%dummy}, %rd635;
	}
	shf.l.wrap.b32 	%r94, %r93, %r92, 8;
	shf.l.wrap.b32 	%r95, %r92, %r93, 8;
	mov.b64 	%rd646, {%r95, %r94};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r96,%dummy}, %rd631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r97}, %rd631;
	}
	shf.r.wrap.b32 	%r98, %r97, %r96, 8;
	shf.r.wrap.b32 	%r99, %r96, %r97, 8;
	mov.b64 	%rd647, {%r99, %r98};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r100,%dummy}, %rd615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r101}, %rd615;
	}
	shf.r.wrap.b32 	%r102, %r101, %r100, 23;
	shf.r.wrap.b32 	%r103, %r100, %r101, 23;
	mov.b64 	%rd648, {%r103, %r102};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r104}, %rd632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r105,%dummy}, %rd632;
	}
	shf.l.wrap.b32 	%r106, %r105, %r104, 27;
	shf.l.wrap.b32 	%r107, %r104, %r105, 27;
	mov.b64 	%rd649, {%r107, %r106};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r108}, %rd636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r109,%dummy}, %rd636;
	}
	shf.l.wrap.b32 	%r110, %r109, %r108, 14;
	shf.l.wrap.b32 	%r111, %r108, %r109, 14;
	mov.b64 	%rd650, {%r111, %r110};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r112}, %rd621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r113,%dummy}, %rd621;
	}
	shf.l.wrap.b32 	%r114, %r113, %r112, 2;
	shf.l.wrap.b32 	%r115, %r112, %r113, 2;
	mov.b64 	%rd651, {%r115, %r114};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r116,%dummy}, %rd628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r117}, %rd628;
	}
	shf.r.wrap.b32 	%r118, %r117, %r116, 9;
	shf.r.wrap.b32 	%r119, %r116, %r117, 9;
	mov.b64 	%rd652, {%r119, %r118};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r120,%dummy}, %rd620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r121}, %rd620;
	}
	shf.r.wrap.b32 	%r122, %r121, %r120, 19;
	shf.r.wrap.b32 	%r123, %r120, %r121, 19;
	mov.b64 	%rd653, {%r123, %r122};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r124,%dummy}, %rd613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r125}, %rd613;
	}
	shf.r.wrap.b32 	%r126, %r125, %r124, 28;
	shf.r.wrap.b32 	%r127, %r124, %r125, 28;
	mov.b64 	%rd654, {%r127, %r126};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r128}, %rd627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r129,%dummy}, %rd627;
	}
	shf.l.wrap.b32 	%r130, %r129, %r128, 28;
	shf.l.wrap.b32 	%r131, %r128, %r129, 28;
	mov.b64 	%rd655, {%r131, %r130};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r132}, %rd630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r133,%dummy}, %rd630;
	}
	shf.l.wrap.b32 	%r134, %r133, %r132, 21;
	shf.l.wrap.b32 	%r135, %r132, %r133, 21;
	mov.b64 	%rd656, {%r135, %r134};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r136}, %rd625;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r137,%dummy}, %rd625;
	}
	shf.l.wrap.b32 	%r138, %r137, %r136, 15;
	shf.l.wrap.b32 	%r139, %r136, %r137, 15;
	mov.b64 	%rd657, {%r139, %r138};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r140}, %rd619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r141,%dummy}, %rd619;
	}
	shf.l.wrap.b32 	%r142, %r141, %r140, 10;
	shf.l.wrap.b32 	%r143, %r140, %r141, 10;
	mov.b64 	%rd658, {%r143, %r142};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r144}, %rd623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r145,%dummy}, %rd623;
	}
	shf.l.wrap.b32 	%r146, %r145, %r144, 6;
	shf.l.wrap.b32 	%r147, %r144, %r145, 6;
	mov.b64 	%rd659, {%r147, %r146};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r148}, %rd614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r149,%dummy}, %rd614;
	}
	shf.l.wrap.b32 	%r150, %r149, %r148, 3;
	shf.l.wrap.b32 	%r151, %r148, %r149, 3;
	mov.b64 	%rd660, {%r151, %r150};
	not.b64 	%rd661, %rd638;
	and.b64  	%rd662, %rd644, %rd661;
	xor.b64  	%rd663, %rd662, %rd612;
	not.b64 	%rd664, %rd644;
	and.b64  	%rd665, %rd656, %rd664;
	xor.b64  	%rd1757, %rd665, %rd638;
	not.b64 	%rd666, %rd656;
	and.b64  	%rd667, %rd650, %rd666;
	xor.b64  	%rd1752, %rd644, %rd667;
	not.b64 	%rd668, %rd650;
	and.b64  	%rd669, %rd612, %rd668;
	xor.b64  	%rd1747, %rd656, %rd669;
	not.b64 	%rd670, %rd612;
	and.b64  	%rd671, %rd638, %rd670;
	xor.b64  	%rd1742, %rd650, %rd671;
	not.b64 	%rd672, %rd639;
	and.b64  	%rd673, %rd660, %rd672;
	xor.b64  	%rd1761, %rd673, %rd655;
	not.b64 	%rd674, %rd660;
	and.b64  	%rd675, %rd653, %rd674;
	xor.b64  	%rd1756, %rd675, %rd639;
	not.b64 	%rd676, %rd653;
	and.b64  	%rd677, %rd640, %rd676;
	xor.b64  	%rd1751, %rd660, %rd677;
	not.b64 	%rd678, %rd640;
	and.b64  	%rd679, %rd655, %rd678;
	xor.b64  	%rd1746, %rd653, %rd679;
	not.b64 	%rd680, %rd655;
	and.b64  	%rd681, %rd639, %rd680;
	xor.b64  	%rd1741, %rd640, %rd681;
	not.b64 	%rd682, %rd659;
	and.b64  	%rd683, %rd645, %rd682;
	xor.b64  	%rd1760, %rd683, %rd637;
	not.b64 	%rd684, %rd645;
	and.b64  	%rd685, %rd646, %rd684;
	xor.b64  	%rd1755, %rd685, %rd659;
	not.b64 	%rd686, %rd646;
	and.b64  	%rd687, %rd642, %rd686;
	xor.b64  	%rd1750, %rd645, %rd687;
	not.b64 	%rd688, %rd642;
	and.b64  	%rd689, %rd637, %rd688;
	xor.b64  	%rd1745, %rd646, %rd689;
	not.b64 	%rd690, %rd637;
	and.b64  	%rd691, %rd659, %rd690;
	xor.b64  	%rd1740, %rd642, %rd691;
	not.b64 	%rd692, %rd654;
	and.b64  	%rd693, %rd658, %rd692;
	xor.b64  	%rd1759, %rd693, %rd649;
	not.b64 	%rd694, %rd658;
	and.b64  	%rd695, %rd657, %rd694;
	xor.b64  	%rd1754, %rd695, %rd654;
	not.b64 	%rd696, %rd657;
	and.b64  	%rd697, %rd647, %rd696;
	xor.b64  	%rd1749, %rd658, %rd697;
	not.b64 	%rd698, %rd647;
	and.b64  	%rd699, %rd649, %rd698;
	xor.b64  	%rd1744, %rd657, %rd699;
	not.b64 	%rd700, %rd649;
	and.b64  	%rd701, %rd654, %rd700;
	xor.b64  	%rd1739, %rd647, %rd701;
	not.b64 	%rd702, %rd652;
	and.b64  	%rd703, %rd641, %rd702;
	xor.b64  	%rd1758, %rd703, %rd643;
	not.b64 	%rd704, %rd641;
	and.b64  	%rd705, %rd648, %rd704;
	xor.b64  	%rd1753, %rd705, %rd652;
	not.b64 	%rd706, %rd648;
	and.b64  	%rd707, %rd651, %rd706;
	xor.b64  	%rd1748, %rd641, %rd707;
	not.b64 	%rd708, %rd651;
	and.b64  	%rd709, %rd643, %rd708;
	xor.b64  	%rd1743, %rd648, %rd709;
	not.b64 	%rd710, %rd643;
	and.b64  	%rd711, %rd652, %rd710;
	xor.b64  	%rd1738, %rd651, %rd711;
	mul.wide.s32 	%rd712, %r707, 8;
	mov.u64 	%rd713, CUDA_KECCAK_CONSTS;
	add.s64 	%rd714, %rd713, %rd712;
	ld.const.u64 	%rd715, [%rd714];
	xor.b64  	%rd1762, %rd663, %rd715;
	add.s32 	%r707, %r707, 1;
	setp.ne.s32 	%p13, %r707, 24;
	@%p13 bra 	$L__BB0_14;

	mov.u64 	%rd1792, 0;
	st.local.u64 	[%rd3+32], %rd1762;
	st.local.u64 	[%rd3+72], %rd1761;
	st.local.u64 	[%rd3+112], %rd1760;
	st.local.u64 	[%rd3+152], %rd1759;
	st.local.u64 	[%rd3+192], %rd1758;
	st.local.u64 	[%rd3+40], %rd1757;
	st.local.u64 	[%rd3+80], %rd1756;
	st.local.u64 	[%rd3+120], %rd1755;
	st.local.u64 	[%rd3+160], %rd1754;
	st.local.u64 	[%rd3+200], %rd1753;
	st.local.u64 	[%rd3+48], %rd1752;
	st.local.u64 	[%rd3+88], %rd1751;
	st.local.u64 	[%rd3+128], %rd1750;
	st.local.u64 	[%rd3+168], %rd1749;
	st.local.u64 	[%rd3+208], %rd1748;
	st.local.u64 	[%rd3+56], %rd1747;
	st.local.u64 	[%rd3+96], %rd1746;
	st.local.u64 	[%rd3+136], %rd1745;
	st.local.u64 	[%rd3+176], %rd1744;
	st.local.u64 	[%rd3+216], %rd1743;
	mov.u64 	%rd717, 64;
	st.local.u64 	[%rd3+64], %rd1742;
	st.local.u64 	[%rd3+104], %rd1741;
	st.local.u64 	[%rd3+144], %rd1740;
	st.local.u64 	[%rd3+184], %rd1739;
	st.local.u64 	[%rd3+224], %rd1738;
	ld.local.u64 	%rd718, [%rd3+16];
	add.s64 	%rd1793, %rd718, %rd1793;
	sub.s64 	%rd719, %rd717, %rd718;
	setp.gt.s64 	%p14, %rd1793, %rd719;
	@%p14 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_10;

$L__BB0_27:
	setp.lt.u64 	%p21, %rd1793, 64;
	@%p21 bra 	$L__BB0_8;

	shl.b64 	%rd1794, %rd1792, 3;
	st.local.u64 	[%rd3+424], %rd1794;
	ld.local.u8 	%rs70, [%rd3];
	setp.eq.s16 	%p22, %rs70, 0;
	@%p22 bra 	$L__BB0_30;

	and.b64  	%rd885, %rd1792, 2305843009213693951;
	add.s64 	%rd886, %rd3, %rd885;
	mov.u16 	%rs71, 2;
	st.local.u8 	[%rd886+232], %rs71;
	ld.local.u64 	%rd887, [%rd3+424];
	add.s64 	%rd1794, %rd887, 2;
	st.local.u64 	[%rd3+424], %rd1794;

$L__BB0_30:
	cvt.u32.u64 	%r269, %rd1794;
	and.b32  	%r270, %r269, 7;
	shr.u64 	%rd888, %rd1794, 3;
	add.s64 	%rd889, %rd3, %rd888;
	mov.u16 	%rs72, 1;
	shl.b16 	%rs73, %rs72, %r270;
	ld.local.u8 	%rs74, [%rd889+232];
	or.b16  	%rs75, %rs74, %rs73;
	st.local.u8 	[%rd889+232], %rs75;
	ld.local.u64 	%rd890, [%rd3+424];
	add.s64 	%rd1823, %rd890, 1;
	st.local.u64 	[%rd3+424], %rd1823;
	ld.local.u64 	%rd891, [%rd3+8];
	setp.ne.s64 	%p23, %rd1823, %rd891;
	@%p23 bra 	$L__BB0_37;

	ld.local.u64 	%rd892, [%rd3+24];
	setp.eq.s64 	%p24, %rd892, 0;
	@%p24 bra 	$L__BB0_34;

	mov.u64 	%rd1795, 0;
	mov.u64 	%rd1796, %rd1795;

$L__BB0_33:
	add.s64 	%rd895, %rd3, %rd1796;
	ld.local.u64 	%rd896, [%rd895+32];
	ld.local.u8 	%rd897, [%rd895+232];
	ld.local.u8 	%rd898, [%rd895+233];
	bfi.b64 	%rd899, %rd898, %rd897, 8, 8;
	ld.local.u8 	%rd900, [%rd895+234];
	ld.local.u8 	%rd901, [%rd895+235];
	bfi.b64 	%rd902, %rd901, %rd900, 8, 8;
	bfi.b64 	%rd903, %rd902, %rd899, 16, 16;
	ld.local.u8 	%rd904, [%rd895+236];
	ld.local.u8 	%rd905, [%rd895+237];
	bfi.b64 	%rd906, %rd905, %rd904, 8, 8;
	ld.local.u8 	%rd907, [%rd895+238];
	ld.local.u8 	%rd908, [%rd895+239];
	bfi.b64 	%rd909, %rd908, %rd907, 8, 8;
	bfi.b64 	%rd910, %rd909, %rd906, 16, 16;
	bfi.b64 	%rd911, %rd910, %rd903, 32, 32;
	xor.b64  	%rd912, %rd896, %rd911;
	st.local.u64 	[%rd895+32], %rd912;
	add.s64 	%rd1796, %rd1796, 8;
	ld.local.u64 	%rd913, [%rd3+24];
	add.s64 	%rd1795, %rd1795, 1;
	setp.lt.u64 	%p25, %rd1795, %rd913;
	@%p25 bra 	$L__BB0_33;

$L__BB0_34:
	ld.local.u64 	%rd1822, [%rd3+32];
	ld.local.u64 	%rd1821, [%rd3+72];
	ld.local.u64 	%rd1820, [%rd3+112];
	ld.local.u64 	%rd1819, [%rd3+152];
	ld.local.u64 	%rd1818, [%rd3+192];
	ld.local.u64 	%rd1817, [%rd3+40];
	ld.local.u64 	%rd1816, [%rd3+80];
	ld.local.u64 	%rd1815, [%rd3+120];
	ld.local.u64 	%rd1814, [%rd3+160];
	ld.local.u64 	%rd1813, [%rd3+200];
	ld.local.u64 	%rd1812, [%rd3+48];
	ld.local.u64 	%rd1811, [%rd3+88];
	ld.local.u64 	%rd1810, [%rd3+128];
	ld.local.u64 	%rd1809, [%rd3+168];
	ld.local.u64 	%rd1808, [%rd3+208];
	ld.local.u64 	%rd1807, [%rd3+56];
	ld.local.u64 	%rd1806, [%rd3+96];
	ld.local.u64 	%rd1805, [%rd3+136];
	ld.local.u64 	%rd1804, [%rd3+176];
	ld.local.u64 	%rd1803, [%rd3+216];
	ld.local.u64 	%rd1802, [%rd3+64];
	ld.local.u64 	%rd1801, [%rd3+104];
	ld.local.u64 	%rd1800, [%rd3+144];
	ld.local.u64 	%rd1799, [%rd3+184];
	ld.local.u64 	%rd1798, [%rd3+224];
	mov.u32 	%r709, 0;
	mov.u64 	%rd1797, CUDA_KECCAK_CONSTS;

$L__BB0_35:
	xor.b64  	%rd915, %rd1821, %rd1822;
	xor.b64  	%rd916, %rd915, %rd1820;
	xor.b64  	%rd917, %rd916, %rd1819;
	xor.b64  	%rd918, %rd917, %rd1818;
	xor.b64  	%rd919, %rd1816, %rd1817;
	xor.b64  	%rd920, %rd919, %rd1815;
	xor.b64  	%rd921, %rd920, %rd1814;
	xor.b64  	%rd922, %rd921, %rd1813;
	xor.b64  	%rd923, %rd1811, %rd1812;
	xor.b64  	%rd924, %rd923, %rd1810;
	xor.b64  	%rd925, %rd924, %rd1809;
	xor.b64  	%rd926, %rd925, %rd1808;
	xor.b64  	%rd927, %rd1806, %rd1807;
	xor.b64  	%rd928, %rd927, %rd1805;
	xor.b64  	%rd929, %rd928, %rd1804;
	xor.b64  	%rd930, %rd929, %rd1803;
	xor.b64  	%rd931, %rd1801, %rd1802;
	xor.b64  	%rd932, %rd931, %rd1800;
	xor.b64  	%rd933, %rd932, %rd1799;
	xor.b64  	%rd934, %rd933, %rd1798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r272}, %rd922;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r273,%dummy}, %rd922;
	}
	shf.l.wrap.b32 	%r274, %r273, %r272, 1;
	shf.l.wrap.b32 	%r275, %r272, %r273, 1;
	mov.b64 	%rd935, {%r275, %r274};
	xor.b64  	%rd936, %rd934, %rd935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r276}, %rd926;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r277,%dummy}, %rd926;
	}
	shf.l.wrap.b32 	%r278, %r277, %r276, 1;
	shf.l.wrap.b32 	%r279, %r276, %r277, 1;
	mov.b64 	%rd937, {%r279, %r278};
	xor.b64  	%rd938, %rd937, %rd918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r280}, %rd930;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r281,%dummy}, %rd930;
	}
	shf.l.wrap.b32 	%r282, %r281, %r280, 1;
	shf.l.wrap.b32 	%r283, %r280, %r281, 1;
	mov.b64 	%rd939, {%r283, %r282};
	xor.b64  	%rd940, %rd939, %rd922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r284}, %rd934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r285,%dummy}, %rd934;
	}
	shf.l.wrap.b32 	%r286, %r285, %r284, 1;
	shf.l.wrap.b32 	%r287, %r284, %r285, 1;
	mov.b64 	%rd941, {%r287, %r286};
	xor.b64  	%rd942, %rd941, %rd926;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r288}, %rd918;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r289,%dummy}, %rd918;
	}
	shf.l.wrap.b32 	%r290, %r289, %r288, 1;
	shf.l.wrap.b32 	%r291, %r288, %r289, 1;
	mov.b64 	%rd943, {%r291, %r290};
	xor.b64  	%rd944, %rd930, %rd943;
	xor.b64  	%rd945, %rd936, %rd1822;
	xor.b64  	%rd946, %rd1821, %rd936;
	xor.b64  	%rd947, %rd1820, %rd936;
	xor.b64  	%rd948, %rd1819, %rd936;
	xor.b64  	%rd949, %rd1818, %rd936;
	xor.b64  	%rd950, %rd1817, %rd938;
	xor.b64  	%rd951, %rd1816, %rd938;
	xor.b64  	%rd952, %rd1815, %rd938;
	xor.b64  	%rd953, %rd1814, %rd938;
	xor.b64  	%rd954, %rd1813, %rd938;
	xor.b64  	%rd955, %rd1812, %rd940;
	xor.b64  	%rd956, %rd1811, %rd940;
	xor.b64  	%rd957, %rd1810, %rd940;
	xor.b64  	%rd958, %rd1809, %rd940;
	xor.b64  	%rd959, %rd1808, %rd940;
	xor.b64  	%rd960, %rd1807, %rd942;
	xor.b64  	%rd961, %rd1806, %rd942;
	xor.b64  	%rd962, %rd1805, %rd942;
	xor.b64  	%rd963, %rd1804, %rd942;
	xor.b64  	%rd964, %rd1803, %rd942;
	xor.b64  	%rd965, %rd1802, %rd944;
	xor.b64  	%rd966, %rd1801, %rd944;
	xor.b64  	%rd967, %rd1800, %rd944;
	xor.b64  	%rd968, %rd1799, %rd944;
	xor.b64  	%rd969, %rd1798, %rd944;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r292}, %rd950;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r293,%dummy}, %rd950;
	}
	shf.l.wrap.b32 	%r294, %r293, %r292, 1;
	shf.l.wrap.b32 	%r295, %r292, %r293, 1;
	mov.b64 	%rd970, {%r295, %r294};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r296,%dummy}, %rd951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r297}, %rd951;
	}
	shf.r.wrap.b32 	%r298, %r297, %r296, 20;
	shf.r.wrap.b32 	%r299, %r296, %r297, 20;
	mov.b64 	%rd971, {%r299, %r298};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r300}, %rd966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r301,%dummy}, %rd966;
	}
	shf.l.wrap.b32 	%r302, %r301, %r300, 20;
	shf.l.wrap.b32 	%r303, %r300, %r301, 20;
	mov.b64 	%rd972, {%r303, %r302};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r304,%dummy}, %rd959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r305}, %rd959;
	}
	shf.r.wrap.b32 	%r306, %r305, %r304, 3;
	shf.r.wrap.b32 	%r307, %r304, %r305, 3;
	mov.b64 	%rd973, {%r307, %r306};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r308,%dummy}, %rd967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r309}, %rd967;
	}
	shf.r.wrap.b32 	%r310, %r309, %r308, 25;
	shf.r.wrap.b32 	%r311, %r308, %r309, 25;
	mov.b64 	%rd974, {%r311, %r310};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r312}, %rd949;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r313,%dummy}, %rd949;
	}
	shf.l.wrap.b32 	%r314, %r313, %r312, 18;
	shf.l.wrap.b32 	%r315, %r312, %r313, 18;
	mov.b64 	%rd975, {%r315, %r314};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r316,%dummy}, %rd955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r317}, %rd955;
	}
	shf.r.wrap.b32 	%r318, %r317, %r316, 2;
	shf.r.wrap.b32 	%r319, %r316, %r317, 2;
	mov.b64 	%rd976, {%r319, %r318};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r320,%dummy}, %rd957;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r321}, %rd957;
	}
	shf.r.wrap.b32 	%r322, %r321, %r320, 21;
	shf.r.wrap.b32 	%r323, %r320, %r321, 21;
	mov.b64 	%rd977, {%r323, %r322};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r324}, %rd962;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r325,%dummy}, %rd962;
	}
	shf.l.wrap.b32 	%r326, %r325, %r324, 25;
	shf.l.wrap.b32 	%r327, %r324, %r325, 25;
	mov.b64 	%rd978, {%r327, %r326};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r328}, %rd968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r329,%dummy}, %rd968;
	}
	shf.l.wrap.b32 	%r330, %r329, %r328, 8;
	shf.l.wrap.b32 	%r331, %r328, %r329, 8;
	mov.b64 	%rd979, {%r331, %r330};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r332,%dummy}, %rd964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r333}, %rd964;
	}
	shf.r.wrap.b32 	%r334, %r333, %r332, 8;
	shf.r.wrap.b32 	%r335, %r332, %r333, 8;
	mov.b64 	%rd980, {%r335, %r334};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r336,%dummy}, %rd948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r337}, %rd948;
	}
	shf.r.wrap.b32 	%r338, %r337, %r336, 23;
	shf.r.wrap.b32 	%r339, %r336, %r337, 23;
	mov.b64 	%rd981, {%r339, %r338};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r340}, %rd965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r341,%dummy}, %rd965;
	}
	shf.l.wrap.b32 	%r342, %r341, %r340, 27;
	shf.l.wrap.b32 	%r343, %r340, %r341, 27;
	mov.b64 	%rd982, {%r343, %r342};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r344}, %rd969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r345,%dummy}, %rd969;
	}
	shf.l.wrap.b32 	%r346, %r345, %r344, 14;
	shf.l.wrap.b32 	%r347, %r344, %r345, 14;
	mov.b64 	%rd983, {%r347, %r346};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r348}, %rd954;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r349,%dummy}, %rd954;
	}
	shf.l.wrap.b32 	%r350, %r349, %r348, 2;
	shf.l.wrap.b32 	%r351, %r348, %r349, 2;
	mov.b64 	%rd984, {%r351, %r350};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r352,%dummy}, %rd961;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r353}, %rd961;
	}
	shf.r.wrap.b32 	%r354, %r353, %r352, 9;
	shf.r.wrap.b32 	%r355, %r352, %r353, 9;
	mov.b64 	%rd985, {%r355, %r354};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r356,%dummy}, %rd953;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r357}, %rd953;
	}
	shf.r.wrap.b32 	%r358, %r357, %r356, 19;
	shf.r.wrap.b32 	%r359, %r356, %r357, 19;
	mov.b64 	%rd986, {%r359, %r358};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r360,%dummy}, %rd946;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r361}, %rd946;
	}
	shf.r.wrap.b32 	%r362, %r361, %r360, 28;
	shf.r.wrap.b32 	%r363, %r360, %r361, 28;
	mov.b64 	%rd987, {%r363, %r362};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r364}, %rd960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r365,%dummy}, %rd960;
	}
	shf.l.wrap.b32 	%r366, %r365, %r364, 28;
	shf.l.wrap.b32 	%r367, %r364, %r365, 28;
	mov.b64 	%rd988, {%r367, %r366};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r368}, %rd963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r369,%dummy}, %rd963;
	}
	shf.l.wrap.b32 	%r370, %r369, %r368, 21;
	shf.l.wrap.b32 	%r371, %r368, %r369, 21;
	mov.b64 	%rd989, {%r371, %r370};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r372}, %rd958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r373,%dummy}, %rd958;
	}
	shf.l.wrap.b32 	%r374, %r373, %r372, 15;
	shf.l.wrap.b32 	%r375, %r372, %r373, 15;
	mov.b64 	%rd990, {%r375, %r374};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r376}, %rd952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r377,%dummy}, %rd952;
	}
	shf.l.wrap.b32 	%r378, %r377, %r376, 10;
	shf.l.wrap.b32 	%r379, %r376, %r377, 10;
	mov.b64 	%rd991, {%r379, %r378};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r380}, %rd956;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r381,%dummy}, %rd956;
	}
	shf.l.wrap.b32 	%r382, %r381, %r380, 6;
	shf.l.wrap.b32 	%r383, %r380, %r381, 6;
	mov.b64 	%rd992, {%r383, %r382};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r384}, %rd947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r385,%dummy}, %rd947;
	}
	shf.l.wrap.b32 	%r386, %r385, %r384, 3;
	shf.l.wrap.b32 	%r387, %r384, %r385, 3;
	mov.b64 	%rd993, {%r387, %r386};
	not.b64 	%rd994, %rd971;
	and.b64  	%rd995, %rd977, %rd994;
	xor.b64  	%rd996, %rd995, %rd945;
	not.b64 	%rd997, %rd977;
	and.b64  	%rd998, %rd989, %rd997;
	xor.b64  	%rd1817, %rd998, %rd971;
	not.b64 	%rd999, %rd989;
	and.b64  	%rd1000, %rd983, %rd999;
	xor.b64  	%rd1812, %rd977, %rd1000;
	not.b64 	%rd1001, %rd983;
	and.b64  	%rd1002, %rd945, %rd1001;
	xor.b64  	%rd1807, %rd989, %rd1002;
	not.b64 	%rd1003, %rd945;
	and.b64  	%rd1004, %rd971, %rd1003;
	xor.b64  	%rd1802, %rd983, %rd1004;
	not.b64 	%rd1005, %rd972;
	and.b64  	%rd1006, %rd993, %rd1005;
	xor.b64  	%rd1821, %rd1006, %rd988;
	not.b64 	%rd1007, %rd993;
	and.b64  	%rd1008, %rd986, %rd1007;
	xor.b64  	%rd1816, %rd1008, %rd972;
	not.b64 	%rd1009, %rd986;
	and.b64  	%rd1010, %rd973, %rd1009;
	xor.b64  	%rd1811, %rd993, %rd1010;
	not.b64 	%rd1011, %rd973;
	and.b64  	%rd1012, %rd988, %rd1011;
	xor.b64  	%rd1806, %rd986, %rd1012;
	not.b64 	%rd1013, %rd988;
	and.b64  	%rd1014, %rd972, %rd1013;
	xor.b64  	%rd1801, %rd973, %rd1014;
	not.b64 	%rd1015, %rd992;
	and.b64  	%rd1016, %rd978, %rd1015;
	xor.b64  	%rd1820, %rd1016, %rd970;
	not.b64 	%rd1017, %rd978;
	and.b64  	%rd1018, %rd979, %rd1017;
	xor.b64  	%rd1815, %rd1018, %rd992;
	not.b64 	%rd1019, %rd979;
	and.b64  	%rd1020, %rd975, %rd1019;
	xor.b64  	%rd1810, %rd978, %rd1020;
	not.b64 	%rd1021, %rd975;
	and.b64  	%rd1022, %rd970, %rd1021;
	xor.b64  	%rd1805, %rd979, %rd1022;
	not.b64 	%rd1023, %rd970;
	and.b64  	%rd1024, %rd992, %rd1023;
	xor.b64  	%rd1800, %rd975, %rd1024;
	not.b64 	%rd1025, %rd987;
	and.b64  	%rd1026, %rd991, %rd1025;
	xor.b64  	%rd1819, %rd1026, %rd982;
	not.b64 	%rd1027, %rd991;
	and.b64  	%rd1028, %rd990, %rd1027;
	xor.b64  	%rd1814, %rd1028, %rd987;
	not.b64 	%rd1029, %rd990;
	and.b64  	%rd1030, %rd980, %rd1029;
	xor.b64  	%rd1809, %rd991, %rd1030;
	not.b64 	%rd1031, %rd980;
	and.b64  	%rd1032, %rd982, %rd1031;
	xor.b64  	%rd1804, %rd990, %rd1032;
	not.b64 	%rd1033, %rd982;
	and.b64  	%rd1034, %rd987, %rd1033;
	xor.b64  	%rd1799, %rd980, %rd1034;
	not.b64 	%rd1035, %rd985;
	and.b64  	%rd1036, %rd974, %rd1035;
	xor.b64  	%rd1818, %rd1036, %rd976;
	not.b64 	%rd1037, %rd974;
	and.b64  	%rd1038, %rd981, %rd1037;
	xor.b64  	%rd1813, %rd1038, %rd985;
	not.b64 	%rd1039, %rd981;
	and.b64  	%rd1040, %rd984, %rd1039;
	xor.b64  	%rd1808, %rd974, %rd1040;
	not.b64 	%rd1041, %rd984;
	and.b64  	%rd1042, %rd976, %rd1041;
	xor.b64  	%rd1803, %rd981, %rd1042;
	not.b64 	%rd1043, %rd976;
	and.b64  	%rd1044, %rd985, %rd1043;
	xor.b64  	%rd1798, %rd984, %rd1044;
	ld.const.u64 	%rd1045, [%rd1797];
	xor.b64  	%rd1822, %rd996, %rd1045;
	add.s64 	%rd1797, %rd1797, 8;
	add.s32 	%r709, %r709, 1;
	setp.ne.s32 	%p26, %r709, 24;
	@%p26 bra 	$L__BB0_35;

	mov.u64 	%rd1823, 0;
	st.local.u64 	[%rd3+32], %rd1822;
	st.local.u64 	[%rd3+72], %rd1821;
	st.local.u64 	[%rd3+112], %rd1820;
	st.local.u64 	[%rd3+152], %rd1819;
	st.local.u64 	[%rd3+192], %rd1818;
	st.local.u64 	[%rd3+40], %rd1817;
	st.local.u64 	[%rd3+80], %rd1816;
	st.local.u64 	[%rd3+120], %rd1815;
	st.local.u64 	[%rd3+160], %rd1814;
	st.local.u64 	[%rd3+200], %rd1813;
	st.local.u64 	[%rd3+48], %rd1812;
	st.local.u64 	[%rd3+88], %rd1811;
	st.local.u64 	[%rd3+128], %rd1810;
	st.local.u64 	[%rd3+168], %rd1809;
	st.local.u64 	[%rd3+208], %rd1808;
	st.local.u64 	[%rd3+56], %rd1807;
	st.local.u64 	[%rd3+96], %rd1806;
	st.local.u64 	[%rd3+136], %rd1805;
	st.local.u64 	[%rd3+176], %rd1804;
	st.local.u64 	[%rd3+216], %rd1803;
	st.local.u64 	[%rd3+64], %rd1802;
	st.local.u64 	[%rd3+104], %rd1801;
	st.local.u64 	[%rd3+144], %rd1800;
	st.local.u64 	[%rd3+184], %rd1799;
	st.local.u64 	[%rd3+224], %rd1798;
	st.local.u64 	[%rd3+424], %rd1823;

$L__BB0_37:
	and.b64  	%rd281, %rd1823, 63;
	shr.u64 	%rd282, %rd1823, 6;
	setp.eq.s64 	%p27, %rd282, 0;
	mov.u64 	%rd1831, 0;
	@%p27 bra 	$L__BB0_44;

	add.s64 	%rd1050, %rd282, -1;
	and.b64  	%rd283, %rd282, 3;
	setp.lt.u64 	%p28, %rd1050, 3;
	mov.u64 	%rd1831, 0;
	mov.u32 	%r711, 0;
	@%p28 bra 	$L__BB0_41;

	sub.s64 	%rd1825, %rd282, %rd283;

$L__BB0_40:
	add.s64 	%rd1052, %rd3, %rd1831;
	ld.local.u64 	%rd1053, [%rd1052+32];
	ld.local.u8 	%rd1054, [%rd1052+232];
	ld.local.u8 	%rd1055, [%rd1052+233];
	bfi.b64 	%rd1056, %rd1055, %rd1054, 8, 8;
	ld.local.u8 	%rd1057, [%rd1052+234];
	ld.local.u8 	%rd1058, [%rd1052+235];
	bfi.b64 	%rd1059, %rd1058, %rd1057, 8, 8;
	bfi.b64 	%rd1060, %rd1059, %rd1056, 16, 16;
	ld.local.u8 	%rd1061, [%rd1052+236];
	ld.local.u8 	%rd1062, [%rd1052+237];
	bfi.b64 	%rd1063, %rd1062, %rd1061, 8, 8;
	ld.local.u8 	%rd1064, [%rd1052+238];
	ld.local.u8 	%rd1065, [%rd1052+239];
	bfi.b64 	%rd1066, %rd1065, %rd1064, 8, 8;
	bfi.b64 	%rd1067, %rd1066, %rd1063, 16, 16;
	bfi.b64 	%rd1068, %rd1067, %rd1060, 32, 32;
	xor.b64  	%rd1069, %rd1053, %rd1068;
	st.local.u64 	[%rd1052+32], %rd1069;
	ld.local.u64 	%rd1070, [%rd1052+40];
	ld.local.u8 	%rd1071, [%rd1052+240];
	ld.local.u8 	%rd1072, [%rd1052+241];
	bfi.b64 	%rd1073, %rd1072, %rd1071, 8, 8;
	ld.local.u8 	%rd1074, [%rd1052+242];
	ld.local.u8 	%rd1075, [%rd1052+243];
	bfi.b64 	%rd1076, %rd1075, %rd1074, 8, 8;
	bfi.b64 	%rd1077, %rd1076, %rd1073, 16, 16;
	ld.local.u8 	%rd1078, [%rd1052+244];
	ld.local.u8 	%rd1079, [%rd1052+245];
	bfi.b64 	%rd1080, %rd1079, %rd1078, 8, 8;
	ld.local.u8 	%rd1081, [%rd1052+246];
	ld.local.u8 	%rd1082, [%rd1052+247];
	bfi.b64 	%rd1083, %rd1082, %rd1081, 8, 8;
	bfi.b64 	%rd1084, %rd1083, %rd1080, 16, 16;
	bfi.b64 	%rd1085, %rd1084, %rd1077, 32, 32;
	xor.b64  	%rd1086, %rd1070, %rd1085;
	st.local.u64 	[%rd1052+40], %rd1086;
	ld.local.u64 	%rd1087, [%rd1052+48];
	ld.local.u8 	%rd1088, [%rd1052+248];
	ld.local.u8 	%rd1089, [%rd1052+249];
	bfi.b64 	%rd1090, %rd1089, %rd1088, 8, 8;
	ld.local.u8 	%rd1091, [%rd1052+250];
	ld.local.u8 	%rd1092, [%rd1052+251];
	bfi.b64 	%rd1093, %rd1092, %rd1091, 8, 8;
	bfi.b64 	%rd1094, %rd1093, %rd1090, 16, 16;
	ld.local.u8 	%rd1095, [%rd1052+252];
	ld.local.u8 	%rd1096, [%rd1052+253];
	bfi.b64 	%rd1097, %rd1096, %rd1095, 8, 8;
	ld.local.u8 	%rd1098, [%rd1052+254];
	ld.local.u8 	%rd1099, [%rd1052+255];
	bfi.b64 	%rd1100, %rd1099, %rd1098, 8, 8;
	bfi.b64 	%rd1101, %rd1100, %rd1097, 16, 16;
	bfi.b64 	%rd1102, %rd1101, %rd1094, 32, 32;
	xor.b64  	%rd1103, %rd1087, %rd1102;
	st.local.u64 	[%rd1052+48], %rd1103;
	ld.local.u64 	%rd1104, [%rd1052+56];
	ld.local.u8 	%rd1105, [%rd1052+256];
	ld.local.u8 	%rd1106, [%rd1052+257];
	bfi.b64 	%rd1107, %rd1106, %rd1105, 8, 8;
	ld.local.u8 	%rd1108, [%rd1052+258];
	ld.local.u8 	%rd1109, [%rd1052+259];
	bfi.b64 	%rd1110, %rd1109, %rd1108, 8, 8;
	bfi.b64 	%rd1111, %rd1110, %rd1107, 16, 16;
	ld.local.u8 	%rd1112, [%rd1052+260];
	ld.local.u8 	%rd1113, [%rd1052+261];
	bfi.b64 	%rd1114, %rd1113, %rd1112, 8, 8;
	ld.local.u8 	%rd1115, [%rd1052+262];
	ld.local.u8 	%rd1116, [%rd1052+263];
	bfi.b64 	%rd1117, %rd1116, %rd1115, 8, 8;
	bfi.b64 	%rd1118, %rd1117, %rd1114, 16, 16;
	bfi.b64 	%rd1119, %rd1118, %rd1111, 32, 32;
	xor.b64  	%rd1120, %rd1104, %rd1119;
	st.local.u64 	[%rd1052+56], %rd1120;
	add.s64 	%rd1831, %rd1831, 32;
	add.s32 	%r711, %r711, 4;
	add.s64 	%rd1825, %rd1825, -4;
	setp.ne.s64 	%p29, %rd1825, 0;
	@%p29 bra 	$L__BB0_40;

$L__BB0_41:
	setp.eq.s64 	%p30, %rd283, 0;
	@%p30 bra 	$L__BB0_44;

	mul.wide.s32 	%rd1121, %r711, 8;
	add.s64 	%rd1122, %rd3, %rd1121;
	add.s64 	%rd1829, %rd1122, 32;
	add.s64 	%rd292, %rd3, 232;
	neg.s64 	%rd1828, %rd283;

$L__BB0_43:
	.pragma "nounroll";
	add.s64 	%rd1123, %rd292, %rd1831;
	ld.local.u64 	%rd1124, [%rd1829];
	ld.local.u8 	%rd1125, [%rd1123];
	ld.local.u8 	%rd1126, [%rd1123+1];
	bfi.b64 	%rd1127, %rd1126, %rd1125, 8, 8;
	ld.local.u8 	%rd1128, [%rd1123+2];
	ld.local.u8 	%rd1129, [%rd1123+3];
	bfi.b64 	%rd1130, %rd1129, %rd1128, 8, 8;
	bfi.b64 	%rd1131, %rd1130, %rd1127, 16, 16;
	ld.local.u8 	%rd1132, [%rd1123+4];
	ld.local.u8 	%rd1133, [%rd1123+5];
	bfi.b64 	%rd1134, %rd1133, %rd1132, 8, 8;
	ld.local.u8 	%rd1135, [%rd1123+6];
	ld.local.u8 	%rd1136, [%rd1123+7];
	bfi.b64 	%rd1137, %rd1136, %rd1135, 8, 8;
	bfi.b64 	%rd1138, %rd1137, %rd1134, 16, 16;
	bfi.b64 	%rd1139, %rd1138, %rd1131, 32, 32;
	xor.b64  	%rd1140, %rd1124, %rd1139;
	st.local.u64 	[%rd1829], %rd1140;
	add.s64 	%rd1831, %rd1831, 8;
	add.s64 	%rd1829, %rd1829, 8;
	add.s64 	%rd1828, %rd1828, 1;
	setp.ne.s64 	%p31, %rd1828, 0;
	@%p31 bra 	$L__BB0_43;

$L__BB0_44:
	setp.eq.s64 	%p32, %rd281, 0;
	@%p32 bra 	$L__BB0_46;

	cvt.u32.u64 	%r390, %rd281;
	mov.u32 	%r391, -1;
	shl.b32 	%r392, %r391, %r390;
	not.b32 	%r393, %r392;
	cvt.s64.s32 	%rd1141, %r393;
	add.s64 	%rd1142, %rd3, %rd1831;
	ld.local.u8 	%rd1143, [%rd1142+232];
	ld.local.u8 	%rd1144, [%rd1142+233];
	bfi.b64 	%rd1145, %rd1144, %rd1143, 8, 8;
	ld.local.u8 	%rd1146, [%rd1142+234];
	ld.local.u8 	%rd1147, [%rd1142+235];
	bfi.b64 	%rd1148, %rd1147, %rd1146, 8, 8;
	bfi.b64 	%rd1149, %rd1148, %rd1145, 16, 16;
	ld.local.u8 	%rd1150, [%rd1142+236];
	ld.local.u8 	%rd1151, [%rd1142+237];
	bfi.b64 	%rd1152, %rd1151, %rd1150, 8, 8;
	ld.local.u8 	%rd1153, [%rd1142+238];
	ld.local.u8 	%rd1154, [%rd1142+239];
	bfi.b64 	%rd1155, %rd1154, %rd1153, 8, 8;
	bfi.b64 	%rd1156, %rd1155, %rd1152, 16, 16;
	bfi.b64 	%rd1157, %rd1156, %rd1149, 32, 32;
	and.b64  	%rd1158, %rd1157, %rd1141;
	shl.b64 	%rd1159, %rd282, 3;
	add.s64 	%rd1160, %rd3, %rd1159;
	ld.local.u64 	%rd1161, [%rd1160+32];
	xor.b64  	%rd1162, %rd1161, %rd1158;
	st.local.u64 	[%rd1160+32], %rd1162;

$L__BB0_46:
	ld.local.u64 	%rd1891, [%rd3+8];
	add.s64 	%rd1163, %rd1891, -1;
	shr.u64 	%rd1164, %rd1163, 3;
	and.b64  	%rd1165, %rd1164, 2305843009213693944;
	add.s64 	%rd1166, %rd3, %rd1165;
	ld.local.u64 	%rd1167, [%rd1166+32];
	xor.b64  	%rd1168, %rd1167, -9223372036854775808;
	st.local.u64 	[%rd1166+32], %rd1168;
	ld.local.u64 	%rd1856, [%rd3+32];
	ld.local.u64 	%rd1855, [%rd3+72];
	ld.local.u64 	%rd1854, [%rd3+112];
	ld.local.u64 	%rd1853, [%rd3+152];
	ld.local.u64 	%rd1852, [%rd3+192];
	ld.local.u64 	%rd1851, [%rd3+40];
	ld.local.u64 	%rd1850, [%rd3+80];
	ld.local.u64 	%rd1849, [%rd3+120];
	ld.local.u64 	%rd1848, [%rd3+160];
	ld.local.u64 	%rd1847, [%rd3+200];
	ld.local.u64 	%rd1846, [%rd3+48];
	ld.local.u64 	%rd1845, [%rd3+88];
	ld.local.u64 	%rd1844, [%rd3+128];
	ld.local.u64 	%rd1843, [%rd3+168];
	ld.local.u64 	%rd1842, [%rd3+208];
	ld.local.u64 	%rd1841, [%rd3+56];
	ld.local.u64 	%rd1840, [%rd3+96];
	ld.local.u64 	%rd1839, [%rd3+136];
	ld.local.u64 	%rd1838, [%rd3+176];
	ld.local.u64 	%rd1837, [%rd3+216];
	ld.local.u64 	%rd1836, [%rd3+64];
	ld.local.u64 	%rd1835, [%rd3+104];
	ld.local.u64 	%rd1834, [%rd3+144];
	ld.local.u64 	%rd1833, [%rd3+184];
	ld.local.u64 	%rd1832, [%rd3+224];
	mov.u32 	%r712, 0;

$L__BB0_47:
	xor.b64  	%rd1169, %rd1855, %rd1856;
	xor.b64  	%rd1170, %rd1169, %rd1854;
	xor.b64  	%rd1171, %rd1170, %rd1853;
	xor.b64  	%rd1172, %rd1171, %rd1852;
	xor.b64  	%rd1173, %rd1850, %rd1851;
	xor.b64  	%rd1174, %rd1173, %rd1849;
	xor.b64  	%rd1175, %rd1174, %rd1848;
	xor.b64  	%rd1176, %rd1175, %rd1847;
	xor.b64  	%rd1177, %rd1845, %rd1846;
	xor.b64  	%rd1178, %rd1177, %rd1844;
	xor.b64  	%rd1179, %rd1178, %rd1843;
	xor.b64  	%rd1180, %rd1179, %rd1842;
	xor.b64  	%rd1181, %rd1840, %rd1841;
	xor.b64  	%rd1182, %rd1181, %rd1839;
	xor.b64  	%rd1183, %rd1182, %rd1838;
	xor.b64  	%rd1184, %rd1183, %rd1837;
	xor.b64  	%rd1185, %rd1835, %rd1836;
	xor.b64  	%rd1186, %rd1185, %rd1834;
	xor.b64  	%rd1187, %rd1186, %rd1833;
	xor.b64  	%rd1188, %rd1187, %rd1832;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r395}, %rd1176;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r396,%dummy}, %rd1176;
	}
	shf.l.wrap.b32 	%r397, %r396, %r395, 1;
	shf.l.wrap.b32 	%r398, %r395, %r396, 1;
	mov.b64 	%rd1189, {%r398, %r397};
	xor.b64  	%rd1190, %rd1188, %rd1189;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r399}, %rd1180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r400,%dummy}, %rd1180;
	}
	shf.l.wrap.b32 	%r401, %r400, %r399, 1;
	shf.l.wrap.b32 	%r402, %r399, %r400, 1;
	mov.b64 	%rd1191, {%r402, %r401};
	xor.b64  	%rd1192, %rd1191, %rd1172;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r403}, %rd1184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r404,%dummy}, %rd1184;
	}
	shf.l.wrap.b32 	%r405, %r404, %r403, 1;
	shf.l.wrap.b32 	%r406, %r403, %r404, 1;
	mov.b64 	%rd1193, {%r406, %r405};
	xor.b64  	%rd1194, %rd1193, %rd1176;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r407}, %rd1188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r408,%dummy}, %rd1188;
	}
	shf.l.wrap.b32 	%r409, %r408, %r407, 1;
	shf.l.wrap.b32 	%r410, %r407, %r408, 1;
	mov.b64 	%rd1195, {%r410, %r409};
	xor.b64  	%rd1196, %rd1195, %rd1180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r411}, %rd1172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r412,%dummy}, %rd1172;
	}
	shf.l.wrap.b32 	%r413, %r412, %r411, 1;
	shf.l.wrap.b32 	%r414, %r411, %r412, 1;
	mov.b64 	%rd1197, {%r414, %r413};
	xor.b64  	%rd1198, %rd1184, %rd1197;
	xor.b64  	%rd1199, %rd1190, %rd1856;
	xor.b64  	%rd1200, %rd1855, %rd1190;
	xor.b64  	%rd1201, %rd1854, %rd1190;
	xor.b64  	%rd1202, %rd1853, %rd1190;
	xor.b64  	%rd1203, %rd1852, %rd1190;
	xor.b64  	%rd1204, %rd1851, %rd1192;
	xor.b64  	%rd1205, %rd1850, %rd1192;
	xor.b64  	%rd1206, %rd1849, %rd1192;
	xor.b64  	%rd1207, %rd1848, %rd1192;
	xor.b64  	%rd1208, %rd1847, %rd1192;
	xor.b64  	%rd1209, %rd1846, %rd1194;
	xor.b64  	%rd1210, %rd1845, %rd1194;
	xor.b64  	%rd1211, %rd1844, %rd1194;
	xor.b64  	%rd1212, %rd1843, %rd1194;
	xor.b64  	%rd1213, %rd1842, %rd1194;
	xor.b64  	%rd1214, %rd1841, %rd1196;
	xor.b64  	%rd1215, %rd1840, %rd1196;
	xor.b64  	%rd1216, %rd1839, %rd1196;
	xor.b64  	%rd1217, %rd1838, %rd1196;
	xor.b64  	%rd1218, %rd1837, %rd1196;
	xor.b64  	%rd1219, %rd1836, %rd1198;
	xor.b64  	%rd1220, %rd1835, %rd1198;
	xor.b64  	%rd1221, %rd1834, %rd1198;
	xor.b64  	%rd1222, %rd1833, %rd1198;
	xor.b64  	%rd1223, %rd1832, %rd1198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r415}, %rd1204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r416,%dummy}, %rd1204;
	}
	shf.l.wrap.b32 	%r417, %r416, %r415, 1;
	shf.l.wrap.b32 	%r418, %r415, %r416, 1;
	mov.b64 	%rd1224, {%r418, %r417};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r419,%dummy}, %rd1205;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r420}, %rd1205;
	}
	shf.r.wrap.b32 	%r421, %r420, %r419, 20;
	shf.r.wrap.b32 	%r422, %r419, %r420, 20;
	mov.b64 	%rd1225, {%r422, %r421};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r423}, %rd1220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r424,%dummy}, %rd1220;
	}
	shf.l.wrap.b32 	%r425, %r424, %r423, 20;
	shf.l.wrap.b32 	%r426, %r423, %r424, 20;
	mov.b64 	%rd1226, {%r426, %r425};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r427,%dummy}, %rd1213;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r428}, %rd1213;
	}
	shf.r.wrap.b32 	%r429, %r428, %r427, 3;
	shf.r.wrap.b32 	%r430, %r427, %r428, 3;
	mov.b64 	%rd1227, {%r430, %r429};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r431,%dummy}, %rd1221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r432}, %rd1221;
	}
	shf.r.wrap.b32 	%r433, %r432, %r431, 25;
	shf.r.wrap.b32 	%r434, %r431, %r432, 25;
	mov.b64 	%rd1228, {%r434, %r433};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r435}, %rd1203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r436,%dummy}, %rd1203;
	}
	shf.l.wrap.b32 	%r437, %r436, %r435, 18;
	shf.l.wrap.b32 	%r438, %r435, %r436, 18;
	mov.b64 	%rd1229, {%r438, %r437};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r439,%dummy}, %rd1209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r440}, %rd1209;
	}
	shf.r.wrap.b32 	%r441, %r440, %r439, 2;
	shf.r.wrap.b32 	%r442, %r439, %r440, 2;
	mov.b64 	%rd1230, {%r442, %r441};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r443,%dummy}, %rd1211;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r444}, %rd1211;
	}
	shf.r.wrap.b32 	%r445, %r444, %r443, 21;
	shf.r.wrap.b32 	%r446, %r443, %r444, 21;
	mov.b64 	%rd1231, {%r446, %r445};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r447}, %rd1216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r448,%dummy}, %rd1216;
	}
	shf.l.wrap.b32 	%r449, %r448, %r447, 25;
	shf.l.wrap.b32 	%r450, %r447, %r448, 25;
	mov.b64 	%rd1232, {%r450, %r449};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r451}, %rd1222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r452,%dummy}, %rd1222;
	}
	shf.l.wrap.b32 	%r453, %r452, %r451, 8;
	shf.l.wrap.b32 	%r454, %r451, %r452, 8;
	mov.b64 	%rd1233, {%r454, %r453};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r455,%dummy}, %rd1218;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r456}, %rd1218;
	}
	shf.r.wrap.b32 	%r457, %r456, %r455, 8;
	shf.r.wrap.b32 	%r458, %r455, %r456, 8;
	mov.b64 	%rd1234, {%r458, %r457};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r459,%dummy}, %rd1202;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r460}, %rd1202;
	}
	shf.r.wrap.b32 	%r461, %r460, %r459, 23;
	shf.r.wrap.b32 	%r462, %r459, %r460, 23;
	mov.b64 	%rd1235, {%r462, %r461};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r463}, %rd1219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r464,%dummy}, %rd1219;
	}
	shf.l.wrap.b32 	%r465, %r464, %r463, 27;
	shf.l.wrap.b32 	%r466, %r463, %r464, 27;
	mov.b64 	%rd1236, {%r466, %r465};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r467}, %rd1223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r468,%dummy}, %rd1223;
	}
	shf.l.wrap.b32 	%r469, %r468, %r467, 14;
	shf.l.wrap.b32 	%r470, %r467, %r468, 14;
	mov.b64 	%rd1237, {%r470, %r469};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r471}, %rd1208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r472,%dummy}, %rd1208;
	}
	shf.l.wrap.b32 	%r473, %r472, %r471, 2;
	shf.l.wrap.b32 	%r474, %r471, %r472, 2;
	mov.b64 	%rd1238, {%r474, %r473};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r475,%dummy}, %rd1215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r476}, %rd1215;
	}
	shf.r.wrap.b32 	%r477, %r476, %r475, 9;
	shf.r.wrap.b32 	%r478, %r475, %r476, 9;
	mov.b64 	%rd1239, {%r478, %r477};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r479,%dummy}, %rd1207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r480}, %rd1207;
	}
	shf.r.wrap.b32 	%r481, %r480, %r479, 19;
	shf.r.wrap.b32 	%r482, %r479, %r480, 19;
	mov.b64 	%rd1240, {%r482, %r481};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r483,%dummy}, %rd1200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r484}, %rd1200;
	}
	shf.r.wrap.b32 	%r485, %r484, %r483, 28;
	shf.r.wrap.b32 	%r486, %r483, %r484, 28;
	mov.b64 	%rd1241, {%r486, %r485};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r487}, %rd1214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r488,%dummy}, %rd1214;
	}
	shf.l.wrap.b32 	%r489, %r488, %r487, 28;
	shf.l.wrap.b32 	%r490, %r487, %r488, 28;
	mov.b64 	%rd1242, {%r490, %r489};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r491}, %rd1217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r492,%dummy}, %rd1217;
	}
	shf.l.wrap.b32 	%r493, %r492, %r491, 21;
	shf.l.wrap.b32 	%r494, %r491, %r492, 21;
	mov.b64 	%rd1243, {%r494, %r493};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r495}, %rd1212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r496,%dummy}, %rd1212;
	}
	shf.l.wrap.b32 	%r497, %r496, %r495, 15;
	shf.l.wrap.b32 	%r498, %r495, %r496, 15;
	mov.b64 	%rd1244, {%r498, %r497};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r499}, %rd1206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r500,%dummy}, %rd1206;
	}
	shf.l.wrap.b32 	%r501, %r500, %r499, 10;
	shf.l.wrap.b32 	%r502, %r499, %r500, 10;
	mov.b64 	%rd1245, {%r502, %r501};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r503}, %rd1210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r504,%dummy}, %rd1210;
	}
	shf.l.wrap.b32 	%r505, %r504, %r503, 6;
	shf.l.wrap.b32 	%r506, %r503, %r504, 6;
	mov.b64 	%rd1246, {%r506, %r505};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r507}, %rd1201;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r508,%dummy}, %rd1201;
	}
	shf.l.wrap.b32 	%r509, %r508, %r507, 3;
	shf.l.wrap.b32 	%r510, %r507, %r508, 3;
	mov.b64 	%rd1247, {%r510, %r509};
	not.b64 	%rd1248, %rd1225;
	and.b64  	%rd1249, %rd1231, %rd1248;
	xor.b64  	%rd1250, %rd1249, %rd1199;
	not.b64 	%rd1251, %rd1231;
	and.b64  	%rd1252, %rd1243, %rd1251;
	xor.b64  	%rd1851, %rd1252, %rd1225;
	not.b64 	%rd1253, %rd1243;
	and.b64  	%rd1254, %rd1237, %rd1253;
	xor.b64  	%rd1846, %rd1231, %rd1254;
	not.b64 	%rd1255, %rd1237;
	and.b64  	%rd1256, %rd1199, %rd1255;
	xor.b64  	%rd1841, %rd1243, %rd1256;
	not.b64 	%rd1257, %rd1199;
	and.b64  	%rd1258, %rd1225, %rd1257;
	xor.b64  	%rd1836, %rd1237, %rd1258;
	not.b64 	%rd1259, %rd1226;
	and.b64  	%rd1260, %rd1247, %rd1259;
	xor.b64  	%rd1855, %rd1260, %rd1242;
	not.b64 	%rd1261, %rd1247;
	and.b64  	%rd1262, %rd1240, %rd1261;
	xor.b64  	%rd1850, %rd1262, %rd1226;
	not.b64 	%rd1263, %rd1240;
	and.b64  	%rd1264, %rd1227, %rd1263;
	xor.b64  	%rd1845, %rd1247, %rd1264;
	not.b64 	%rd1265, %rd1227;
	and.b64  	%rd1266, %rd1242, %rd1265;
	xor.b64  	%rd1840, %rd1240, %rd1266;
	not.b64 	%rd1267, %rd1242;
	and.b64  	%rd1268, %rd1226, %rd1267;
	xor.b64  	%rd1835, %rd1227, %rd1268;
	not.b64 	%rd1269, %rd1246;
	and.b64  	%rd1270, %rd1232, %rd1269;
	xor.b64  	%rd1854, %rd1270, %rd1224;
	not.b64 	%rd1271, %rd1232;
	and.b64  	%rd1272, %rd1233, %rd1271;
	xor.b64  	%rd1849, %rd1272, %rd1246;
	not.b64 	%rd1273, %rd1233;
	and.b64  	%rd1274, %rd1229, %rd1273;
	xor.b64  	%rd1844, %rd1232, %rd1274;
	not.b64 	%rd1275, %rd1229;
	and.b64  	%rd1276, %rd1224, %rd1275;
	xor.b64  	%rd1839, %rd1233, %rd1276;
	not.b64 	%rd1277, %rd1224;
	and.b64  	%rd1278, %rd1246, %rd1277;
	xor.b64  	%rd1834, %rd1229, %rd1278;
	not.b64 	%rd1279, %rd1241;
	and.b64  	%rd1280, %rd1245, %rd1279;
	xor.b64  	%rd1853, %rd1280, %rd1236;
	not.b64 	%rd1281, %rd1245;
	and.b64  	%rd1282, %rd1244, %rd1281;
	xor.b64  	%rd1848, %rd1282, %rd1241;
	not.b64 	%rd1283, %rd1244;
	and.b64  	%rd1284, %rd1234, %rd1283;
	xor.b64  	%rd1843, %rd1245, %rd1284;
	not.b64 	%rd1285, %rd1234;
	and.b64  	%rd1286, %rd1236, %rd1285;
	xor.b64  	%rd1838, %rd1244, %rd1286;
	not.b64 	%rd1287, %rd1236;
	and.b64  	%rd1288, %rd1241, %rd1287;
	xor.b64  	%rd1833, %rd1234, %rd1288;
	not.b64 	%rd1289, %rd1239;
	and.b64  	%rd1290, %rd1228, %rd1289;
	xor.b64  	%rd1852, %rd1290, %rd1230;
	not.b64 	%rd1291, %rd1228;
	and.b64  	%rd1292, %rd1235, %rd1291;
	xor.b64  	%rd1847, %rd1292, %rd1239;
	not.b64 	%rd1293, %rd1235;
	and.b64  	%rd1294, %rd1238, %rd1293;
	xor.b64  	%rd1842, %rd1228, %rd1294;
	not.b64 	%rd1295, %rd1238;
	and.b64  	%rd1296, %rd1230, %rd1295;
	xor.b64  	%rd1837, %rd1235, %rd1296;
	not.b64 	%rd1297, %rd1230;
	and.b64  	%rd1298, %rd1239, %rd1297;
	xor.b64  	%rd1832, %rd1238, %rd1298;
	mul.wide.s32 	%rd1299, %r712, 8;
	mov.u64 	%rd1300, CUDA_KECCAK_CONSTS;
	add.s64 	%rd1301, %rd1300, %rd1299;
	ld.const.u64 	%rd1302, [%rd1301];
	xor.b64  	%rd1856, %rd1250, %rd1302;
	add.s32 	%r712, %r712, 1;
	setp.ne.s32 	%p33, %r712, 24;
	@%p33 bra 	$L__BB0_47;

	st.local.u64 	[%rd3+32], %rd1856;
	st.local.u64 	[%rd3+72], %rd1855;
	st.local.u64 	[%rd3+112], %rd1854;
	st.local.u64 	[%rd3+152], %rd1853;
	st.local.u64 	[%rd3+192], %rd1852;
	st.local.u64 	[%rd3+40], %rd1851;
	st.local.u64 	[%rd3+80], %rd1850;
	st.local.u64 	[%rd3+120], %rd1849;
	st.local.u64 	[%rd3+160], %rd1848;
	st.local.u64 	[%rd3+200], %rd1847;
	st.local.u64 	[%rd3+48], %rd1846;
	st.local.u64 	[%rd3+88], %rd1845;
	st.local.u64 	[%rd3+128], %rd1844;
	st.local.u64 	[%rd3+168], %rd1843;
	st.local.u64 	[%rd3+208], %rd1842;
	st.local.u64 	[%rd3+56], %rd1841;
	st.local.u64 	[%rd3+96], %rd1840;
	st.local.u64 	[%rd3+136], %rd1839;
	st.local.u64 	[%rd3+176], %rd1838;
	st.local.u64 	[%rd3+216], %rd1837;
	st.local.u64 	[%rd3+64], %rd1836;
	st.local.u64 	[%rd3+104], %rd1835;
	st.local.u64 	[%rd3+144], %rd1834;
	st.local.u64 	[%rd3+184], %rd1833;
	st.local.u64 	[%rd3+224], %rd1832;
	shr.u64 	%rd377, %rd1891, 6;
	setp.eq.s64 	%p34, %rd377, 0;
	@%p34 bra 	$L__BB0_56;

	add.s64 	%rd1303, %rd377, -1;
	and.b64  	%rd1858, %rd377, 3;
	setp.lt.u64 	%p35, %rd1303, 3;
	mov.u32 	%r714, 0;
	@%p35 bra 	$L__BB0_52;

	sub.s64 	%rd1857, %rd377, %rd1858;

$L__BB0_51:
	mul.wide.s32 	%rd1304, %r714, 8;
	add.s64 	%rd1305, %rd3, %rd1304;
	ld.local.u8 	%rd1306, [%rd1305+32];
	ld.local.u8 	%rd1307, [%rd1305+33];
	bfi.b64 	%rd1308, %rd1307, %rd1306, 8, 8;
	ld.local.u8 	%rd1309, [%rd1305+34];
	ld.local.u8 	%rd1310, [%rd1305+35];
	bfi.b64 	%rd1311, %rd1310, %rd1309, 8, 8;
	bfi.b64 	%rd1312, %rd1311, %rd1308, 16, 16;
	ld.local.u8 	%rd1313, [%rd1305+36];
	ld.local.u8 	%rd1314, [%rd1305+37];
	bfi.b64 	%rd1315, %rd1314, %rd1313, 8, 8;
	ld.local.u8 	%rd1316, [%rd1305+38];
	ld.local.u8 	%rd1317, [%rd1305+39];
	bfi.b64 	%rd1318, %rd1317, %rd1316, 8, 8;
	bfi.b64 	%rd1319, %rd1318, %rd1315, 16, 16;
	bfi.b64 	%rd1320, %rd1319, %rd1312, 32, 32;
	st.local.u8 	[%rd1305+232], %rd1308;
	shr.u64 	%rd1321, %rd1308, 8;
	st.local.u8 	[%rd1305+233], %rd1321;
	shr.u64 	%rd1322, %rd1312, 24;
	st.local.u8 	[%rd1305+235], %rd1322;
	shr.u64 	%rd1323, %rd1312, 16;
	st.local.u8 	[%rd1305+234], %rd1323;
	shr.u64 	%rd1324, %rd1320, 56;
	st.local.u8 	[%rd1305+239], %rd1324;
	shr.u64 	%rd1325, %rd1320, 48;
	st.local.u8 	[%rd1305+238], %rd1325;
	shr.u64 	%rd1326, %rd1320, 40;
	st.local.u8 	[%rd1305+237], %rd1326;
	shr.u64 	%rd1327, %rd1320, 32;
	st.local.u8 	[%rd1305+236], %rd1327;
	ld.local.u8 	%rd1328, [%rd1305+40];
	ld.local.u8 	%rd1329, [%rd1305+41];
	bfi.b64 	%rd1330, %rd1329, %rd1328, 8, 8;
	ld.local.u8 	%rd1331, [%rd1305+42];
	ld.local.u8 	%rd1332, [%rd1305+43];
	bfi.b64 	%rd1333, %rd1332, %rd1331, 8, 8;
	bfi.b64 	%rd1334, %rd1333, %rd1330, 16, 16;
	ld.local.u8 	%rd1335, [%rd1305+44];
	ld.local.u8 	%rd1336, [%rd1305+45];
	bfi.b64 	%rd1337, %rd1336, %rd1335, 8, 8;
	ld.local.u8 	%rd1338, [%rd1305+46];
	ld.local.u8 	%rd1339, [%rd1305+47];
	bfi.b64 	%rd1340, %rd1339, %rd1338, 8, 8;
	bfi.b64 	%rd1341, %rd1340, %rd1337, 16, 16;
	bfi.b64 	%rd1342, %rd1341, %rd1334, 32, 32;
	st.local.u8 	[%rd1305+240], %rd1330;
	shr.u64 	%rd1343, %rd1330, 8;
	st.local.u8 	[%rd1305+241], %rd1343;
	shr.u64 	%rd1344, %rd1334, 24;
	st.local.u8 	[%rd1305+243], %rd1344;
	shr.u64 	%rd1345, %rd1334, 16;
	st.local.u8 	[%rd1305+242], %rd1345;
	shr.u64 	%rd1346, %rd1342, 56;
	st.local.u8 	[%rd1305+247], %rd1346;
	shr.u64 	%rd1347, %rd1342, 48;
	st.local.u8 	[%rd1305+246], %rd1347;
	shr.u64 	%rd1348, %rd1342, 40;
	st.local.u8 	[%rd1305+245], %rd1348;
	shr.u64 	%rd1349, %rd1342, 32;
	st.local.u8 	[%rd1305+244], %rd1349;
	ld.local.u8 	%rd1350, [%rd1305+48];
	ld.local.u8 	%rd1351, [%rd1305+49];
	bfi.b64 	%rd1352, %rd1351, %rd1350, 8, 8;
	ld.local.u8 	%rd1353, [%rd1305+50];
	ld.local.u8 	%rd1354, [%rd1305+51];
	bfi.b64 	%rd1355, %rd1354, %rd1353, 8, 8;
	bfi.b64 	%rd1356, %rd1355, %rd1352, 16, 16;
	ld.local.u8 	%rd1357, [%rd1305+52];
	ld.local.u8 	%rd1358, [%rd1305+53];
	bfi.b64 	%rd1359, %rd1358, %rd1357, 8, 8;
	ld.local.u8 	%rd1360, [%rd1305+54];
	ld.local.u8 	%rd1361, [%rd1305+55];
	bfi.b64 	%rd1362, %rd1361, %rd1360, 8, 8;
	bfi.b64 	%rd1363, %rd1362, %rd1359, 16, 16;
	bfi.b64 	%rd1364, %rd1363, %rd1356, 32, 32;
	st.local.u8 	[%rd1305+248], %rd1352;
	shr.u64 	%rd1365, %rd1352, 8;
	st.local.u8 	[%rd1305+249], %rd1365;
	shr.u64 	%rd1366, %rd1356, 24;
	st.local.u8 	[%rd1305+251], %rd1366;
	shr.u64 	%rd1367, %rd1356, 16;
	st.local.u8 	[%rd1305+250], %rd1367;
	shr.u64 	%rd1368, %rd1364, 56;
	st.local.u8 	[%rd1305+255], %rd1368;
	shr.u64 	%rd1369, %rd1364, 48;
	st.local.u8 	[%rd1305+254], %rd1369;
	shr.u64 	%rd1370, %rd1364, 40;
	st.local.u8 	[%rd1305+253], %rd1370;
	shr.u64 	%rd1371, %rd1364, 32;
	st.local.u8 	[%rd1305+252], %rd1371;
	ld.local.u8 	%rd1372, [%rd1305+56];
	ld.local.u8 	%rd1373, [%rd1305+57];
	bfi.b64 	%rd1374, %rd1373, %rd1372, 8, 8;
	ld.local.u8 	%rd1375, [%rd1305+58];
	ld.local.u8 	%rd1376, [%rd1305+59];
	bfi.b64 	%rd1377, %rd1376, %rd1375, 8, 8;
	bfi.b64 	%rd1378, %rd1377, %rd1374, 16, 16;
	ld.local.u8 	%rd1379, [%rd1305+60];
	ld.local.u8 	%rd1380, [%rd1305+61];
	bfi.b64 	%rd1381, %rd1380, %rd1379, 8, 8;
	ld.local.u8 	%rd1382, [%rd1305+62];
	ld.local.u8 	%rd1383, [%rd1305+63];
	bfi.b64 	%rd1384, %rd1383, %rd1382, 8, 8;
	bfi.b64 	%rd1385, %rd1384, %rd1381, 16, 16;
	bfi.b64 	%rd1386, %rd1385, %rd1378, 32, 32;
	st.local.u8 	[%rd1305+256], %rd1374;
	shr.u64 	%rd1387, %rd1374, 8;
	st.local.u8 	[%rd1305+257], %rd1387;
	shr.u64 	%rd1388, %rd1378, 24;
	st.local.u8 	[%rd1305+259], %rd1388;
	shr.u64 	%rd1389, %rd1378, 16;
	st.local.u8 	[%rd1305+258], %rd1389;
	shr.u64 	%rd1390, %rd1386, 56;
	st.local.u8 	[%rd1305+263], %rd1390;
	shr.u64 	%rd1391, %rd1386, 48;
	st.local.u8 	[%rd1305+262], %rd1391;
	shr.u64 	%rd1392, %rd1386, 40;
	st.local.u8 	[%rd1305+261], %rd1392;
	shr.u64 	%rd1393, %rd1386, 32;
	st.local.u8 	[%rd1305+260], %rd1393;
	add.s32 	%r714, %r714, 4;
	add.s64 	%rd1857, %rd1857, -4;
	setp.ne.s64 	%p36, %rd1857, 0;
	@%p36 bra 	$L__BB0_51;

$L__BB0_52:
	setp.eq.s64 	%p37, %rd1858, 0;
	@%p37 bra 	$L__BB0_56;

$L__BB0_54:
	.pragma "nounroll";
	mul.wide.s32 	%rd1394, %r714, 8;
	add.s64 	%rd1395, %rd3, %rd1394;
	ld.local.u8 	%rd1396, [%rd1395+32];
	ld.local.u8 	%rd1397, [%rd1395+33];
	bfi.b64 	%rd1398, %rd1397, %rd1396, 8, 8;
	ld.local.u8 	%rd1399, [%rd1395+34];
	ld.local.u8 	%rd1400, [%rd1395+35];
	bfi.b64 	%rd1401, %rd1400, %rd1399, 8, 8;
	bfi.b64 	%rd1402, %rd1401, %rd1398, 16, 16;
	ld.local.u8 	%rd1403, [%rd1395+36];
	ld.local.u8 	%rd1404, [%rd1395+37];
	bfi.b64 	%rd1405, %rd1404, %rd1403, 8, 8;
	ld.local.u8 	%rd1406, [%rd1395+38];
	ld.local.u8 	%rd1407, [%rd1395+39];
	bfi.b64 	%rd1408, %rd1407, %rd1406, 8, 8;
	bfi.b64 	%rd1409, %rd1408, %rd1405, 16, 16;
	bfi.b64 	%rd1410, %rd1409, %rd1402, 32, 32;
	shl.b32 	%r513, %r714, 3;
	cvt.s64.s32 	%rd1411, %r513;
	add.s64 	%rd1412, %rd3, %rd1411;
	st.local.u8 	[%rd1412+232], %rd1398;
	shr.u64 	%rd1413, %rd1398, 8;
	st.local.u8 	[%rd1412+233], %rd1413;
	shr.u64 	%rd1414, %rd1402, 24;
	st.local.u8 	[%rd1412+235], %rd1414;
	shr.u64 	%rd1415, %rd1402, 16;
	st.local.u8 	[%rd1412+234], %rd1415;
	shr.u64 	%rd1416, %rd1410, 56;
	st.local.u8 	[%rd1412+239], %rd1416;
	shr.u64 	%rd1417, %rd1410, 48;
	st.local.u8 	[%rd1412+238], %rd1417;
	shr.u64 	%rd1418, %rd1410, 40;
	st.local.u8 	[%rd1412+237], %rd1418;
	shr.u64 	%rd1419, %rd1410, 32;
	st.local.u8 	[%rd1412+236], %rd1419;
	add.s32 	%r714, %r714, 1;
	add.s64 	%rd1858, %rd1858, -1;
	setp.ne.s64 	%p38, %rd1858, 0;
	@%p38 bra 	$L__BB0_54;

	ld.local.u64 	%rd1891, [%rd3+8];

$L__BB0_56:
	st.local.u64 	[%rd3+424], %rd1891;
	ld.local.u32 	%r720, [%rd3+4];
	setp.eq.s32 	%p39, %r720, 0;
	@%p39 bra 	$L__BB0_75;

	mov.u64 	%rd1862, 0;
	mov.u64 	%rd1890, %rd1891;

$L__BB0_58:
	setp.ne.s64 	%p40, %rd1890, 0;
	@%p40 bra 	$L__BB0_70;

	mov.u64 	%rd1863, CUDA_KECCAK_CONSTS;
	ld.local.u64 	%rd1888, [%rd3+32];
	ld.local.u64 	%rd1887, [%rd3+72];
	ld.local.u64 	%rd1886, [%rd3+112];
	ld.local.u64 	%rd1885, [%rd3+152];
	ld.local.u64 	%rd1884, [%rd3+192];
	ld.local.u64 	%rd1883, [%rd3+40];
	ld.local.u64 	%rd1882, [%rd3+80];
	ld.local.u64 	%rd1881, [%rd3+120];
	ld.local.u64 	%rd1880, [%rd3+160];
	ld.local.u64 	%rd1879, [%rd3+200];
	ld.local.u64 	%rd1878, [%rd3+48];
	ld.local.u64 	%rd1877, [%rd3+88];
	ld.local.u64 	%rd1876, [%rd3+128];
	ld.local.u64 	%rd1875, [%rd3+168];
	ld.local.u64 	%rd1874, [%rd3+208];
	ld.local.u64 	%rd1873, [%rd3+56];
	ld.local.u64 	%rd1872, [%rd3+96];
	ld.local.u64 	%rd1871, [%rd3+136];
	ld.local.u64 	%rd1870, [%rd3+176];
	ld.local.u64 	%rd1869, [%rd3+216];
	ld.local.u64 	%rd1868, [%rd3+64];
	ld.local.u64 	%rd1867, [%rd3+104];
	ld.local.u64 	%rd1866, [%rd3+144];
	ld.local.u64 	%rd1865, [%rd3+184];
	ld.local.u64 	%rd1864, [%rd3+224];
	mov.u32 	%r717, 0;

$L__BB0_60:
	xor.b64  	%rd1422, %rd1887, %rd1888;
	xor.b64  	%rd1423, %rd1422, %rd1886;
	xor.b64  	%rd1424, %rd1423, %rd1885;
	xor.b64  	%rd1425, %rd1424, %rd1884;
	xor.b64  	%rd1426, %rd1882, %rd1883;
	xor.b64  	%rd1427, %rd1426, %rd1881;
	xor.b64  	%rd1428, %rd1427, %rd1880;
	xor.b64  	%rd1429, %rd1428, %rd1879;
	xor.b64  	%rd1430, %rd1877, %rd1878;
	xor.b64  	%rd1431, %rd1430, %rd1876;
	xor.b64  	%rd1432, %rd1431, %rd1875;
	xor.b64  	%rd1433, %rd1432, %rd1874;
	xor.b64  	%rd1434, %rd1872, %rd1873;
	xor.b64  	%rd1435, %rd1434, %rd1871;
	xor.b64  	%rd1436, %rd1435, %rd1870;
	xor.b64  	%rd1437, %rd1436, %rd1869;
	xor.b64  	%rd1438, %rd1867, %rd1868;
	xor.b64  	%rd1439, %rd1438, %rd1866;
	xor.b64  	%rd1440, %rd1439, %rd1865;
	xor.b64  	%rd1441, %rd1440, %rd1864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r515}, %rd1429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r516,%dummy}, %rd1429;
	}
	shf.l.wrap.b32 	%r517, %r516, %r515, 1;
	shf.l.wrap.b32 	%r518, %r515, %r516, 1;
	mov.b64 	%rd1442, {%r518, %r517};
	xor.b64  	%rd1443, %rd1441, %rd1442;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r519}, %rd1433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r520,%dummy}, %rd1433;
	}
	shf.l.wrap.b32 	%r521, %r520, %r519, 1;
	shf.l.wrap.b32 	%r522, %r519, %r520, 1;
	mov.b64 	%rd1444, {%r522, %r521};
	xor.b64  	%rd1445, %rd1444, %rd1425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r523}, %rd1437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r524,%dummy}, %rd1437;
	}
	shf.l.wrap.b32 	%r525, %r524, %r523, 1;
	shf.l.wrap.b32 	%r526, %r523, %r524, 1;
	mov.b64 	%rd1446, {%r526, %r525};
	xor.b64  	%rd1447, %rd1446, %rd1429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r527}, %rd1441;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r528,%dummy}, %rd1441;
	}
	shf.l.wrap.b32 	%r529, %r528, %r527, 1;
	shf.l.wrap.b32 	%r530, %r527, %r528, 1;
	mov.b64 	%rd1448, {%r530, %r529};
	xor.b64  	%rd1449, %rd1448, %rd1433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r531}, %rd1425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r532,%dummy}, %rd1425;
	}
	shf.l.wrap.b32 	%r533, %r532, %r531, 1;
	shf.l.wrap.b32 	%r534, %r531, %r532, 1;
	mov.b64 	%rd1450, {%r534, %r533};
	xor.b64  	%rd1451, %rd1437, %rd1450;
	xor.b64  	%rd1452, %rd1443, %rd1888;
	xor.b64  	%rd1453, %rd1887, %rd1443;
	xor.b64  	%rd1454, %rd1886, %rd1443;
	xor.b64  	%rd1455, %rd1885, %rd1443;
	xor.b64  	%rd1456, %rd1884, %rd1443;
	xor.b64  	%rd1457, %rd1883, %rd1445;
	xor.b64  	%rd1458, %rd1882, %rd1445;
	xor.b64  	%rd1459, %rd1881, %rd1445;
	xor.b64  	%rd1460, %rd1880, %rd1445;
	xor.b64  	%rd1461, %rd1879, %rd1445;
	xor.b64  	%rd1462, %rd1878, %rd1447;
	xor.b64  	%rd1463, %rd1877, %rd1447;
	xor.b64  	%rd1464, %rd1876, %rd1447;
	xor.b64  	%rd1465, %rd1875, %rd1447;
	xor.b64  	%rd1466, %rd1874, %rd1447;
	xor.b64  	%rd1467, %rd1873, %rd1449;
	xor.b64  	%rd1468, %rd1872, %rd1449;
	xor.b64  	%rd1469, %rd1871, %rd1449;
	xor.b64  	%rd1470, %rd1870, %rd1449;
	xor.b64  	%rd1471, %rd1869, %rd1449;
	xor.b64  	%rd1472, %rd1868, %rd1451;
	xor.b64  	%rd1473, %rd1867, %rd1451;
	xor.b64  	%rd1474, %rd1866, %rd1451;
	xor.b64  	%rd1475, %rd1865, %rd1451;
	xor.b64  	%rd1476, %rd1864, %rd1451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r535}, %rd1457;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r536,%dummy}, %rd1457;
	}
	shf.l.wrap.b32 	%r537, %r536, %r535, 1;
	shf.l.wrap.b32 	%r538, %r535, %r536, 1;
	mov.b64 	%rd1477, {%r538, %r537};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r539,%dummy}, %rd1458;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r540}, %rd1458;
	}
	shf.r.wrap.b32 	%r541, %r540, %r539, 20;
	shf.r.wrap.b32 	%r542, %r539, %r540, 20;
	mov.b64 	%rd1478, {%r542, %r541};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r543}, %rd1473;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r544,%dummy}, %rd1473;
	}
	shf.l.wrap.b32 	%r545, %r544, %r543, 20;
	shf.l.wrap.b32 	%r546, %r543, %r544, 20;
	mov.b64 	%rd1479, {%r546, %r545};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r547,%dummy}, %rd1466;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r548}, %rd1466;
	}
	shf.r.wrap.b32 	%r549, %r548, %r547, 3;
	shf.r.wrap.b32 	%r550, %r547, %r548, 3;
	mov.b64 	%rd1480, {%r550, %r549};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r551,%dummy}, %rd1474;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r552}, %rd1474;
	}
	shf.r.wrap.b32 	%r553, %r552, %r551, 25;
	shf.r.wrap.b32 	%r554, %r551, %r552, 25;
	mov.b64 	%rd1481, {%r554, %r553};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r555}, %rd1456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r556,%dummy}, %rd1456;
	}
	shf.l.wrap.b32 	%r557, %r556, %r555, 18;
	shf.l.wrap.b32 	%r558, %r555, %r556, 18;
	mov.b64 	%rd1482, {%r558, %r557};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r559,%dummy}, %rd1462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r560}, %rd1462;
	}
	shf.r.wrap.b32 	%r561, %r560, %r559, 2;
	shf.r.wrap.b32 	%r562, %r559, %r560, 2;
	mov.b64 	%rd1483, {%r562, %r561};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r563,%dummy}, %rd1464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r564}, %rd1464;
	}
	shf.r.wrap.b32 	%r565, %r564, %r563, 21;
	shf.r.wrap.b32 	%r566, %r563, %r564, 21;
	mov.b64 	%rd1484, {%r566, %r565};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r567}, %rd1469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r568,%dummy}, %rd1469;
	}
	shf.l.wrap.b32 	%r569, %r568, %r567, 25;
	shf.l.wrap.b32 	%r570, %r567, %r568, 25;
	mov.b64 	%rd1485, {%r570, %r569};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r571}, %rd1475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r572,%dummy}, %rd1475;
	}
	shf.l.wrap.b32 	%r573, %r572, %r571, 8;
	shf.l.wrap.b32 	%r574, %r571, %r572, 8;
	mov.b64 	%rd1486, {%r574, %r573};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r575,%dummy}, %rd1471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r576}, %rd1471;
	}
	shf.r.wrap.b32 	%r577, %r576, %r575, 8;
	shf.r.wrap.b32 	%r578, %r575, %r576, 8;
	mov.b64 	%rd1487, {%r578, %r577};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r579,%dummy}, %rd1455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r580}, %rd1455;
	}
	shf.r.wrap.b32 	%r581, %r580, %r579, 23;
	shf.r.wrap.b32 	%r582, %r579, %r580, 23;
	mov.b64 	%rd1488, {%r582, %r581};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r583}, %rd1472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r584,%dummy}, %rd1472;
	}
	shf.l.wrap.b32 	%r585, %r584, %r583, 27;
	shf.l.wrap.b32 	%r586, %r583, %r584, 27;
	mov.b64 	%rd1489, {%r586, %r585};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r587}, %rd1476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r588,%dummy}, %rd1476;
	}
	shf.l.wrap.b32 	%r589, %r588, %r587, 14;
	shf.l.wrap.b32 	%r590, %r587, %r588, 14;
	mov.b64 	%rd1490, {%r590, %r589};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r591}, %rd1461;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r592,%dummy}, %rd1461;
	}
	shf.l.wrap.b32 	%r593, %r592, %r591, 2;
	shf.l.wrap.b32 	%r594, %r591, %r592, 2;
	mov.b64 	%rd1491, {%r594, %r593};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r595,%dummy}, %rd1468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r596}, %rd1468;
	}
	shf.r.wrap.b32 	%r597, %r596, %r595, 9;
	shf.r.wrap.b32 	%r598, %r595, %r596, 9;
	mov.b64 	%rd1492, {%r598, %r597};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r599,%dummy}, %rd1460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r600}, %rd1460;
	}
	shf.r.wrap.b32 	%r601, %r600, %r599, 19;
	shf.r.wrap.b32 	%r602, %r599, %r600, 19;
	mov.b64 	%rd1493, {%r602, %r601};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r603,%dummy}, %rd1453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r604}, %rd1453;
	}
	shf.r.wrap.b32 	%r605, %r604, %r603, 28;
	shf.r.wrap.b32 	%r606, %r603, %r604, 28;
	mov.b64 	%rd1494, {%r606, %r605};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r607}, %rd1467;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r608,%dummy}, %rd1467;
	}
	shf.l.wrap.b32 	%r609, %r608, %r607, 28;
	shf.l.wrap.b32 	%r610, %r607, %r608, 28;
	mov.b64 	%rd1495, {%r610, %r609};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r611}, %rd1470;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r612,%dummy}, %rd1470;
	}
	shf.l.wrap.b32 	%r613, %r612, %r611, 21;
	shf.l.wrap.b32 	%r614, %r611, %r612, 21;
	mov.b64 	%rd1496, {%r614, %r613};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r615}, %rd1465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r616,%dummy}, %rd1465;
	}
	shf.l.wrap.b32 	%r617, %r616, %r615, 15;
	shf.l.wrap.b32 	%r618, %r615, %r616, 15;
	mov.b64 	%rd1497, {%r618, %r617};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r619}, %rd1459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r620,%dummy}, %rd1459;
	}
	shf.l.wrap.b32 	%r621, %r620, %r619, 10;
	shf.l.wrap.b32 	%r622, %r619, %r620, 10;
	mov.b64 	%rd1498, {%r622, %r621};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r623}, %rd1463;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r624,%dummy}, %rd1463;
	}
	shf.l.wrap.b32 	%r625, %r624, %r623, 6;
	shf.l.wrap.b32 	%r626, %r623, %r624, 6;
	mov.b64 	%rd1499, {%r626, %r625};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r627}, %rd1454;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r628,%dummy}, %rd1454;
	}
	shf.l.wrap.b32 	%r629, %r628, %r627, 3;
	shf.l.wrap.b32 	%r630, %r627, %r628, 3;
	mov.b64 	%rd1500, {%r630, %r629};
	not.b64 	%rd1501, %rd1478;
	and.b64  	%rd1502, %rd1484, %rd1501;
	xor.b64  	%rd1503, %rd1502, %rd1452;
	not.b64 	%rd1504, %rd1484;
	and.b64  	%rd1505, %rd1496, %rd1504;
	xor.b64  	%rd1883, %rd1505, %rd1478;
	not.b64 	%rd1506, %rd1496;
	and.b64  	%rd1507, %rd1490, %rd1506;
	xor.b64  	%rd1878, %rd1484, %rd1507;
	not.b64 	%rd1508, %rd1490;
	and.b64  	%rd1509, %rd1452, %rd1508;
	xor.b64  	%rd1873, %rd1496, %rd1509;
	not.b64 	%rd1510, %rd1452;
	and.b64  	%rd1511, %rd1478, %rd1510;
	xor.b64  	%rd1868, %rd1490, %rd1511;
	not.b64 	%rd1512, %rd1479;
	and.b64  	%rd1513, %rd1500, %rd1512;
	xor.b64  	%rd1887, %rd1513, %rd1495;
	not.b64 	%rd1514, %rd1500;
	and.b64  	%rd1515, %rd1493, %rd1514;
	xor.b64  	%rd1882, %rd1515, %rd1479;
	not.b64 	%rd1516, %rd1493;
	and.b64  	%rd1517, %rd1480, %rd1516;
	xor.b64  	%rd1877, %rd1500, %rd1517;
	not.b64 	%rd1518, %rd1480;
	and.b64  	%rd1519, %rd1495, %rd1518;
	xor.b64  	%rd1872, %rd1493, %rd1519;
	not.b64 	%rd1520, %rd1495;
	and.b64  	%rd1521, %rd1479, %rd1520;
	xor.b64  	%rd1867, %rd1480, %rd1521;
	not.b64 	%rd1522, %rd1499;
	and.b64  	%rd1523, %rd1485, %rd1522;
	xor.b64  	%rd1886, %rd1523, %rd1477;
	not.b64 	%rd1524, %rd1485;
	and.b64  	%rd1525, %rd1486, %rd1524;
	xor.b64  	%rd1881, %rd1525, %rd1499;
	not.b64 	%rd1526, %rd1486;
	and.b64  	%rd1527, %rd1482, %rd1526;
	xor.b64  	%rd1876, %rd1485, %rd1527;
	not.b64 	%rd1528, %rd1482;
	and.b64  	%rd1529, %rd1477, %rd1528;
	xor.b64  	%rd1871, %rd1486, %rd1529;
	not.b64 	%rd1530, %rd1477;
	and.b64  	%rd1531, %rd1499, %rd1530;
	xor.b64  	%rd1866, %rd1482, %rd1531;
	not.b64 	%rd1532, %rd1494;
	and.b64  	%rd1533, %rd1498, %rd1532;
	xor.b64  	%rd1885, %rd1533, %rd1489;
	not.b64 	%rd1534, %rd1498;
	and.b64  	%rd1535, %rd1497, %rd1534;
	xor.b64  	%rd1880, %rd1535, %rd1494;
	not.b64 	%rd1536, %rd1497;
	and.b64  	%rd1537, %rd1487, %rd1536;
	xor.b64  	%rd1875, %rd1498, %rd1537;
	not.b64 	%rd1538, %rd1487;
	and.b64  	%rd1539, %rd1489, %rd1538;
	xor.b64  	%rd1870, %rd1497, %rd1539;
	not.b64 	%rd1540, %rd1489;
	and.b64  	%rd1541, %rd1494, %rd1540;
	xor.b64  	%rd1865, %rd1487, %rd1541;
	not.b64 	%rd1542, %rd1492;
	and.b64  	%rd1543, %rd1481, %rd1542;
	xor.b64  	%rd1884, %rd1543, %rd1483;
	not.b64 	%rd1544, %rd1481;
	and.b64  	%rd1545, %rd1488, %rd1544;
	xor.b64  	%rd1879, %rd1545, %rd1492;
	not.b64 	%rd1546, %rd1488;
	and.b64  	%rd1547, %rd1491, %rd1546;
	xor.b64  	%rd1874, %rd1481, %rd1547;
	not.b64 	%rd1548, %rd1491;
	and.b64  	%rd1549, %rd1483, %rd1548;
	xor.b64  	%rd1869, %rd1488, %rd1549;
	not.b64 	%rd1550, %rd1483;
	and.b64  	%rd1551, %rd1492, %rd1550;
	xor.b64  	%rd1864, %rd1491, %rd1551;
	ld.const.u64 	%rd1552, [%rd1863];
	xor.b64  	%rd1888, %rd1503, %rd1552;
	add.s64 	%rd1863, %rd1863, 8;
	add.s32 	%r717, %r717, 1;
	setp.ne.s32 	%p41, %r717, 24;
	@%p41 bra 	$L__BB0_60;

	st.local.u64 	[%rd3+32], %rd1888;
	st.local.u64 	[%rd3+72], %rd1887;
	st.local.u64 	[%rd3+112], %rd1886;
	st.local.u64 	[%rd3+152], %rd1885;
	st.local.u64 	[%rd3+192], %rd1884;
	st.local.u64 	[%rd3+40], %rd1883;
	st.local.u64 	[%rd3+80], %rd1882;
	st.local.u64 	[%rd3+120], %rd1881;
	st.local.u64 	[%rd3+160], %rd1880;
	st.local.u64 	[%rd3+200], %rd1879;
	st.local.u64 	[%rd3+48], %rd1878;
	st.local.u64 	[%rd3+88], %rd1877;
	st.local.u64 	[%rd3+128], %rd1876;
	st.local.u64 	[%rd3+168], %rd1875;
	st.local.u64 	[%rd3+208], %rd1874;
	st.local.u64 	[%rd3+56], %rd1873;
	st.local.u64 	[%rd3+96], %rd1872;
	st.local.u64 	[%rd3+136], %rd1871;
	st.local.u64 	[%rd3+176], %rd1870;
	st.local.u64 	[%rd3+216], %rd1869;
	st.local.u64 	[%rd3+64], %rd1868;
	st.local.u64 	[%rd3+104], %rd1867;
	st.local.u64 	[%rd3+144], %rd1866;
	st.local.u64 	[%rd3+184], %rd1865;
	st.local.u64 	[%rd3+224], %rd1864;
	shr.u64 	%rd467, %rd1891, 6;
	setp.eq.s64 	%p42, %rd467, 0;
	@%p42 bra 	$L__BB0_69;

	add.s64 	%rd1553, %rd467, -1;
	and.b64  	%rd468, %rd467, 3;
	setp.lt.u64 	%p43, %rd1553, 3;
	mov.u32 	%r719, 0;
	@%p43 bra 	$L__BB0_65;

	sub.s64 	%rd1889, %rd467, %rd468;

$L__BB0_64:
	mul.wide.s32 	%rd1554, %r719, 8;
	add.s64 	%rd1555, %rd3, %rd1554;
	ld.local.u8 	%rd1556, [%rd1555+32];
	ld.local.u8 	%rd1557, [%rd1555+33];
	bfi.b64 	%rd1558, %rd1557, %rd1556, 8, 8;
	ld.local.u8 	%rd1559, [%rd1555+34];
	ld.local.u8 	%rd1560, [%rd1555+35];
	bfi.b64 	%rd1561, %rd1560, %rd1559, 8, 8;
	bfi.b64 	%rd1562, %rd1561, %rd1558, 16, 16;
	ld.local.u8 	%rd1563, [%rd1555+36];
	ld.local.u8 	%rd1564, [%rd1555+37];
	bfi.b64 	%rd1565, %rd1564, %rd1563, 8, 8;
	ld.local.u8 	%rd1566, [%rd1555+38];
	ld.local.u8 	%rd1567, [%rd1555+39];
	bfi.b64 	%rd1568, %rd1567, %rd1566, 8, 8;
	bfi.b64 	%rd1569, %rd1568, %rd1565, 16, 16;
	bfi.b64 	%rd1570, %rd1569, %rd1562, 32, 32;
	st.local.u8 	[%rd1555+232], %rd1558;
	shr.u64 	%rd1571, %rd1558, 8;
	st.local.u8 	[%rd1555+233], %rd1571;
	shr.u64 	%rd1572, %rd1562, 24;
	st.local.u8 	[%rd1555+235], %rd1572;
	shr.u64 	%rd1573, %rd1562, 16;
	st.local.u8 	[%rd1555+234], %rd1573;
	shr.u64 	%rd1574, %rd1570, 56;
	st.local.u8 	[%rd1555+239], %rd1574;
	shr.u64 	%rd1575, %rd1570, 48;
	st.local.u8 	[%rd1555+238], %rd1575;
	shr.u64 	%rd1576, %rd1570, 40;
	st.local.u8 	[%rd1555+237], %rd1576;
	shr.u64 	%rd1577, %rd1570, 32;
	st.local.u8 	[%rd1555+236], %rd1577;
	ld.local.u8 	%rd1578, [%rd1555+40];
	ld.local.u8 	%rd1579, [%rd1555+41];
	bfi.b64 	%rd1580, %rd1579, %rd1578, 8, 8;
	ld.local.u8 	%rd1581, [%rd1555+42];
	ld.local.u8 	%rd1582, [%rd1555+43];
	bfi.b64 	%rd1583, %rd1582, %rd1581, 8, 8;
	bfi.b64 	%rd1584, %rd1583, %rd1580, 16, 16;
	ld.local.u8 	%rd1585, [%rd1555+44];
	ld.local.u8 	%rd1586, [%rd1555+45];
	bfi.b64 	%rd1587, %rd1586, %rd1585, 8, 8;
	ld.local.u8 	%rd1588, [%rd1555+46];
	ld.local.u8 	%rd1589, [%rd1555+47];
	bfi.b64 	%rd1590, %rd1589, %rd1588, 8, 8;
	bfi.b64 	%rd1591, %rd1590, %rd1587, 16, 16;
	bfi.b64 	%rd1592, %rd1591, %rd1584, 32, 32;
	st.local.u8 	[%rd1555+240], %rd1580;
	shr.u64 	%rd1593, %rd1580, 8;
	st.local.u8 	[%rd1555+241], %rd1593;
	shr.u64 	%rd1594, %rd1584, 24;
	st.local.u8 	[%rd1555+243], %rd1594;
	shr.u64 	%rd1595, %rd1584, 16;
	st.local.u8 	[%rd1555+242], %rd1595;
	shr.u64 	%rd1596, %rd1592, 56;
	st.local.u8 	[%rd1555+247], %rd1596;
	shr.u64 	%rd1597, %rd1592, 48;
	st.local.u8 	[%rd1555+246], %rd1597;
	shr.u64 	%rd1598, %rd1592, 40;
	st.local.u8 	[%rd1555+245], %rd1598;
	shr.u64 	%rd1599, %rd1592, 32;
	st.local.u8 	[%rd1555+244], %rd1599;
	ld.local.u8 	%rd1600, [%rd1555+48];
	ld.local.u8 	%rd1601, [%rd1555+49];
	bfi.b64 	%rd1602, %rd1601, %rd1600, 8, 8;
	ld.local.u8 	%rd1603, [%rd1555+50];
	ld.local.u8 	%rd1604, [%rd1555+51];
	bfi.b64 	%rd1605, %rd1604, %rd1603, 8, 8;
	bfi.b64 	%rd1606, %rd1605, %rd1602, 16, 16;
	ld.local.u8 	%rd1607, [%rd1555+52];
	ld.local.u8 	%rd1608, [%rd1555+53];
	bfi.b64 	%rd1609, %rd1608, %rd1607, 8, 8;
	ld.local.u8 	%rd1610, [%rd1555+54];
	ld.local.u8 	%rd1611, [%rd1555+55];
	bfi.b64 	%rd1612, %rd1611, %rd1610, 8, 8;
	bfi.b64 	%rd1613, %rd1612, %rd1609, 16, 16;
	bfi.b64 	%rd1614, %rd1613, %rd1606, 32, 32;
	st.local.u8 	[%rd1555+248], %rd1602;
	shr.u64 	%rd1615, %rd1602, 8;
	st.local.u8 	[%rd1555+249], %rd1615;
	shr.u64 	%rd1616, %rd1606, 24;
	st.local.u8 	[%rd1555+251], %rd1616;
	shr.u64 	%rd1617, %rd1606, 16;
	st.local.u8 	[%rd1555+250], %rd1617;
	shr.u64 	%rd1618, %rd1614, 56;
	st.local.u8 	[%rd1555+255], %rd1618;
	shr.u64 	%rd1619, %rd1614, 48;
	st.local.u8 	[%rd1555+254], %rd1619;
	shr.u64 	%rd1620, %rd1614, 40;
	st.local.u8 	[%rd1555+253], %rd1620;
	shr.u64 	%rd1621, %rd1614, 32;
	st.local.u8 	[%rd1555+252], %rd1621;
	ld.local.u8 	%rd1622, [%rd1555+56];
	ld.local.u8 	%rd1623, [%rd1555+57];
	bfi.b64 	%rd1624, %rd1623, %rd1622, 8, 8;
	ld.local.u8 	%rd1625, [%rd1555+58];
	ld.local.u8 	%rd1626, [%rd1555+59];
	bfi.b64 	%rd1627, %rd1626, %rd1625, 8, 8;
	bfi.b64 	%rd1628, %rd1627, %rd1624, 16, 16;
	ld.local.u8 	%rd1629, [%rd1555+60];
	ld.local.u8 	%rd1630, [%rd1555+61];
	bfi.b64 	%rd1631, %rd1630, %rd1629, 8, 8;
	ld.local.u8 	%rd1632, [%rd1555+62];
	ld.local.u8 	%rd1633, [%rd1555+63];
	bfi.b64 	%rd1634, %rd1633, %rd1632, 8, 8;
	bfi.b64 	%rd1635, %rd1634, %rd1631, 16, 16;
	bfi.b64 	%rd1636, %rd1635, %rd1628, 32, 32;
	st.local.u8 	[%rd1555+256], %rd1624;
	shr.u64 	%rd1637, %rd1624, 8;
	st.local.u8 	[%rd1555+257], %rd1637;
	shr.u64 	%rd1638, %rd1628, 24;
	st.local.u8 	[%rd1555+259], %rd1638;
	shr.u64 	%rd1639, %rd1628, 16;
	st.local.u8 	[%rd1555+258], %rd1639;
	shr.u64 	%rd1640, %rd1636, 56;
	st.local.u8 	[%rd1555+263], %rd1640;
	shr.u64 	%rd1641, %rd1636, 48;
	st.local.u8 	[%rd1555+262], %rd1641;
	shr.u64 	%rd1642, %rd1636, 40;
	st.local.u8 	[%rd1555+261], %rd1642;
	shr.u64 	%rd1643, %rd1636, 32;
	st.local.u8 	[%rd1555+260], %rd1643;
	add.s32 	%r719, %r719, 4;
	add.s64 	%rd1889, %rd1889, -4;
	setp.ne.s64 	%p44, %rd1889, 0;
	@%p44 bra 	$L__BB0_64;

$L__BB0_65:
	setp.eq.s64 	%p45, %rd468, 0;
	@%p45 bra 	$L__BB0_69;

	mul.wide.s32 	%rd1644, %r719, 8;
	add.s64 	%rd1645, %rd3, %rd1644;
	add.s64 	%rd472, %rd1645, 32;
	ld.local.u8 	%rd1646, [%rd1645+32];
	ld.local.u8 	%rd1647, [%rd1645+33];
	bfi.b64 	%rd1648, %rd1647, %rd1646, 8, 8;
	ld.local.u8 	%rd1649, [%rd1645+34];
	ld.local.u8 	%rd1650, [%rd1645+35];
	bfi.b64 	%rd1651, %rd1650, %rd1649, 8, 8;
	bfi.b64 	%rd1652, %rd1651, %rd1648, 16, 16;
	ld.local.u8 	%rd1653, [%rd1645+36];
	ld.local.u8 	%rd1654, [%rd1645+37];
	bfi.b64 	%rd1655, %rd1654, %rd1653, 8, 8;
	ld.local.u8 	%rd1656, [%rd1645+38];
	ld.local.u8 	%rd1657, [%rd1645+39];
	bfi.b64 	%rd1658, %rd1657, %rd1656, 8, 8;
	bfi.b64 	%rd1659, %rd1658, %rd1655, 16, 16;
	bfi.b64 	%rd1660, %rd1659, %rd1652, 32, 32;
	shl.b32 	%r633, %r719, 3;
	cvt.s64.s32 	%rd1661, %r633;
	add.s64 	%rd1662, %rd3, %rd1661;
	add.s64 	%rd473, %rd1662, 232;
	st.local.u8 	[%rd1662+232], %rd1648;
	shr.u64 	%rd1663, %rd1648, 8;
	st.local.u8 	[%rd1662+233], %rd1663;
	shr.u64 	%rd1664, %rd1652, 24;
	st.local.u8 	[%rd1662+235], %rd1664;
	shr.u64 	%rd1665, %rd1652, 16;
	st.local.u8 	[%rd1662+234], %rd1665;
	shr.u64 	%rd1666, %rd1660, 56;
	st.local.u8 	[%rd1662+239], %rd1666;
	shr.u64 	%rd1667, %rd1660, 48;
	st.local.u8 	[%rd1662+238], %rd1667;
	shr.u64 	%rd1668, %rd1660, 40;
	st.local.u8 	[%rd1662+237], %rd1668;
	shr.u64 	%rd1669, %rd1660, 32;
	st.local.u8 	[%rd1662+236], %rd1669;
	setp.eq.s64 	%p46, %rd468, 1;
	@%p46 bra 	$L__BB0_69;

	ld.local.u8 	%rd1670, [%rd472+8];
	ld.local.u8 	%rd1671, [%rd472+9];
	bfi.b64 	%rd1672, %rd1671, %rd1670, 8, 8;
	ld.local.u8 	%rd1673, [%rd472+10];
	ld.local.u8 	%rd1674, [%rd472+11];
	bfi.b64 	%rd1675, %rd1674, %rd1673, 8, 8;
	bfi.b64 	%rd1676, %rd1675, %rd1672, 16, 16;
	ld.local.u8 	%rd1677, [%rd472+12];
	ld.local.u8 	%rd1678, [%rd472+13];
	bfi.b64 	%rd1679, %rd1678, %rd1677, 8, 8;
	ld.local.u8 	%rd1680, [%rd472+14];
	ld.local.u8 	%rd1681, [%rd472+15];
	bfi.b64 	%rd1682, %rd1681, %rd1680, 8, 8;
	bfi.b64 	%rd1683, %rd1682, %rd1679, 16, 16;
	bfi.b64 	%rd1684, %rd1683, %rd1676, 32, 32;
	st.local.u8 	[%rd473+8], %rd1672;
	shr.u64 	%rd1685, %rd1672, 8;
	st.local.u8 	[%rd473+9], %rd1685;
	shr.u64 	%rd1686, %rd1676, 24;
	st.local.u8 	[%rd473+11], %rd1686;
	shr.u64 	%rd1687, %rd1676, 16;
	st.local.u8 	[%rd473+10], %rd1687;
	shr.u64 	%rd1688, %rd1684, 56;
	st.local.u8 	[%rd473+15], %rd1688;
	shr.u64 	%rd1689, %rd1684, 48;
	st.local.u8 	[%rd473+14], %rd1689;
	shr.u64 	%rd1690, %rd1684, 40;
	st.local.u8 	[%rd473+13], %rd1690;
	shr.u64 	%rd1691, %rd1684, 32;
	st.local.u8 	[%rd473+12], %rd1691;
	setp.eq.s64 	%p47, %rd468, 2;
	@%p47 bra 	$L__BB0_69;

	ld.local.u8 	%rd1692, [%rd472+16];
	ld.local.u8 	%rd1693, [%rd472+17];
	bfi.b64 	%rd1694, %rd1693, %rd1692, 8, 8;
	ld.local.u8 	%rd1695, [%rd472+18];
	ld.local.u8 	%rd1696, [%rd472+19];
	bfi.b64 	%rd1697, %rd1696, %rd1695, 8, 8;
	bfi.b64 	%rd1698, %rd1697, %rd1694, 16, 16;
	ld.local.u8 	%rd1699, [%rd472+20];
	ld.local.u8 	%rd1700, [%rd472+21];
	bfi.b64 	%rd1701, %rd1700, %rd1699, 8, 8;
	ld.local.u8 	%rd1702, [%rd472+22];
	ld.local.u8 	%rd1703, [%rd472+23];
	bfi.b64 	%rd1704, %rd1703, %rd1702, 8, 8;
	bfi.b64 	%rd1705, %rd1704, %rd1701, 16, 16;
	bfi.b64 	%rd1706, %rd1705, %rd1698, 32, 32;
	st.local.u8 	[%rd473+16], %rd1694;
	shr.u64 	%rd1707, %rd1694, 8;
	st.local.u8 	[%rd473+17], %rd1707;
	shr.u64 	%rd1708, %rd1698, 24;
	st.local.u8 	[%rd473+19], %rd1708;
	shr.u64 	%rd1709, %rd1698, 16;
	st.local.u8 	[%rd473+18], %rd1709;
	shr.u64 	%rd1710, %rd1706, 56;
	st.local.u8 	[%rd473+23], %rd1710;
	shr.u64 	%rd1711, %rd1706, 48;
	st.local.u8 	[%rd473+22], %rd1711;
	shr.u64 	%rd1712, %rd1706, 40;
	st.local.u8 	[%rd473+21], %rd1712;
	shr.u64 	%rd1713, %rd1706, 32;
	st.local.u8 	[%rd473+20], %rd1713;

$L__BB0_69:
	ld.local.u64 	%rd1890, [%rd3+8];
	st.local.u64 	[%rd3+424], %rd1890;
	ld.local.u32 	%r720, [%rd3+4];
	mov.u64 	%rd1891, %rd1890;

$L__BB0_70:
	cvt.u64.u32 	%rd477, %r720;
	sub.s64 	%rd1714, %rd477, %rd1862;
	min.u64 	%rd478, %rd1890, %rd1714;
	shr.u64 	%rd479, %rd478, 3;
	setp.eq.s64 	%p48, %rd479, 0;
	@%p48 bra 	$L__BB0_73;

	ld.local.u64 	%rd1716, [%rd3+16];
	mov.u64 	%rd1892, 0;
	shr.u64 	%rd1717, %rd1890, 3;
	sub.s64 	%rd480, %rd1716, %rd1717;
	shr.u64 	%rd481, %rd1862, 3;

$L__BB0_72:
	add.s64 	%rd1718, %rd480, %rd1892;
	add.s64 	%rd1719, %rd3, %rd1718;
	ld.local.u8 	%rs76, [%rd1719+232];
	add.s64 	%rd1720, %rd481, %rd1892;
	add.s64 	%rd1721, %rd2, %rd1720;
	st.local.u8 	[%rd1721], %rs76;
	add.s64 	%rd1892, %rd1892, 1;
	setp.lt.u64 	%p49, %rd1892, %rd479;
	@%p49 bra 	$L__BB0_72;

$L__BB0_73:
	sub.s64 	%rd1890, %rd1890, %rd478;
	st.local.u64 	[%rd3+424], %rd1890;
	add.s64 	%rd1862, %rd478, %rd1862;
	setp.lt.u64 	%p50, %rd1862, %rd477;
	@%p50 bra 	$L__BB0_58;

	ld.local.v4.u32 	{%r634, %r635, %r636, %r637}, [%rd2];
	mov.b32 	{%rs126, %rs122}, %r634;
	shr.u16 	%rs124, %rs126, 8;
	shr.u16 	%rs120, %rs122, 8;
	mov.b32 	{%rs118, %rs114}, %r635;
	shr.u16 	%rs116, %rs118, 8;
	shr.u16 	%rs112, %rs114, 8;
	mov.b32 	{%rs110, %rs106}, %r636;
	shr.u16 	%rs108, %rs110, 8;
	shr.u16 	%rs104, %rs106, 8;
	mov.b32 	{%rs102, %rs98}, %r637;
	shr.u16 	%rs100, %rs102, 8;
	shr.u16 	%rs96, %rs98, 8;
	ld.local.v4.u32 	{%r642, %r643, %r644, %r645}, [%rd2+16];
	mov.b32 	{%rs95, %rs99}, %r642;
	shr.u16 	%rs97, %rs95, 8;
	shr.u16 	%rs101, %rs99, 8;
	mov.b32 	{%rs103, %rs107}, %r643;
	shr.u16 	%rs105, %rs103, 8;
	shr.u16 	%rs109, %rs107, 8;
	mov.b32 	{%rs111, %rs115}, %r644;
	shr.u16 	%rs113, %rs111, 8;
	shr.u16 	%rs117, %rs115, 8;
	mov.b32 	{%rs119, %rs123}, %r645;
	shr.u16 	%rs121, %rs119, 8;
	shr.u16 	%rs125, %rs123, 8;
	bra.uni 	$L__BB0_76;

$L__BB0_75:

$L__BB0_76:
	cvt.u32.u16 	%r650, %rs123;
	and.b16  	%rs78, %rs125, 255;
	cvt.u32.u16 	%r651, %rs78;
	prmt.b32 	%r652, %r650, %r651, 30212;
	cvt.u32.u16 	%r653, %rs119;
	and.b16  	%rs79, %rs121, 255;
	cvt.u32.u16 	%r654, %rs79;
	prmt.b32 	%r655, %r653, %r654, 30212;
	cvt.u32.u16 	%r656, %rs115;
	and.b16  	%rs80, %rs117, 255;
	cvt.u32.u16 	%r657, %rs80;
	prmt.b32 	%r658, %r656, %r657, 30212;
	cvt.u32.u16 	%r659, %rs111;
	and.b16  	%rs81, %rs113, 255;
	cvt.u32.u16 	%r660, %rs81;
	prmt.b32 	%r661, %r659, %r660, 30212;
	cvt.u32.u16 	%r662, %rs107;
	and.b16  	%rs82, %rs109, 255;
	cvt.u32.u16 	%r663, %rs82;
	prmt.b32 	%r664, %r662, %r663, 30212;
	cvt.u32.u16 	%r665, %rs103;
	and.b16  	%rs83, %rs105, 255;
	cvt.u32.u16 	%r666, %rs83;
	prmt.b32 	%r667, %r665, %r666, 30212;
	cvt.u32.u16 	%r668, %rs99;
	and.b16  	%rs84, %rs101, 255;
	cvt.u32.u16 	%r669, %rs84;
	prmt.b32 	%r670, %r668, %r669, 30212;
	cvt.u32.u16 	%r671, %rs95;
	and.b16  	%rs85, %rs97, 255;
	cvt.u32.u16 	%r672, %rs85;
	prmt.b32 	%r673, %r671, %r672, 30212;
	prmt.b32 	%r674, %r673, %r670, 4180;
	prmt.b32 	%r675, %r667, %r664, 4180;
	prmt.b32 	%r676, %r661, %r658, 4180;
	prmt.b32 	%r677, %r655, %r652, 4180;
	st.local.v4.u32 	[%rd2], {%r677, %r676, %r675, %r674};
	cvt.u32.u16 	%r678, %rs98;
	and.b16  	%rs86, %rs96, 255;
	cvt.u32.u16 	%r679, %rs86;
	prmt.b32 	%r680, %r678, %r679, 30212;
	cvt.u32.u16 	%r681, %rs102;
	and.b16  	%rs87, %rs100, 255;
	cvt.u32.u16 	%r682, %rs87;
	prmt.b32 	%r683, %r681, %r682, 30212;
	cvt.u32.u16 	%r684, %rs106;
	and.b16  	%rs88, %rs104, 255;
	cvt.u32.u16 	%r685, %rs88;
	prmt.b32 	%r686, %r684, %r685, 30212;
	cvt.u32.u16 	%r687, %rs110;
	and.b16  	%rs89, %rs108, 255;
	cvt.u32.u16 	%r688, %rs89;
	prmt.b32 	%r689, %r687, %r688, 30212;
	cvt.u32.u16 	%r690, %rs114;
	and.b16  	%rs90, %rs112, 255;
	cvt.u32.u16 	%r691, %rs90;
	prmt.b32 	%r692, %r690, %r691, 30212;
	cvt.u32.u16 	%r693, %rs118;
	and.b16  	%rs91, %rs116, 255;
	cvt.u32.u16 	%r694, %rs91;
	prmt.b32 	%r695, %r693, %r694, 30212;
	cvt.u32.u16 	%r696, %rs122;
	and.b16  	%rs92, %rs120, 255;
	cvt.u32.u16 	%r697, %rs92;
	prmt.b32 	%r698, %r696, %r697, 30212;
	cvt.u32.u16 	%r699, %rs126;
	and.b16  	%rs93, %rs124, 255;
	cvt.u32.u16 	%r700, %rs93;
	prmt.b32 	%r701, %r699, %r700, 30212;
	prmt.b32 	%r702, %r701, %r698, 4180;
	prmt.b32 	%r703, %r695, %r692, 4180;
	prmt.b32 	%r704, %r689, %r686, 4180;
	prmt.b32 	%r705, %r683, %r680, 4180;
	st.local.v4.u32 	[%rd2+16], {%r705, %r704, %r703, %r702};
	mov.b64 	%rd489, {%r705, %r704};
	mov.b64 	%rd486, {%r703, %r702};
	ld.global.u64 	%rd488, [%rd6+24];
	setp.gt.u64 	%p51, %rd486, %rd488;
	mov.b64 	%rd491, {%r675, %r674};
	mov.b64 	%rd490, {%r677, %r676};
	@%p51 bra 	$L__BB0_85;

	setp.lt.u64 	%p52, %rd486, %rd488;
	@%p52 bra 	$L__BB0_83;

	ld.global.u64 	%rd493, [%rd6+16];
	setp.gt.u64 	%p53, %rd489, %rd493;
	@%p53 bra 	$L__BB0_85;

	setp.lt.u64 	%p54, %rd489, %rd493;
	@%p54 bra 	$L__BB0_83;

	ld.global.u64 	%rd494, [%rd6+8];
	setp.gt.u64 	%p55, %rd491, %rd494;
	@%p55 bra 	$L__BB0_85;

	setp.lt.u64 	%p56, %rd491, %rd494;
	@%p56 bra 	$L__BB0_83;

	ld.global.u64 	%rd1722, [%rd6];
	setp.gt.u64 	%p57, %rd490, %rd1722;
	@%p57 bra 	$L__BB0_85;

$L__BB0_83:
	mov.u64 	%rd1893, 0;

$L__BB0_84:
	add.s64 	%rd1724, %rd10, %rd1893;
	ld.u8 	%rs94, [%rd1724];
	add.s64 	%rd1725, %rd7, %rd1893;
	st.global.u8 	[%rd1725], %rs94;
	add.s64 	%rd1893, %rd1893, 1;
	setp.lt.u64 	%p58, %rd1893, 32;
	@%p58 bra 	$L__BB0_84;

$L__BB0_85:
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd10;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 1

$L__BB0_86:
	ret;

}

