/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2020-2022 MaxLinear, Inc.
 * Copyright (C) 2016-2020 Intel Corporation
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2, as published
 * by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. 
 * See the GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

//-----------------------------------------------------------------------------
// LSD Generator
//-----------------------------------------------------------------------------
// Perl Package        : LSD::generator::targetC (v1.1)
// LSD Source          : /home/l1502/lgm_chip/v_leichuan.priv.v-dfv.lgm_chip.leichuan/ipg_lsd/lsd_sys/source/xml/reg_files/CBM_Desc64b.xml
// Register File Name  : CQEM_DESC64B
// Register File Title : DC En/De-queue Ports Register Description
// Register Width      : 64
// Note                : Doxygen compliant comments
//-----------------------------------------------------------------------------

#ifndef _CQEM_DESC64B_H
#define _CQEM_DESC64B_H

//! \defgroup CQEM_DESC64B Register File CQEM_DESC64B - DC En/De-queue Ports Register Description
//! @{

//! Base Address of CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_MODULE_BASE 0xE6000000u
//! Base Address of CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_MODULE_BASE 0xE6000000u

//! \defgroup DESC0_DC_0_IGP_16 Register DESC0_DC_0_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_16 0x0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_16 0xE6000000u

//! Register Reset Value
#define DESC0_DC_0_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_16 Register DESC1_DC_0_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_16 0x8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_16 0xE6000008u

//! Register Reset Value
#define DESC1_DC_0_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_16 Register DESC0_DC_1_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_16 0x10
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_16 0xE6000010u

//! Register Reset Value
#define DESC0_DC_1_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_16 Register DESC1_DC_1_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_16 0x18
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_16 0xE6000018u

//! Register Reset Value
#define DESC1_DC_1_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_16 Register DESC0_DC_2_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_16 0x20
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_16 0xE6000020u

//! Register Reset Value
#define DESC0_DC_2_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_16 Register DESC1_DC_2_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_16 0x28
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_16 0xE6000028u

//! Register Reset Value
#define DESC1_DC_2_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_16 Register DESC0_DC_3_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_16 0x30
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_16 0xE6000030u

//! Register Reset Value
#define DESC0_DC_3_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_16 Register DESC1_DC_3_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_16 0x38
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_16 0xE6000038u

//! Register Reset Value
#define DESC1_DC_3_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_16 Register DESC0_DC_4_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_16 0x40
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_16 0xE6000040u

//! Register Reset Value
#define DESC0_DC_4_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_16 Register DESC1_DC_4_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_16 0x48
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_16 0xE6000048u

//! Register Reset Value
#define DESC1_DC_4_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_16 Register DESC0_DC_5_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_16 0x50
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_16 0xE6000050u

//! Register Reset Value
#define DESC0_DC_5_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_16 Register DESC1_DC_5_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_16 0x58
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_16 0xE6000058u

//! Register Reset Value
#define DESC1_DC_5_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_16 Register DESC0_DC_6_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_16 0x60
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_16 0xE6000060u

//! Register Reset Value
#define DESC0_DC_6_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_16 Register DESC1_DC_6_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_16 0x68
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_16 0xE6000068u

//! Register Reset Value
#define DESC1_DC_6_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_16 Register DESC0_DC_7_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_16 0x70
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_16 0xE6000070u

//! Register Reset Value
#define DESC0_DC_7_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_16 Register DESC1_DC_7_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_16 0x78
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_16 0xE6000078u

//! Register Reset Value
#define DESC1_DC_7_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_16 Register DESC0_DC_8_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_16 0x80
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_16 0xE6000080u

//! Register Reset Value
#define DESC0_DC_8_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_16 Register DESC1_DC_8_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_16 0x88
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_16 0xE6000088u

//! Register Reset Value
#define DESC1_DC_8_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_16 Register DESC0_DC_9_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_16 0x90
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_16 0xE6000090u

//! Register Reset Value
#define DESC0_DC_9_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_16 Register DESC1_DC_9_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_16 0x98
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_16 0xE6000098u

//! Register Reset Value
#define DESC1_DC_9_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_16 Register DESC0_DC_A_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_16 0xA0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_16 0xE60000A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_16 Register DESC1_DC_A_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_16 0xA8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_16 0xE60000A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_16 Register DESC0_DC_B_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_16 0xB0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_16 0xE60000B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_16 Register DESC1_DC_B_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_16 0xB8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_16 0xE60000B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_16 Register DESC0_DC_C_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_16 0xC0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_16 0xE60000C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_16 Register DESC1_DC_C_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_16 0xC8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_16 0xE60000C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_16 Register DESC0_DC_D_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_16 0xD0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_16 0xE60000D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_16 Register DESC1_DC_D_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_16 0xD8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_16 0xE60000D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_16 Register DESC0_DC_E_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_16 0xE0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_16 0xE60000E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_16 Register DESC1_DC_E_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_16 0xE8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_16 0xE60000E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_16 Register DESC0_DC_F_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_16 0xF0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_16 0xE60000F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_16 Register DESC1_DC_F_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_16 0xF8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_16 0xE60000F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_16 Register DESC0_DC_10_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_16 0x100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_16 0xE6000100u

//! Register Reset Value
#define DESC0_DC_10_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_16 Register DESC1_DC_10_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_16 0x108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_16 0xE6000108u

//! Register Reset Value
#define DESC1_DC_10_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_16 Register DESC0_DC_11_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_16 0x110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_16 0xE6000110u

//! Register Reset Value
#define DESC0_DC_11_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_16 Register DESC1_DC_11_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_16 0x118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_16 0xE6000118u

//! Register Reset Value
#define DESC1_DC_11_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_16 Register DESC0_DC_12_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_16 0x120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_16 0xE6000120u

//! Register Reset Value
#define DESC0_DC_12_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_16 Register DESC1_DC_12_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_16 0x128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_16 0xE6000128u

//! Register Reset Value
#define DESC1_DC_12_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_16 Register DESC0_DC_13_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_16 0x130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_16 0xE6000130u

//! Register Reset Value
#define DESC0_DC_13_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_16 Register DESC1_DC_13_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_16 0x138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_16 0xE6000138u

//! Register Reset Value
#define DESC1_DC_13_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_16 Register DESC0_DC_14_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_16 0x140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_16 0xE6000140u

//! Register Reset Value
#define DESC0_DC_14_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_16 Register DESC1_DC_14_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_16 0x148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_16 0xE6000148u

//! Register Reset Value
#define DESC1_DC_14_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_16 Register DESC0_DC_15_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_16 0x150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_16 0xE6000150u

//! Register Reset Value
#define DESC0_DC_15_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_16 Register DESC1_DC_15_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_16 0x158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_16 0xE6000158u

//! Register Reset Value
#define DESC1_DC_15_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_16 Register DESC0_DC_16_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_16 0x160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_16 0xE6000160u

//! Register Reset Value
#define DESC0_DC_16_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_16 Register DESC1_DC_16_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_16 0x168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_16 0xE6000168u

//! Register Reset Value
#define DESC1_DC_16_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_16 Register DESC0_DC_17_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_16 0x170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_16 0xE6000170u

//! Register Reset Value
#define DESC0_DC_17_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_16 Register DESC1_DC_17_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_16 0x178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_16 0xE6000178u

//! Register Reset Value
#define DESC1_DC_17_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_16 Register DESC0_DC_18_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_16 0x180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_16 0xE6000180u

//! Register Reset Value
#define DESC0_DC_18_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_16 Register DESC1_DC_18_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_16 0x188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_16 0xE6000188u

//! Register Reset Value
#define DESC1_DC_18_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_16 Register DESC0_DC_19_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_16 0x190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_16 0xE6000190u

//! Register Reset Value
#define DESC0_DC_19_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_16 Register DESC1_DC_19_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_16 0x198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_16 0xE6000198u

//! Register Reset Value
#define DESC1_DC_19_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_16 Register DESC0_DC_1A_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_16 0x1A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_16 0xE60001A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_16 Register DESC1_DC_1A_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_16 0x1A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_16 0xE60001A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_16 Register DESC0_DC_1B_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_16 0x1B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_16 0xE60001B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_16 Register DESC1_DC_1B_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_16 0x1B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_16 0xE60001B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_16 Register DESC0_DC_1C_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_16 0x1C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_16 0xE60001C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_16 Register DESC1_DC_1C_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_16 0x1C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_16 0xE60001C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_16 Register DESC0_DC_1D_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_16 0x1D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_16 0xE60001D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_16 Register DESC1_DC_1D_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_16 0x1D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_16 0xE60001D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_16 Register DESC0_DC_1E_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_16 0x1E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_16 0xE60001E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_16 Register DESC1_DC_1E_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_16 0x1E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_16 0xE60001E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_16 Register DESC0_DC_1F_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_16 0x1F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_16 0xE60001F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_16_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_16 Register DESC1_DC_1F_IGP_16 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_16 0x1F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_16 0xE60001F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_16_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_16_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_16_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_16 Register BUF_ALLOC_DC_0_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_16 0x400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_16 0xE6000400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_16 Register BUF_ALLOC_DC_1_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_16 0x408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_16 0xE6000408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_16 Register BUF_ALLOC_DC_2_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_16 0x410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_16 0xE6000410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_16 Register BUF_ALLOC_DC_3_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_16 0x418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_16 0xE6000418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_16 Register BUF_ALLOC_DC_4_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_16 0x420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_16 0xE6000420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_16 Register BUF_ALLOC_DC_5_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_16 0x428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_16 0xE6000428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_16 Register BUF_ALLOC_DC_6_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_16 0x430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_16 0xE6000430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_16 Register BUF_ALLOC_DC_7_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_16 0x438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_16 0xE6000438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_16 Register BUF_ALLOC_DC_8_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_16 0x440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_16 0xE6000440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_16 Register BUF_ALLOC_DC_9_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_16 0x448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_16 0xE6000448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_16 Register BUF_ALLOC_DC_A_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_16 0x450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_16 0xE6000450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_16 Register BUF_ALLOC_DC_B_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_16 0x458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_16 0xE6000458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_16 Register BUF_ALLOC_DC_C_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_16 0x460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_16 0xE6000460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_16 Register BUF_ALLOC_DC_D_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_16 0x468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_16 0xE6000468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_16 Register BUF_ALLOC_DC_E_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_16 0x470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_16 0xE6000470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_16 Register BUF_ALLOC_DC_F_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_16 0x478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_16 0xE6000478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_16 Register BUF_ALLOC_DC_10_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_16 0x480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_16 0xE6000480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_16 Register BUF_ALLOC_DC_11_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_16 0x488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_16 0xE6000488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_16 Register BUF_ALLOC_DC_12_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_16 0x490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_16 0xE6000490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_16 Register BUF_ALLOC_DC_13_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_16 0x498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_16 0xE6000498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_16 Register BUF_ALLOC_DC_14_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_16 0x4A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_16 0xE60004A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_16 Register BUF_ALLOC_DC_15_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_16 0x4A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_16 0xE60004A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_16 Register BUF_ALLOC_DC_16_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_16 0x4B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_16 0xE60004B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_16 Register BUF_ALLOC_DC_17_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_16 0x4B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_16 0xE60004B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_16 Register BUF_ALLOC_DC_18_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_16 0x4C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_16 0xE60004C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_16 Register BUF_ALLOC_DC_19_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_16 0x4C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_16 0xE60004C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_16 Register BUF_ALLOC_DC_1A_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_16 0x4D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_16 0xE60004D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_16 Register BUF_ALLOC_DC_1B_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_16 0x4D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_16 0xE60004D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_16 Register BUF_ALLOC_DC_1C_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_16 0x4E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_16 0xE60004E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_16 Register BUF_ALLOC_DC_1D_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_16 0x4E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_16 0xE60004E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_16 Register BUF_ALLOC_DC_1E_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_16 0x4F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_16 0xE60004F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_16 Register BUF_ALLOC_DC_1F_IGP_16 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_16 0x4F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_16 0xE60004F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_16_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_16_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_16_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_16_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_16_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_16_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_16_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_IGP_17 Register DESC0_DC_0_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_17 0x1000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_17 0xE6001000u

//! Register Reset Value
#define DESC0_DC_0_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_17 Register DESC1_DC_0_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_17 0x1008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_17 0xE6001008u

//! Register Reset Value
#define DESC1_DC_0_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_17 Register DESC0_DC_1_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_17 0x1010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_17 0xE6001010u

//! Register Reset Value
#define DESC0_DC_1_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_17 Register DESC1_DC_1_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_17 0x1018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_17 0xE6001018u

//! Register Reset Value
#define DESC1_DC_1_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_17 Register DESC0_DC_2_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_17 0x1020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_17 0xE6001020u

//! Register Reset Value
#define DESC0_DC_2_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_17 Register DESC1_DC_2_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_17 0x1028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_17 0xE6001028u

//! Register Reset Value
#define DESC1_DC_2_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_17 Register DESC0_DC_3_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_17 0x1030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_17 0xE6001030u

//! Register Reset Value
#define DESC0_DC_3_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_17 Register DESC1_DC_3_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_17 0x1038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_17 0xE6001038u

//! Register Reset Value
#define DESC1_DC_3_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_17 Register DESC0_DC_4_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_17 0x1040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_17 0xE6001040u

//! Register Reset Value
#define DESC0_DC_4_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_17 Register DESC1_DC_4_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_17 0x1048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_17 0xE6001048u

//! Register Reset Value
#define DESC1_DC_4_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_17 Register DESC0_DC_5_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_17 0x1050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_17 0xE6001050u

//! Register Reset Value
#define DESC0_DC_5_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_17 Register DESC1_DC_5_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_17 0x1058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_17 0xE6001058u

//! Register Reset Value
#define DESC1_DC_5_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_17 Register DESC0_DC_6_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_17 0x1060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_17 0xE6001060u

//! Register Reset Value
#define DESC0_DC_6_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_17 Register DESC1_DC_6_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_17 0x1068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_17 0xE6001068u

//! Register Reset Value
#define DESC1_DC_6_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_17 Register DESC0_DC_7_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_17 0x1070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_17 0xE6001070u

//! Register Reset Value
#define DESC0_DC_7_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_17 Register DESC1_DC_7_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_17 0x1078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_17 0xE6001078u

//! Register Reset Value
#define DESC1_DC_7_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_17 Register DESC0_DC_8_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_17 0x1080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_17 0xE6001080u

//! Register Reset Value
#define DESC0_DC_8_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_17 Register DESC1_DC_8_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_17 0x1088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_17 0xE6001088u

//! Register Reset Value
#define DESC1_DC_8_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_17 Register DESC0_DC_9_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_17 0x1090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_17 0xE6001090u

//! Register Reset Value
#define DESC0_DC_9_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_17 Register DESC1_DC_9_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_17 0x1098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_17 0xE6001098u

//! Register Reset Value
#define DESC1_DC_9_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_17 Register DESC0_DC_A_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_17 0x10A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_17 0xE60010A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_17 Register DESC1_DC_A_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_17 0x10A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_17 0xE60010A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_17 Register DESC0_DC_B_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_17 0x10B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_17 0xE60010B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_17 Register DESC1_DC_B_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_17 0x10B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_17 0xE60010B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_17 Register DESC0_DC_C_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_17 0x10C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_17 0xE60010C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_17 Register DESC1_DC_C_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_17 0x10C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_17 0xE60010C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_17 Register DESC0_DC_D_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_17 0x10D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_17 0xE60010D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_17 Register DESC1_DC_D_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_17 0x10D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_17 0xE60010D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_17 Register DESC0_DC_E_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_17 0x10E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_17 0xE60010E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_17 Register DESC1_DC_E_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_17 0x10E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_17 0xE60010E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_17 Register DESC0_DC_F_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_17 0x10F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_17 0xE60010F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_17 Register DESC1_DC_F_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_17 0x10F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_17 0xE60010F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_17 Register DESC0_DC_10_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_17 0x1100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_17 0xE6001100u

//! Register Reset Value
#define DESC0_DC_10_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_17 Register DESC1_DC_10_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_17 0x1108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_17 0xE6001108u

//! Register Reset Value
#define DESC1_DC_10_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_17 Register DESC0_DC_11_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_17 0x1110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_17 0xE6001110u

//! Register Reset Value
#define DESC0_DC_11_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_17 Register DESC1_DC_11_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_17 0x1118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_17 0xE6001118u

//! Register Reset Value
#define DESC1_DC_11_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_17 Register DESC0_DC_12_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_17 0x1120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_17 0xE6001120u

//! Register Reset Value
#define DESC0_DC_12_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_17 Register DESC1_DC_12_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_17 0x1128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_17 0xE6001128u

//! Register Reset Value
#define DESC1_DC_12_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_17 Register DESC0_DC_13_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_17 0x1130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_17 0xE6001130u

//! Register Reset Value
#define DESC0_DC_13_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_17 Register DESC1_DC_13_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_17 0x1138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_17 0xE6001138u

//! Register Reset Value
#define DESC1_DC_13_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_17 Register DESC0_DC_14_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_17 0x1140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_17 0xE6001140u

//! Register Reset Value
#define DESC0_DC_14_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_17 Register DESC1_DC_14_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_17 0x1148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_17 0xE6001148u

//! Register Reset Value
#define DESC1_DC_14_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_17 Register DESC0_DC_15_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_17 0x1150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_17 0xE6001150u

//! Register Reset Value
#define DESC0_DC_15_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_17 Register DESC1_DC_15_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_17 0x1158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_17 0xE6001158u

//! Register Reset Value
#define DESC1_DC_15_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_17 Register DESC0_DC_16_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_17 0x1160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_17 0xE6001160u

//! Register Reset Value
#define DESC0_DC_16_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_17 Register DESC1_DC_16_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_17 0x1168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_17 0xE6001168u

//! Register Reset Value
#define DESC1_DC_16_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_17 Register DESC0_DC_17_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_17 0x1170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_17 0xE6001170u

//! Register Reset Value
#define DESC0_DC_17_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_17 Register DESC1_DC_17_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_17 0x1178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_17 0xE6001178u

//! Register Reset Value
#define DESC1_DC_17_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_17 Register DESC0_DC_18_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_17 0x1180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_17 0xE6001180u

//! Register Reset Value
#define DESC0_DC_18_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_17 Register DESC1_DC_18_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_17 0x1188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_17 0xE6001188u

//! Register Reset Value
#define DESC1_DC_18_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_17 Register DESC0_DC_19_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_17 0x1190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_17 0xE6001190u

//! Register Reset Value
#define DESC0_DC_19_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_17 Register DESC1_DC_19_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_17 0x1198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_17 0xE6001198u

//! Register Reset Value
#define DESC1_DC_19_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_17 Register DESC0_DC_1A_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_17 0x11A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_17 0xE60011A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_17 Register DESC1_DC_1A_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_17 0x11A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_17 0xE60011A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_17 Register DESC0_DC_1B_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_17 0x11B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_17 0xE60011B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_17 Register DESC1_DC_1B_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_17 0x11B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_17 0xE60011B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_17 Register DESC0_DC_1C_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_17 0x11C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_17 0xE60011C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_17 Register DESC1_DC_1C_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_17 0x11C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_17 0xE60011C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_17 Register DESC0_DC_1D_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_17 0x11D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_17 0xE60011D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_17 Register DESC1_DC_1D_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_17 0x11D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_17 0xE60011D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_17 Register DESC0_DC_1E_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_17 0x11E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_17 0xE60011E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_17 Register DESC1_DC_1E_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_17 0x11E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_17 0xE60011E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_17 Register DESC0_DC_1F_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_17 0x11F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_17 0xE60011F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_17_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_17 Register DESC1_DC_1F_IGP_17 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_17 0x11F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_17 0xE60011F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_17_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_17_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_17_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_17 Register BUF_ALLOC_DC_0_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_17 0x1400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_17 0xE6001400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_17 Register BUF_ALLOC_DC_1_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_17 0x1408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_17 0xE6001408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_17 Register BUF_ALLOC_DC_2_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_17 0x1410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_17 0xE6001410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_17 Register BUF_ALLOC_DC_3_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_17 0x1418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_17 0xE6001418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_17 Register BUF_ALLOC_DC_4_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_17 0x1420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_17 0xE6001420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_17 Register BUF_ALLOC_DC_5_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_17 0x1428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_17 0xE6001428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_17 Register BUF_ALLOC_DC_6_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_17 0x1430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_17 0xE6001430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_17 Register BUF_ALLOC_DC_7_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_17 0x1438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_17 0xE6001438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_17 Register BUF_ALLOC_DC_8_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_17 0x1440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_17 0xE6001440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_17 Register BUF_ALLOC_DC_9_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_17 0x1448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_17 0xE6001448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_17 Register BUF_ALLOC_DC_A_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_17 0x1450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_17 0xE6001450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_17 Register BUF_ALLOC_DC_B_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_17 0x1458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_17 0xE6001458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_17 Register BUF_ALLOC_DC_C_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_17 0x1460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_17 0xE6001460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_17 Register BUF_ALLOC_DC_D_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_17 0x1468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_17 0xE6001468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_17 Register BUF_ALLOC_DC_E_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_17 0x1470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_17 0xE6001470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_17 Register BUF_ALLOC_DC_F_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_17 0x1478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_17 0xE6001478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_17 Register BUF_ALLOC_DC_10_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_17 0x1480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_17 0xE6001480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_17 Register BUF_ALLOC_DC_11_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_17 0x1488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_17 0xE6001488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_17 Register BUF_ALLOC_DC_12_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_17 0x1490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_17 0xE6001490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_17 Register BUF_ALLOC_DC_13_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_17 0x1498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_17 0xE6001498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_17 Register BUF_ALLOC_DC_14_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_17 0x14A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_17 0xE60014A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_17 Register BUF_ALLOC_DC_15_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_17 0x14A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_17 0xE60014A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_17 Register BUF_ALLOC_DC_16_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_17 0x14B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_17 0xE60014B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_17 Register BUF_ALLOC_DC_17_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_17 0x14B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_17 0xE60014B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_17 Register BUF_ALLOC_DC_18_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_17 0x14C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_17 0xE60014C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_17 Register BUF_ALLOC_DC_19_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_17 0x14C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_17 0xE60014C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_17 Register BUF_ALLOC_DC_1A_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_17 0x14D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_17 0xE60014D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_17 Register BUF_ALLOC_DC_1B_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_17 0x14D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_17 0xE60014D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_17 Register BUF_ALLOC_DC_1C_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_17 0x14E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_17 0xE60014E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_17 Register BUF_ALLOC_DC_1D_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_17 0x14E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_17 0xE60014E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_17 Register BUF_ALLOC_DC_1E_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_17 0x14F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_17 0xE60014F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_17 Register BUF_ALLOC_DC_1F_IGP_17 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_17 0x14F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_17 0xE60014F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_17_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_17_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_17_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_17_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_17_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_17_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_17_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_IGP_18 Register DESC0_DC_0_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_18 0x2000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_18 0xE6002000u

//! Register Reset Value
#define DESC0_DC_0_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_18 Register DESC1_DC_0_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_18 0x2008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_18 0xE6002008u

//! Register Reset Value
#define DESC1_DC_0_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_18 Register DESC0_DC_1_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_18 0x2010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_18 0xE6002010u

//! Register Reset Value
#define DESC0_DC_1_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_18 Register DESC1_DC_1_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_18 0x2018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_18 0xE6002018u

//! Register Reset Value
#define DESC1_DC_1_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_18 Register DESC0_DC_2_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_18 0x2020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_18 0xE6002020u

//! Register Reset Value
#define DESC0_DC_2_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_18 Register DESC1_DC_2_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_18 0x2028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_18 0xE6002028u

//! Register Reset Value
#define DESC1_DC_2_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_18 Register DESC0_DC_3_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_18 0x2030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_18 0xE6002030u

//! Register Reset Value
#define DESC0_DC_3_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_18 Register DESC1_DC_3_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_18 0x2038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_18 0xE6002038u

//! Register Reset Value
#define DESC1_DC_3_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_18 Register DESC0_DC_4_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_18 0x2040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_18 0xE6002040u

//! Register Reset Value
#define DESC0_DC_4_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_18 Register DESC1_DC_4_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_18 0x2048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_18 0xE6002048u

//! Register Reset Value
#define DESC1_DC_4_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_18 Register DESC0_DC_5_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_18 0x2050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_18 0xE6002050u

//! Register Reset Value
#define DESC0_DC_5_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_18 Register DESC1_DC_5_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_18 0x2058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_18 0xE6002058u

//! Register Reset Value
#define DESC1_DC_5_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_18 Register DESC0_DC_6_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_18 0x2060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_18 0xE6002060u

//! Register Reset Value
#define DESC0_DC_6_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_18 Register DESC1_DC_6_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_18 0x2068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_18 0xE6002068u

//! Register Reset Value
#define DESC1_DC_6_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_18 Register DESC0_DC_7_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_18 0x2070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_18 0xE6002070u

//! Register Reset Value
#define DESC0_DC_7_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_18 Register DESC1_DC_7_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_18 0x2078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_18 0xE6002078u

//! Register Reset Value
#define DESC1_DC_7_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_18 Register DESC0_DC_8_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_18 0x2080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_18 0xE6002080u

//! Register Reset Value
#define DESC0_DC_8_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_18 Register DESC1_DC_8_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_18 0x2088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_18 0xE6002088u

//! Register Reset Value
#define DESC1_DC_8_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_18 Register DESC0_DC_9_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_18 0x2090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_18 0xE6002090u

//! Register Reset Value
#define DESC0_DC_9_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_18 Register DESC1_DC_9_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_18 0x2098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_18 0xE6002098u

//! Register Reset Value
#define DESC1_DC_9_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_18 Register DESC0_DC_A_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_18 0x20A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_18 0xE60020A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_18 Register DESC1_DC_A_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_18 0x20A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_18 0xE60020A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_18 Register DESC0_DC_B_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_18 0x20B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_18 0xE60020B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_18 Register DESC1_DC_B_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_18 0x20B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_18 0xE60020B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_18 Register DESC0_DC_C_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_18 0x20C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_18 0xE60020C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_18 Register DESC1_DC_C_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_18 0x20C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_18 0xE60020C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_18 Register DESC0_DC_D_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_18 0x20D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_18 0xE60020D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_18 Register DESC1_DC_D_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_18 0x20D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_18 0xE60020D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_18 Register DESC0_DC_E_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_18 0x20E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_18 0xE60020E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_18 Register DESC1_DC_E_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_18 0x20E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_18 0xE60020E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_18 Register DESC0_DC_F_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_18 0x20F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_18 0xE60020F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_18 Register DESC1_DC_F_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_18 0x20F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_18 0xE60020F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_18 Register DESC0_DC_10_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_18 0x2100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_18 0xE6002100u

//! Register Reset Value
#define DESC0_DC_10_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_18 Register DESC1_DC_10_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_18 0x2108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_18 0xE6002108u

//! Register Reset Value
#define DESC1_DC_10_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_18 Register DESC0_DC_11_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_18 0x2110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_18 0xE6002110u

//! Register Reset Value
#define DESC0_DC_11_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_18 Register DESC1_DC_11_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_18 0x2118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_18 0xE6002118u

//! Register Reset Value
#define DESC1_DC_11_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_18 Register DESC0_DC_12_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_18 0x2120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_18 0xE6002120u

//! Register Reset Value
#define DESC0_DC_12_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_18 Register DESC1_DC_12_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_18 0x2128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_18 0xE6002128u

//! Register Reset Value
#define DESC1_DC_12_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_18 Register DESC0_DC_13_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_18 0x2130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_18 0xE6002130u

//! Register Reset Value
#define DESC0_DC_13_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_18 Register DESC1_DC_13_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_18 0x2138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_18 0xE6002138u

//! Register Reset Value
#define DESC1_DC_13_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_18 Register DESC0_DC_14_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_18 0x2140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_18 0xE6002140u

//! Register Reset Value
#define DESC0_DC_14_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_18 Register DESC1_DC_14_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_18 0x2148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_18 0xE6002148u

//! Register Reset Value
#define DESC1_DC_14_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_18 Register DESC0_DC_15_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_18 0x2150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_18 0xE6002150u

//! Register Reset Value
#define DESC0_DC_15_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_18 Register DESC1_DC_15_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_18 0x2158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_18 0xE6002158u

//! Register Reset Value
#define DESC1_DC_15_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_18 Register DESC0_DC_16_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_18 0x2160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_18 0xE6002160u

//! Register Reset Value
#define DESC0_DC_16_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_18 Register DESC1_DC_16_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_18 0x2168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_18 0xE6002168u

//! Register Reset Value
#define DESC1_DC_16_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_18 Register DESC0_DC_17_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_18 0x2170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_18 0xE6002170u

//! Register Reset Value
#define DESC0_DC_17_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_18 Register DESC1_DC_17_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_18 0x2178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_18 0xE6002178u

//! Register Reset Value
#define DESC1_DC_17_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_18 Register DESC0_DC_18_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_18 0x2180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_18 0xE6002180u

//! Register Reset Value
#define DESC0_DC_18_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_18 Register DESC1_DC_18_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_18 0x2188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_18 0xE6002188u

//! Register Reset Value
#define DESC1_DC_18_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_18 Register DESC0_DC_19_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_18 0x2190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_18 0xE6002190u

//! Register Reset Value
#define DESC0_DC_19_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_18 Register DESC1_DC_19_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_18 0x2198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_18 0xE6002198u

//! Register Reset Value
#define DESC1_DC_19_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_18 Register DESC0_DC_1A_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_18 0x21A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_18 0xE60021A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_18 Register DESC1_DC_1A_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_18 0x21A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_18 0xE60021A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_18 Register DESC0_DC_1B_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_18 0x21B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_18 0xE60021B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_18 Register DESC1_DC_1B_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_18 0x21B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_18 0xE60021B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_18 Register DESC0_DC_1C_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_18 0x21C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_18 0xE60021C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_18 Register DESC1_DC_1C_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_18 0x21C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_18 0xE60021C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_18 Register DESC0_DC_1D_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_18 0x21D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_18 0xE60021D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_18 Register DESC1_DC_1D_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_18 0x21D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_18 0xE60021D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_18 Register DESC0_DC_1E_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_18 0x21E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_18 0xE60021E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_18 Register DESC1_DC_1E_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_18 0x21E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_18 0xE60021E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_18 Register DESC0_DC_1F_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_18 0x21F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_18 0xE60021F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_18_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_18 Register DESC1_DC_1F_IGP_18 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_18 0x21F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_18 0xE60021F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_18_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_18_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_18_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_18 Register BUF_ALLOC_DC_0_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_18 0x2400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_18 0xE6002400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_18 Register BUF_ALLOC_DC_1_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_18 0x2408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_18 0xE6002408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_18 Register BUF_ALLOC_DC_2_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_18 0x2410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_18 0xE6002410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_18 Register BUF_ALLOC_DC_3_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_18 0x2418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_18 0xE6002418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_18 Register BUF_ALLOC_DC_4_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_18 0x2420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_18 0xE6002420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_18 Register BUF_ALLOC_DC_5_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_18 0x2428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_18 0xE6002428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_18 Register BUF_ALLOC_DC_6_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_18 0x2430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_18 0xE6002430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_18 Register BUF_ALLOC_DC_7_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_18 0x2438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_18 0xE6002438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_18 Register BUF_ALLOC_DC_8_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_18 0x2440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_18 0xE6002440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_18 Register BUF_ALLOC_DC_9_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_18 0x2448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_18 0xE6002448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_18 Register BUF_ALLOC_DC_A_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_18 0x2450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_18 0xE6002450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_18 Register BUF_ALLOC_DC_B_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_18 0x2458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_18 0xE6002458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_18 Register BUF_ALLOC_DC_C_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_18 0x2460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_18 0xE6002460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_18 Register BUF_ALLOC_DC_D_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_18 0x2468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_18 0xE6002468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_18 Register BUF_ALLOC_DC_E_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_18 0x2470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_18 0xE6002470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_18 Register BUF_ALLOC_DC_F_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_18 0x2478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_18 0xE6002478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_18 Register BUF_ALLOC_DC_10_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_18 0x2480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_18 0xE6002480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_18 Register BUF_ALLOC_DC_11_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_18 0x2488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_18 0xE6002488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_18 Register BUF_ALLOC_DC_12_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_18 0x2490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_18 0xE6002490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_18 Register BUF_ALLOC_DC_13_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_18 0x2498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_18 0xE6002498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_18 Register BUF_ALLOC_DC_14_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_18 0x24A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_18 0xE60024A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_18 Register BUF_ALLOC_DC_15_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_18 0x24A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_18 0xE60024A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_18 Register BUF_ALLOC_DC_16_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_18 0x24B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_18 0xE60024B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_18 Register BUF_ALLOC_DC_17_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_18 0x24B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_18 0xE60024B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_18 Register BUF_ALLOC_DC_18_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_18 0x24C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_18 0xE60024C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_18 Register BUF_ALLOC_DC_19_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_18 0x24C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_18 0xE60024C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_18 Register BUF_ALLOC_DC_1A_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_18 0x24D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_18 0xE60024D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_18 Register BUF_ALLOC_DC_1B_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_18 0x24D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_18 0xE60024D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_18 Register BUF_ALLOC_DC_1C_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_18 0x24E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_18 0xE60024E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_18 Register BUF_ALLOC_DC_1D_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_18 0x24E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_18 0xE60024E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_18 Register BUF_ALLOC_DC_1E_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_18 0x24F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_18 0xE60024F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_18 Register BUF_ALLOC_DC_1F_IGP_18 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_18 0x24F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_18 0xE60024F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_18_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_18_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_18_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_18_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_18_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_18_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_18_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_IGP_19 Register DESC0_DC_0_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_19 0x3000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_19 0xE6003000u

//! Register Reset Value
#define DESC0_DC_0_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_19 Register DESC1_DC_0_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_19 0x3008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_19 0xE6003008u

//! Register Reset Value
#define DESC1_DC_0_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_19 Register DESC0_DC_1_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_19 0x3010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_19 0xE6003010u

//! Register Reset Value
#define DESC0_DC_1_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_19 Register DESC1_DC_1_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_19 0x3018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_19 0xE6003018u

//! Register Reset Value
#define DESC1_DC_1_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_19 Register DESC0_DC_2_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_19 0x3020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_19 0xE6003020u

//! Register Reset Value
#define DESC0_DC_2_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_19 Register DESC1_DC_2_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_19 0x3028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_19 0xE6003028u

//! Register Reset Value
#define DESC1_DC_2_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_19 Register DESC0_DC_3_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_19 0x3030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_19 0xE6003030u

//! Register Reset Value
#define DESC0_DC_3_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_19 Register DESC1_DC_3_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_19 0x3038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_19 0xE6003038u

//! Register Reset Value
#define DESC1_DC_3_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_19 Register DESC0_DC_4_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_19 0x3040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_19 0xE6003040u

//! Register Reset Value
#define DESC0_DC_4_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_19 Register DESC1_DC_4_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_19 0x3048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_19 0xE6003048u

//! Register Reset Value
#define DESC1_DC_4_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_19 Register DESC0_DC_5_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_19 0x3050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_19 0xE6003050u

//! Register Reset Value
#define DESC0_DC_5_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_19 Register DESC1_DC_5_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_19 0x3058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_19 0xE6003058u

//! Register Reset Value
#define DESC1_DC_5_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_19 Register DESC0_DC_6_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_19 0x3060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_19 0xE6003060u

//! Register Reset Value
#define DESC0_DC_6_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_19 Register DESC1_DC_6_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_19 0x3068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_19 0xE6003068u

//! Register Reset Value
#define DESC1_DC_6_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_19 Register DESC0_DC_7_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_19 0x3070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_19 0xE6003070u

//! Register Reset Value
#define DESC0_DC_7_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_19 Register DESC1_DC_7_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_19 0x3078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_19 0xE6003078u

//! Register Reset Value
#define DESC1_DC_7_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_19 Register DESC0_DC_8_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_19 0x3080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_19 0xE6003080u

//! Register Reset Value
#define DESC0_DC_8_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_19 Register DESC1_DC_8_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_19 0x3088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_19 0xE6003088u

//! Register Reset Value
#define DESC1_DC_8_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_19 Register DESC0_DC_9_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_19 0x3090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_19 0xE6003090u

//! Register Reset Value
#define DESC0_DC_9_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_19 Register DESC1_DC_9_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_19 0x3098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_19 0xE6003098u

//! Register Reset Value
#define DESC1_DC_9_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_19 Register DESC0_DC_A_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_19 0x30A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_19 0xE60030A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_19 Register DESC1_DC_A_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_19 0x30A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_19 0xE60030A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_19 Register DESC0_DC_B_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_19 0x30B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_19 0xE60030B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_19 Register DESC1_DC_B_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_19 0x30B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_19 0xE60030B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_19 Register DESC0_DC_C_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_19 0x30C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_19 0xE60030C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_19 Register DESC1_DC_C_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_19 0x30C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_19 0xE60030C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_19 Register DESC0_DC_D_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_19 0x30D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_19 0xE60030D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_19 Register DESC1_DC_D_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_19 0x30D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_19 0xE60030D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_19 Register DESC0_DC_E_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_19 0x30E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_19 0xE60030E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_19 Register DESC1_DC_E_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_19 0x30E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_19 0xE60030E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_19 Register DESC0_DC_F_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_19 0x30F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_19 0xE60030F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_19 Register DESC1_DC_F_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_19 0x30F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_19 0xE60030F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_19 Register DESC0_DC_10_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_19 0x3100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_19 0xE6003100u

//! Register Reset Value
#define DESC0_DC_10_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_19 Register DESC1_DC_10_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_19 0x3108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_19 0xE6003108u

//! Register Reset Value
#define DESC1_DC_10_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_19 Register DESC0_DC_11_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_19 0x3110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_19 0xE6003110u

//! Register Reset Value
#define DESC0_DC_11_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_19 Register DESC1_DC_11_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_19 0x3118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_19 0xE6003118u

//! Register Reset Value
#define DESC1_DC_11_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_19 Register DESC0_DC_12_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_19 0x3120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_19 0xE6003120u

//! Register Reset Value
#define DESC0_DC_12_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_19 Register DESC1_DC_12_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_19 0x3128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_19 0xE6003128u

//! Register Reset Value
#define DESC1_DC_12_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_19 Register DESC0_DC_13_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_19 0x3130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_19 0xE6003130u

//! Register Reset Value
#define DESC0_DC_13_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_19 Register DESC1_DC_13_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_19 0x3138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_19 0xE6003138u

//! Register Reset Value
#define DESC1_DC_13_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_19 Register DESC0_DC_14_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_19 0x3140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_19 0xE6003140u

//! Register Reset Value
#define DESC0_DC_14_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_19 Register DESC1_DC_14_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_19 0x3148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_19 0xE6003148u

//! Register Reset Value
#define DESC1_DC_14_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_19 Register DESC0_DC_15_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_19 0x3150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_19 0xE6003150u

//! Register Reset Value
#define DESC0_DC_15_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_19 Register DESC1_DC_15_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_19 0x3158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_19 0xE6003158u

//! Register Reset Value
#define DESC1_DC_15_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_19 Register DESC0_DC_16_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_19 0x3160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_19 0xE6003160u

//! Register Reset Value
#define DESC0_DC_16_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_19 Register DESC1_DC_16_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_19 0x3168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_19 0xE6003168u

//! Register Reset Value
#define DESC1_DC_16_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_19 Register DESC0_DC_17_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_19 0x3170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_19 0xE6003170u

//! Register Reset Value
#define DESC0_DC_17_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_19 Register DESC1_DC_17_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_19 0x3178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_19 0xE6003178u

//! Register Reset Value
#define DESC1_DC_17_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_19 Register DESC0_DC_18_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_19 0x3180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_19 0xE6003180u

//! Register Reset Value
#define DESC0_DC_18_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_19 Register DESC1_DC_18_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_19 0x3188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_19 0xE6003188u

//! Register Reset Value
#define DESC1_DC_18_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_19 Register DESC0_DC_19_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_19 0x3190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_19 0xE6003190u

//! Register Reset Value
#define DESC0_DC_19_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_19 Register DESC1_DC_19_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_19 0x3198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_19 0xE6003198u

//! Register Reset Value
#define DESC1_DC_19_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_19 Register DESC0_DC_1A_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_19 0x31A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_19 0xE60031A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_19 Register DESC1_DC_1A_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_19 0x31A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_19 0xE60031A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_19 Register DESC0_DC_1B_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_19 0x31B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_19 0xE60031B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_19 Register DESC1_DC_1B_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_19 0x31B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_19 0xE60031B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_19 Register DESC0_DC_1C_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_19 0x31C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_19 0xE60031C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_19 Register DESC1_DC_1C_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_19 0x31C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_19 0xE60031C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_19 Register DESC0_DC_1D_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_19 0x31D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_19 0xE60031D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_19 Register DESC1_DC_1D_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_19 0x31D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_19 0xE60031D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_19 Register DESC0_DC_1E_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_19 0x31E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_19 0xE60031E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_19 Register DESC1_DC_1E_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_19 0x31E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_19 0xE60031E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_19 Register DESC0_DC_1F_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_19 0x31F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_19 0xE60031F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_19 Register DESC1_DC_1F_IGP_19 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_19 0x31F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_19 0xE60031F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_19_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_19 Register BUF_ALLOC_DC_0_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_19 0x3400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_19 0xE6003400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_19 Register BUF_ALLOC_DC_1_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_19 0x3408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_19 0xE6003408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_19 Register BUF_ALLOC_DC_2_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_19 0x3410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_19 0xE6003410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_19 Register BUF_ALLOC_DC_3_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_19 0x3418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_19 0xE6003418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_19 Register BUF_ALLOC_DC_4_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_19 0x3420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_19 0xE6003420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_19 Register BUF_ALLOC_DC_5_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_19 0x3428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_19 0xE6003428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_19 Register BUF_ALLOC_DC_6_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_19 0x3430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_19 0xE6003430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_19 Register BUF_ALLOC_DC_7_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_19 0x3438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_19 0xE6003438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_19 Register BUF_ALLOC_DC_8_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_19 0x3440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_19 0xE6003440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_19 Register BUF_ALLOC_DC_9_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_19 0x3448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_19 0xE6003448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_19 Register BUF_ALLOC_DC_A_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_19 0x3450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_19 0xE6003450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_19 Register BUF_ALLOC_DC_B_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_19 0x3458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_19 0xE6003458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_19 Register BUF_ALLOC_DC_C_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_19 0x3460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_19 0xE6003460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_19 Register BUF_ALLOC_DC_D_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_19 0x3468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_19 0xE6003468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_19 Register BUF_ALLOC_DC_E_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_19 0x3470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_19 0xE6003470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_19 Register BUF_ALLOC_DC_F_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_19 0x3478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_19 0xE6003478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_19 Register BUF_ALLOC_DC_10_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_19 0x3480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_19 0xE6003480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_19 Register BUF_ALLOC_DC_11_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_19 0x3488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_19 0xE6003488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_19 Register BUF_ALLOC_DC_12_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_19 0x3490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_19 0xE6003490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_19 Register BUF_ALLOC_DC_13_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_19 0x3498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_19 0xE6003498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_19 Register BUF_ALLOC_DC_14_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_19 0x34A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_19 0xE60034A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_19 Register BUF_ALLOC_DC_15_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_19 0x34A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_19 0xE60034A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_19 Register BUF_ALLOC_DC_16_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_19 0x34B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_19 0xE60034B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_19 Register BUF_ALLOC_DC_17_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_19 0x34B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_19 0xE60034B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_19 Register BUF_ALLOC_DC_18_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_19 0x34C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_19 0xE60034C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_19 Register BUF_ALLOC_DC_19_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_19 0x34C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_19 0xE60034C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_19 Register BUF_ALLOC_DC_1A_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_19 0x34D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_19 0xE60034D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_19 Register BUF_ALLOC_DC_1B_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_19 0x34D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_19 0xE60034D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_19 Register BUF_ALLOC_DC_1C_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_19 0x34E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_19 0xE60034E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_19 Register BUF_ALLOC_DC_1D_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_19 0x34E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_19 0xE60034E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_19 Register BUF_ALLOC_DC_1E_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_19 0x34F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_19 0xE60034F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_19 Register BUF_ALLOC_DC_1F_IGP_19 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_19 0x34F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_19 0xE60034F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_19_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_19_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_IGP_20 Register DESC0_DC_0_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_20 0x4000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_20 0xE6004000u

//! Register Reset Value
#define DESC0_DC_0_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_20 Register DESC1_DC_0_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_20 0x4008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_20 0xE6004008u

//! Register Reset Value
#define DESC1_DC_0_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_20 Register DESC0_DC_1_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_20 0x4010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_20 0xE6004010u

//! Register Reset Value
#define DESC0_DC_1_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_20 Register DESC1_DC_1_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_20 0x4018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_20 0xE6004018u

//! Register Reset Value
#define DESC1_DC_1_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_20 Register DESC0_DC_2_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_20 0x4020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_20 0xE6004020u

//! Register Reset Value
#define DESC0_DC_2_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_20 Register DESC1_DC_2_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_20 0x4028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_20 0xE6004028u

//! Register Reset Value
#define DESC1_DC_2_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_20 Register DESC0_DC_3_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_20 0x4030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_20 0xE6004030u

//! Register Reset Value
#define DESC0_DC_3_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_20 Register DESC1_DC_3_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_20 0x4038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_20 0xE6004038u

//! Register Reset Value
#define DESC1_DC_3_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_20 Register DESC0_DC_4_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_20 0x4040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_20 0xE6004040u

//! Register Reset Value
#define DESC0_DC_4_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_20 Register DESC1_DC_4_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_20 0x4048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_20 0xE6004048u

//! Register Reset Value
#define DESC1_DC_4_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_20 Register DESC0_DC_5_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_20 0x4050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_20 0xE6004050u

//! Register Reset Value
#define DESC0_DC_5_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_20 Register DESC1_DC_5_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_20 0x4058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_20 0xE6004058u

//! Register Reset Value
#define DESC1_DC_5_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_20 Register DESC0_DC_6_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_20 0x4060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_20 0xE6004060u

//! Register Reset Value
#define DESC0_DC_6_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_20 Register DESC1_DC_6_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_20 0x4068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_20 0xE6004068u

//! Register Reset Value
#define DESC1_DC_6_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_20 Register DESC0_DC_7_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_20 0x4070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_20 0xE6004070u

//! Register Reset Value
#define DESC0_DC_7_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_20 Register DESC1_DC_7_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_20 0x4078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_20 0xE6004078u

//! Register Reset Value
#define DESC1_DC_7_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_20 Register DESC0_DC_8_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_20 0x4080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_20 0xE6004080u

//! Register Reset Value
#define DESC0_DC_8_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_20 Register DESC1_DC_8_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_20 0x4088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_20 0xE6004088u

//! Register Reset Value
#define DESC1_DC_8_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_20 Register DESC0_DC_9_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_20 0x4090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_20 0xE6004090u

//! Register Reset Value
#define DESC0_DC_9_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_20 Register DESC1_DC_9_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_20 0x4098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_20 0xE6004098u

//! Register Reset Value
#define DESC1_DC_9_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_20 Register DESC0_DC_A_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_20 0x40A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_20 0xE60040A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_20 Register DESC1_DC_A_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_20 0x40A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_20 0xE60040A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_20 Register DESC0_DC_B_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_20 0x40B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_20 0xE60040B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_20 Register DESC1_DC_B_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_20 0x40B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_20 0xE60040B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_20 Register DESC0_DC_C_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_20 0x40C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_20 0xE60040C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_20 Register DESC1_DC_C_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_20 0x40C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_20 0xE60040C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_20 Register DESC0_DC_D_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_20 0x40D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_20 0xE60040D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_20 Register DESC1_DC_D_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_20 0x40D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_20 0xE60040D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_20 Register DESC0_DC_E_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_20 0x40E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_20 0xE60040E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_20 Register DESC1_DC_E_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_20 0x40E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_20 0xE60040E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_20 Register DESC0_DC_F_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_20 0x40F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_20 0xE60040F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_20 Register DESC1_DC_F_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_20 0x40F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_20 0xE60040F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_20 Register DESC0_DC_10_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_20 0x4100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_20 0xE6004100u

//! Register Reset Value
#define DESC0_DC_10_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_20 Register DESC1_DC_10_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_20 0x4108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_20 0xE6004108u

//! Register Reset Value
#define DESC1_DC_10_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_20 Register DESC0_DC_11_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_20 0x4110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_20 0xE6004110u

//! Register Reset Value
#define DESC0_DC_11_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_20 Register DESC1_DC_11_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_20 0x4118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_20 0xE6004118u

//! Register Reset Value
#define DESC1_DC_11_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_20 Register DESC0_DC_12_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_20 0x4120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_20 0xE6004120u

//! Register Reset Value
#define DESC0_DC_12_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_20 Register DESC1_DC_12_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_20 0x4128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_20 0xE6004128u

//! Register Reset Value
#define DESC1_DC_12_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_20 Register DESC0_DC_13_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_20 0x4130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_20 0xE6004130u

//! Register Reset Value
#define DESC0_DC_13_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_20 Register DESC1_DC_13_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_20 0x4138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_20 0xE6004138u

//! Register Reset Value
#define DESC1_DC_13_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_20 Register DESC0_DC_14_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_20 0x4140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_20 0xE6004140u

//! Register Reset Value
#define DESC0_DC_14_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_20 Register DESC1_DC_14_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_20 0x4148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_20 0xE6004148u

//! Register Reset Value
#define DESC1_DC_14_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_20 Register DESC0_DC_15_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_20 0x4150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_20 0xE6004150u

//! Register Reset Value
#define DESC0_DC_15_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_20 Register DESC1_DC_15_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_20 0x4158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_20 0xE6004158u

//! Register Reset Value
#define DESC1_DC_15_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_20 Register DESC0_DC_16_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_20 0x4160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_20 0xE6004160u

//! Register Reset Value
#define DESC0_DC_16_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_20 Register DESC1_DC_16_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_20 0x4168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_20 0xE6004168u

//! Register Reset Value
#define DESC1_DC_16_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_20 Register DESC0_DC_17_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_20 0x4170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_20 0xE6004170u

//! Register Reset Value
#define DESC0_DC_17_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_20 Register DESC1_DC_17_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_20 0x4178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_20 0xE6004178u

//! Register Reset Value
#define DESC1_DC_17_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_20 Register DESC0_DC_18_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_20 0x4180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_20 0xE6004180u

//! Register Reset Value
#define DESC0_DC_18_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_20 Register DESC1_DC_18_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_20 0x4188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_20 0xE6004188u

//! Register Reset Value
#define DESC1_DC_18_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_20 Register DESC0_DC_19_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_20 0x4190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_20 0xE6004190u

//! Register Reset Value
#define DESC0_DC_19_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_20 Register DESC1_DC_19_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_20 0x4198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_20 0xE6004198u

//! Register Reset Value
#define DESC1_DC_19_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_20 Register DESC0_DC_1A_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_20 0x41A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_20 0xE60041A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_20 Register DESC1_DC_1A_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_20 0x41A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_20 0xE60041A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_20 Register DESC0_DC_1B_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_20 0x41B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_20 0xE60041B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_20 Register DESC1_DC_1B_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_20 0x41B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_20 0xE60041B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_20 Register DESC0_DC_1C_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_20 0x41C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_20 0xE60041C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_20 Register DESC1_DC_1C_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_20 0x41C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_20 0xE60041C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_20 Register DESC0_DC_1D_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_20 0x41D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_20 0xE60041D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_20 Register DESC1_DC_1D_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_20 0x41D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_20 0xE60041D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_20 Register DESC0_DC_1E_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_20 0x41E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_20 0xE60041E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_20 Register DESC1_DC_1E_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_20 0x41E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_20 0xE60041E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_20 Register DESC0_DC_1F_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_20 0x41F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_20 0xE60041F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_20 Register DESC1_DC_1F_IGP_20 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_20 0x41F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_20 0xE60041F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_20_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_20 Register BUF_ALLOC_DC_0_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_20 0x4400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_20 0xE6004400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_20 Register BUF_ALLOC_DC_1_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_20 0x4408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_20 0xE6004408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_20 Register BUF_ALLOC_DC_2_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_20 0x4410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_20 0xE6004410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_20 Register BUF_ALLOC_DC_3_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_20 0x4418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_20 0xE6004418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_20 Register BUF_ALLOC_DC_4_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_20 0x4420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_20 0xE6004420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_20 Register BUF_ALLOC_DC_5_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_20 0x4428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_20 0xE6004428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_20 Register BUF_ALLOC_DC_6_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_20 0x4430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_20 0xE6004430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_20 Register BUF_ALLOC_DC_7_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_20 0x4438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_20 0xE6004438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_20 Register BUF_ALLOC_DC_8_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_20 0x4440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_20 0xE6004440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_20 Register BUF_ALLOC_DC_9_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_20 0x4448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_20 0xE6004448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_20 Register BUF_ALLOC_DC_A_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_20 0x4450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_20 0xE6004450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_20 Register BUF_ALLOC_DC_B_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_20 0x4458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_20 0xE6004458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_20 Register BUF_ALLOC_DC_C_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_20 0x4460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_20 0xE6004460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_20 Register BUF_ALLOC_DC_D_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_20 0x4468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_20 0xE6004468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_20 Register BUF_ALLOC_DC_E_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_20 0x4470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_20 0xE6004470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_20 Register BUF_ALLOC_DC_F_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_20 0x4478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_20 0xE6004478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_20 Register BUF_ALLOC_DC_10_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_20 0x4480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_20 0xE6004480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_20 Register BUF_ALLOC_DC_11_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_20 0x4488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_20 0xE6004488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_20 Register BUF_ALLOC_DC_12_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_20 0x4490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_20 0xE6004490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_20 Register BUF_ALLOC_DC_13_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_20 0x4498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_20 0xE6004498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_20 Register BUF_ALLOC_DC_14_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_20 0x44A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_20 0xE60044A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_20 Register BUF_ALLOC_DC_15_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_20 0x44A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_20 0xE60044A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_20 Register BUF_ALLOC_DC_16_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_20 0x44B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_20 0xE60044B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_20 Register BUF_ALLOC_DC_17_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_20 0x44B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_20 0xE60044B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_20 Register BUF_ALLOC_DC_18_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_20 0x44C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_20 0xE60044C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_20 Register BUF_ALLOC_DC_19_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_20 0x44C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_20 0xE60044C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_20 Register BUF_ALLOC_DC_1A_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_20 0x44D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_20 0xE60044D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_20 Register BUF_ALLOC_DC_1B_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_20 0x44D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_20 0xE60044D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_20 Register BUF_ALLOC_DC_1C_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_20 0x44E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_20 0xE60044E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_20 Register BUF_ALLOC_DC_1D_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_20 0x44E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_20 0xE60044E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_20 Register BUF_ALLOC_DC_1E_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_20 0x44F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_20 0xE60044F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_20 Register BUF_ALLOC_DC_1F_IGP_20 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_20 0x44F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_20 0xE60044F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_20_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_20_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_IGP_21 Register DESC0_DC_0_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_21 0x5000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_21 0xE6005000u

//! Register Reset Value
#define DESC0_DC_0_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_21 Register DESC1_DC_0_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_21 0x5008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_21 0xE6005008u

//! Register Reset Value
#define DESC1_DC_0_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_21 Register DESC0_DC_1_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_21 0x5010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_21 0xE6005010u

//! Register Reset Value
#define DESC0_DC_1_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_21 Register DESC1_DC_1_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_21 0x5018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_21 0xE6005018u

//! Register Reset Value
#define DESC1_DC_1_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_21 Register DESC0_DC_2_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_21 0x5020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_21 0xE6005020u

//! Register Reset Value
#define DESC0_DC_2_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_21 Register DESC1_DC_2_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_21 0x5028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_21 0xE6005028u

//! Register Reset Value
#define DESC1_DC_2_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_21 Register DESC0_DC_3_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_21 0x5030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_21 0xE6005030u

//! Register Reset Value
#define DESC0_DC_3_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_21 Register DESC1_DC_3_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_21 0x5038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_21 0xE6005038u

//! Register Reset Value
#define DESC1_DC_3_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_21 Register DESC0_DC_4_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_21 0x5040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_21 0xE6005040u

//! Register Reset Value
#define DESC0_DC_4_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_21 Register DESC1_DC_4_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_21 0x5048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_21 0xE6005048u

//! Register Reset Value
#define DESC1_DC_4_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_21 Register DESC0_DC_5_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_21 0x5050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_21 0xE6005050u

//! Register Reset Value
#define DESC0_DC_5_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_21 Register DESC1_DC_5_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_21 0x5058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_21 0xE6005058u

//! Register Reset Value
#define DESC1_DC_5_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_21 Register DESC0_DC_6_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_21 0x5060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_21 0xE6005060u

//! Register Reset Value
#define DESC0_DC_6_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_21 Register DESC1_DC_6_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_21 0x5068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_21 0xE6005068u

//! Register Reset Value
#define DESC1_DC_6_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_21 Register DESC0_DC_7_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_21 0x5070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_21 0xE6005070u

//! Register Reset Value
#define DESC0_DC_7_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_21 Register DESC1_DC_7_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_21 0x5078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_21 0xE6005078u

//! Register Reset Value
#define DESC1_DC_7_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_21 Register DESC0_DC_8_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_21 0x5080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_21 0xE6005080u

//! Register Reset Value
#define DESC0_DC_8_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_21 Register DESC1_DC_8_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_21 0x5088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_21 0xE6005088u

//! Register Reset Value
#define DESC1_DC_8_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_21 Register DESC0_DC_9_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_21 0x5090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_21 0xE6005090u

//! Register Reset Value
#define DESC0_DC_9_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_21 Register DESC1_DC_9_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_21 0x5098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_21 0xE6005098u

//! Register Reset Value
#define DESC1_DC_9_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_21 Register DESC0_DC_A_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_21 0x50A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_21 0xE60050A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_21 Register DESC1_DC_A_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_21 0x50A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_21 0xE60050A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_21 Register DESC0_DC_B_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_21 0x50B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_21 0xE60050B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_21 Register DESC1_DC_B_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_21 0x50B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_21 0xE60050B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_21 Register DESC0_DC_C_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_21 0x50C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_21 0xE60050C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_21 Register DESC1_DC_C_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_21 0x50C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_21 0xE60050C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_21 Register DESC0_DC_D_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_21 0x50D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_21 0xE60050D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_21 Register DESC1_DC_D_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_21 0x50D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_21 0xE60050D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_21 Register DESC0_DC_E_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_21 0x50E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_21 0xE60050E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_21 Register DESC1_DC_E_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_21 0x50E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_21 0xE60050E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_21 Register DESC0_DC_F_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_21 0x50F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_21 0xE60050F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_21 Register DESC1_DC_F_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_21 0x50F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_21 0xE60050F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_21 Register DESC0_DC_10_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_21 0x5100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_21 0xE6005100u

//! Register Reset Value
#define DESC0_DC_10_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_21 Register DESC1_DC_10_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_21 0x5108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_21 0xE6005108u

//! Register Reset Value
#define DESC1_DC_10_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_21 Register DESC0_DC_11_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_21 0x5110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_21 0xE6005110u

//! Register Reset Value
#define DESC0_DC_11_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_21 Register DESC1_DC_11_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_21 0x5118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_21 0xE6005118u

//! Register Reset Value
#define DESC1_DC_11_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_21 Register DESC0_DC_12_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_21 0x5120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_21 0xE6005120u

//! Register Reset Value
#define DESC0_DC_12_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_21 Register DESC1_DC_12_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_21 0x5128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_21 0xE6005128u

//! Register Reset Value
#define DESC1_DC_12_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_21 Register DESC0_DC_13_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_21 0x5130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_21 0xE6005130u

//! Register Reset Value
#define DESC0_DC_13_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_21 Register DESC1_DC_13_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_21 0x5138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_21 0xE6005138u

//! Register Reset Value
#define DESC1_DC_13_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_21 Register DESC0_DC_14_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_21 0x5140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_21 0xE6005140u

//! Register Reset Value
#define DESC0_DC_14_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_21 Register DESC1_DC_14_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_21 0x5148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_21 0xE6005148u

//! Register Reset Value
#define DESC1_DC_14_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_21 Register DESC0_DC_15_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_21 0x5150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_21 0xE6005150u

//! Register Reset Value
#define DESC0_DC_15_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_21 Register DESC1_DC_15_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_21 0x5158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_21 0xE6005158u

//! Register Reset Value
#define DESC1_DC_15_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_21 Register DESC0_DC_16_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_21 0x5160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_21 0xE6005160u

//! Register Reset Value
#define DESC0_DC_16_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_21 Register DESC1_DC_16_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_21 0x5168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_21 0xE6005168u

//! Register Reset Value
#define DESC1_DC_16_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_21 Register DESC0_DC_17_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_21 0x5170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_21 0xE6005170u

//! Register Reset Value
#define DESC0_DC_17_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_21 Register DESC1_DC_17_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_21 0x5178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_21 0xE6005178u

//! Register Reset Value
#define DESC1_DC_17_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_21 Register DESC0_DC_18_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_21 0x5180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_21 0xE6005180u

//! Register Reset Value
#define DESC0_DC_18_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_21 Register DESC1_DC_18_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_21 0x5188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_21 0xE6005188u

//! Register Reset Value
#define DESC1_DC_18_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_21 Register DESC0_DC_19_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_21 0x5190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_21 0xE6005190u

//! Register Reset Value
#define DESC0_DC_19_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_21 Register DESC1_DC_19_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_21 0x5198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_21 0xE6005198u

//! Register Reset Value
#define DESC1_DC_19_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_21 Register DESC0_DC_1A_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_21 0x51A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_21 0xE60051A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_21 Register DESC1_DC_1A_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_21 0x51A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_21 0xE60051A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_21 Register DESC0_DC_1B_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_21 0x51B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_21 0xE60051B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_21 Register DESC1_DC_1B_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_21 0x51B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_21 0xE60051B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_21 Register DESC0_DC_1C_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_21 0x51C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_21 0xE60051C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_21 Register DESC1_DC_1C_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_21 0x51C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_21 0xE60051C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_21 Register DESC0_DC_1D_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_21 0x51D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_21 0xE60051D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_21 Register DESC1_DC_1D_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_21 0x51D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_21 0xE60051D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_21 Register DESC0_DC_1E_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_21 0x51E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_21 0xE60051E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_21 Register DESC1_DC_1E_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_21 0x51E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_21 0xE60051E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_21 Register DESC0_DC_1F_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_21 0x51F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_21 0xE60051F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_21 Register DESC1_DC_1F_IGP_21 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_21 0x51F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_21 0xE60051F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_21_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_21 Register BUF_ALLOC_DC_0_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_21 0x5400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_21 0xE6005400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_21 Register BUF_ALLOC_DC_1_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_21 0x5408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_21 0xE6005408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_21 Register BUF_ALLOC_DC_2_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_21 0x5410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_21 0xE6005410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_21 Register BUF_ALLOC_DC_3_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_21 0x5418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_21 0xE6005418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_21 Register BUF_ALLOC_DC_4_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_21 0x5420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_21 0xE6005420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_21 Register BUF_ALLOC_DC_5_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_21 0x5428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_21 0xE6005428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_21 Register BUF_ALLOC_DC_6_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_21 0x5430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_21 0xE6005430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_21 Register BUF_ALLOC_DC_7_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_21 0x5438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_21 0xE6005438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_21 Register BUF_ALLOC_DC_8_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_21 0x5440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_21 0xE6005440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_21 Register BUF_ALLOC_DC_9_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_21 0x5448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_21 0xE6005448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_21 Register BUF_ALLOC_DC_A_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_21 0x5450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_21 0xE6005450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_21 Register BUF_ALLOC_DC_B_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_21 0x5458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_21 0xE6005458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_21 Register BUF_ALLOC_DC_C_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_21 0x5460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_21 0xE6005460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_21 Register BUF_ALLOC_DC_D_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_21 0x5468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_21 0xE6005468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_21 Register BUF_ALLOC_DC_E_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_21 0x5470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_21 0xE6005470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_21 Register BUF_ALLOC_DC_F_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_21 0x5478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_21 0xE6005478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_21 Register BUF_ALLOC_DC_10_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_21 0x5480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_21 0xE6005480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_21 Register BUF_ALLOC_DC_11_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_21 0x5488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_21 0xE6005488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_21 Register BUF_ALLOC_DC_12_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_21 0x5490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_21 0xE6005490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_21 Register BUF_ALLOC_DC_13_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_21 0x5498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_21 0xE6005498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_21 Register BUF_ALLOC_DC_14_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_21 0x54A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_21 0xE60054A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_21 Register BUF_ALLOC_DC_15_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_21 0x54A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_21 0xE60054A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_21 Register BUF_ALLOC_DC_16_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_21 0x54B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_21 0xE60054B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_21 Register BUF_ALLOC_DC_17_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_21 0x54B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_21 0xE60054B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_21 Register BUF_ALLOC_DC_18_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_21 0x54C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_21 0xE60054C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_21 Register BUF_ALLOC_DC_19_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_21 0x54C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_21 0xE60054C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_21 Register BUF_ALLOC_DC_1A_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_21 0x54D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_21 0xE60054D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_21 Register BUF_ALLOC_DC_1B_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_21 0x54D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_21 0xE60054D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_21 Register BUF_ALLOC_DC_1C_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_21 0x54E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_21 0xE60054E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_21 Register BUF_ALLOC_DC_1D_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_21 0x54E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_21 0xE60054E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_21 Register BUF_ALLOC_DC_1E_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_21 0x54F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_21 0xE60054F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_21 Register BUF_ALLOC_DC_1F_IGP_21 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_21 0x54F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_21 0xE60054F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_21_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_21_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_IGP_22 Register DESC0_DC_0_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_22 0x6000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_22 0xE6006000u

//! Register Reset Value
#define DESC0_DC_0_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_22 Register DESC1_DC_0_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_22 0x6008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_22 0xE6006008u

//! Register Reset Value
#define DESC1_DC_0_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_22 Register DESC0_DC_1_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_22 0x6010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_22 0xE6006010u

//! Register Reset Value
#define DESC0_DC_1_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_22 Register DESC1_DC_1_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_22 0x6018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_22 0xE6006018u

//! Register Reset Value
#define DESC1_DC_1_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_22 Register DESC0_DC_2_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_22 0x6020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_22 0xE6006020u

//! Register Reset Value
#define DESC0_DC_2_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_22 Register DESC1_DC_2_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_22 0x6028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_22 0xE6006028u

//! Register Reset Value
#define DESC1_DC_2_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_22 Register DESC0_DC_3_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_22 0x6030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_22 0xE6006030u

//! Register Reset Value
#define DESC0_DC_3_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_22 Register DESC1_DC_3_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_22 0x6038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_22 0xE6006038u

//! Register Reset Value
#define DESC1_DC_3_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_22 Register DESC0_DC_4_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_22 0x6040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_22 0xE6006040u

//! Register Reset Value
#define DESC0_DC_4_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_22 Register DESC1_DC_4_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_22 0x6048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_22 0xE6006048u

//! Register Reset Value
#define DESC1_DC_4_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_22 Register DESC0_DC_5_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_22 0x6050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_22 0xE6006050u

//! Register Reset Value
#define DESC0_DC_5_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_22 Register DESC1_DC_5_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_22 0x6058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_22 0xE6006058u

//! Register Reset Value
#define DESC1_DC_5_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_22 Register DESC0_DC_6_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_22 0x6060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_22 0xE6006060u

//! Register Reset Value
#define DESC0_DC_6_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_22 Register DESC1_DC_6_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_22 0x6068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_22 0xE6006068u

//! Register Reset Value
#define DESC1_DC_6_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_22 Register DESC0_DC_7_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_22 0x6070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_22 0xE6006070u

//! Register Reset Value
#define DESC0_DC_7_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_22 Register DESC1_DC_7_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_22 0x6078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_22 0xE6006078u

//! Register Reset Value
#define DESC1_DC_7_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_22 Register DESC0_DC_8_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_22 0x6080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_22 0xE6006080u

//! Register Reset Value
#define DESC0_DC_8_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_22 Register DESC1_DC_8_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_22 0x6088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_22 0xE6006088u

//! Register Reset Value
#define DESC1_DC_8_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_22 Register DESC0_DC_9_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_22 0x6090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_22 0xE6006090u

//! Register Reset Value
#define DESC0_DC_9_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_22 Register DESC1_DC_9_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_22 0x6098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_22 0xE6006098u

//! Register Reset Value
#define DESC1_DC_9_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_22 Register DESC0_DC_A_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_22 0x60A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_22 0xE60060A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_22 Register DESC1_DC_A_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_22 0x60A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_22 0xE60060A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_22 Register DESC0_DC_B_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_22 0x60B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_22 0xE60060B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_22 Register DESC1_DC_B_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_22 0x60B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_22 0xE60060B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_22 Register DESC0_DC_C_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_22 0x60C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_22 0xE60060C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_22 Register DESC1_DC_C_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_22 0x60C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_22 0xE60060C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_22 Register DESC0_DC_D_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_22 0x60D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_22 0xE60060D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_22 Register DESC1_DC_D_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_22 0x60D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_22 0xE60060D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_22 Register DESC0_DC_E_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_22 0x60E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_22 0xE60060E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_22 Register DESC1_DC_E_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_22 0x60E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_22 0xE60060E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_22 Register DESC0_DC_F_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_22 0x60F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_22 0xE60060F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_22 Register DESC1_DC_F_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_22 0x60F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_22 0xE60060F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_22 Register DESC0_DC_10_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_22 0x6100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_22 0xE6006100u

//! Register Reset Value
#define DESC0_DC_10_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_22 Register DESC1_DC_10_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_22 0x6108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_22 0xE6006108u

//! Register Reset Value
#define DESC1_DC_10_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_22 Register DESC0_DC_11_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_22 0x6110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_22 0xE6006110u

//! Register Reset Value
#define DESC0_DC_11_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_22 Register DESC1_DC_11_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_22 0x6118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_22 0xE6006118u

//! Register Reset Value
#define DESC1_DC_11_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_22 Register DESC0_DC_12_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_22 0x6120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_22 0xE6006120u

//! Register Reset Value
#define DESC0_DC_12_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_22 Register DESC1_DC_12_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_22 0x6128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_22 0xE6006128u

//! Register Reset Value
#define DESC1_DC_12_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_22 Register DESC0_DC_13_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_22 0x6130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_22 0xE6006130u

//! Register Reset Value
#define DESC0_DC_13_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_22 Register DESC1_DC_13_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_22 0x6138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_22 0xE6006138u

//! Register Reset Value
#define DESC1_DC_13_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_22 Register DESC0_DC_14_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_22 0x6140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_22 0xE6006140u

//! Register Reset Value
#define DESC0_DC_14_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_22 Register DESC1_DC_14_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_22 0x6148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_22 0xE6006148u

//! Register Reset Value
#define DESC1_DC_14_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_22 Register DESC0_DC_15_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_22 0x6150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_22 0xE6006150u

//! Register Reset Value
#define DESC0_DC_15_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_22 Register DESC1_DC_15_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_22 0x6158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_22 0xE6006158u

//! Register Reset Value
#define DESC1_DC_15_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_22 Register DESC0_DC_16_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_22 0x6160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_22 0xE6006160u

//! Register Reset Value
#define DESC0_DC_16_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_22 Register DESC1_DC_16_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_22 0x6168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_22 0xE6006168u

//! Register Reset Value
#define DESC1_DC_16_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_22 Register DESC0_DC_17_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_22 0x6170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_22 0xE6006170u

//! Register Reset Value
#define DESC0_DC_17_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_22 Register DESC1_DC_17_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_22 0x6178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_22 0xE6006178u

//! Register Reset Value
#define DESC1_DC_17_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_22 Register DESC0_DC_18_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_22 0x6180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_22 0xE6006180u

//! Register Reset Value
#define DESC0_DC_18_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_22 Register DESC1_DC_18_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_22 0x6188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_22 0xE6006188u

//! Register Reset Value
#define DESC1_DC_18_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_22 Register DESC0_DC_19_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_22 0x6190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_22 0xE6006190u

//! Register Reset Value
#define DESC0_DC_19_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_22 Register DESC1_DC_19_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_22 0x6198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_22 0xE6006198u

//! Register Reset Value
#define DESC1_DC_19_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_22 Register DESC0_DC_1A_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_22 0x61A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_22 0xE60061A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_22 Register DESC1_DC_1A_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_22 0x61A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_22 0xE60061A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_22 Register DESC0_DC_1B_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_22 0x61B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_22 0xE60061B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_22 Register DESC1_DC_1B_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_22 0x61B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_22 0xE60061B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_22 Register DESC0_DC_1C_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_22 0x61C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_22 0xE60061C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_22 Register DESC1_DC_1C_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_22 0x61C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_22 0xE60061C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_22 Register DESC0_DC_1D_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_22 0x61D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_22 0xE60061D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_22 Register DESC1_DC_1D_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_22 0x61D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_22 0xE60061D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_22 Register DESC0_DC_1E_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_22 0x61E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_22 0xE60061E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_22 Register DESC1_DC_1E_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_22 0x61E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_22 0xE60061E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_22 Register DESC0_DC_1F_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_22 0x61F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_22 0xE60061F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_22 Register DESC1_DC_1F_IGP_22 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_22 0x61F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_22 0xE60061F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_22_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_22 Register BUF_ALLOC_DC_0_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_22 0x6400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_22 0xE6006400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_22 Register BUF_ALLOC_DC_1_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_22 0x6408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_22 0xE6006408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_22 Register BUF_ALLOC_DC_2_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_22 0x6410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_22 0xE6006410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_22 Register BUF_ALLOC_DC_3_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_22 0x6418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_22 0xE6006418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_22 Register BUF_ALLOC_DC_4_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_22 0x6420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_22 0xE6006420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_22 Register BUF_ALLOC_DC_5_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_22 0x6428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_22 0xE6006428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_22 Register BUF_ALLOC_DC_6_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_22 0x6430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_22 0xE6006430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_22 Register BUF_ALLOC_DC_7_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_22 0x6438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_22 0xE6006438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_22 Register BUF_ALLOC_DC_8_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_22 0x6440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_22 0xE6006440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_22 Register BUF_ALLOC_DC_9_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_22 0x6448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_22 0xE6006448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_22 Register BUF_ALLOC_DC_A_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_22 0x6450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_22 0xE6006450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_22 Register BUF_ALLOC_DC_B_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_22 0x6458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_22 0xE6006458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_22 Register BUF_ALLOC_DC_C_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_22 0x6460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_22 0xE6006460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_22 Register BUF_ALLOC_DC_D_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_22 0x6468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_22 0xE6006468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_22 Register BUF_ALLOC_DC_E_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_22 0x6470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_22 0xE6006470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_22 Register BUF_ALLOC_DC_F_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_22 0x6478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_22 0xE6006478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_22 Register BUF_ALLOC_DC_10_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_22 0x6480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_22 0xE6006480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_22 Register BUF_ALLOC_DC_11_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_22 0x6488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_22 0xE6006488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_22 Register BUF_ALLOC_DC_12_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_22 0x6490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_22 0xE6006490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_22 Register BUF_ALLOC_DC_13_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_22 0x6498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_22 0xE6006498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_22 Register BUF_ALLOC_DC_14_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_22 0x64A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_22 0xE60064A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_22 Register BUF_ALLOC_DC_15_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_22 0x64A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_22 0xE60064A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_22 Register BUF_ALLOC_DC_16_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_22 0x64B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_22 0xE60064B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_22 Register BUF_ALLOC_DC_17_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_22 0x64B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_22 0xE60064B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_22 Register BUF_ALLOC_DC_18_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_22 0x64C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_22 0xE60064C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_22 Register BUF_ALLOC_DC_19_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_22 0x64C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_22 0xE60064C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_22 Register BUF_ALLOC_DC_1A_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_22 0x64D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_22 0xE60064D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_22 Register BUF_ALLOC_DC_1B_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_22 0x64D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_22 0xE60064D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_22 Register BUF_ALLOC_DC_1C_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_22 0x64E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_22 0xE60064E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_22 Register BUF_ALLOC_DC_1D_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_22 0x64E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_22 0xE60064E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_22 Register BUF_ALLOC_DC_1E_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_22 0x64F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_22 0xE60064F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_22 Register BUF_ALLOC_DC_1F_IGP_22 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_22 0x64F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_22 0xE60064F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_22_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_22_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_IGP_23 Register DESC0_DC_0_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_IGP_23 0x7000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_IGP_23 0xE6007000u

//! Register Reset Value
#define DESC0_DC_0_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_IGP_23 Register DESC1_DC_0_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_IGP_23 0x7008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_IGP_23 0xE6007008u

//! Register Reset Value
#define DESC1_DC_0_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_IGP_23 Register DESC0_DC_1_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_IGP_23 0x7010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_IGP_23 0xE6007010u

//! Register Reset Value
#define DESC0_DC_1_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_IGP_23 Register DESC1_DC_1_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_IGP_23 0x7018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_IGP_23 0xE6007018u

//! Register Reset Value
#define DESC1_DC_1_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_IGP_23 Register DESC0_DC_2_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_IGP_23 0x7020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_IGP_23 0xE6007020u

//! Register Reset Value
#define DESC0_DC_2_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_IGP_23 Register DESC1_DC_2_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_IGP_23 0x7028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_IGP_23 0xE6007028u

//! Register Reset Value
#define DESC1_DC_2_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_IGP_23 Register DESC0_DC_3_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_IGP_23 0x7030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_IGP_23 0xE6007030u

//! Register Reset Value
#define DESC0_DC_3_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_IGP_23 Register DESC1_DC_3_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_IGP_23 0x7038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_IGP_23 0xE6007038u

//! Register Reset Value
#define DESC1_DC_3_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_IGP_23 Register DESC0_DC_4_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_IGP_23 0x7040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_IGP_23 0xE6007040u

//! Register Reset Value
#define DESC0_DC_4_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_IGP_23 Register DESC1_DC_4_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_IGP_23 0x7048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_IGP_23 0xE6007048u

//! Register Reset Value
#define DESC1_DC_4_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_IGP_23 Register DESC0_DC_5_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_IGP_23 0x7050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_IGP_23 0xE6007050u

//! Register Reset Value
#define DESC0_DC_5_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_IGP_23 Register DESC1_DC_5_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_IGP_23 0x7058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_IGP_23 0xE6007058u

//! Register Reset Value
#define DESC1_DC_5_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_IGP_23 Register DESC0_DC_6_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_IGP_23 0x7060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_IGP_23 0xE6007060u

//! Register Reset Value
#define DESC0_DC_6_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_IGP_23 Register DESC1_DC_6_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_IGP_23 0x7068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_IGP_23 0xE6007068u

//! Register Reset Value
#define DESC1_DC_6_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_IGP_23 Register DESC0_DC_7_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_IGP_23 0x7070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_IGP_23 0xE6007070u

//! Register Reset Value
#define DESC0_DC_7_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_IGP_23 Register DESC1_DC_7_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_IGP_23 0x7078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_IGP_23 0xE6007078u

//! Register Reset Value
#define DESC1_DC_7_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_IGP_23 Register DESC0_DC_8_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_IGP_23 0x7080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_IGP_23 0xE6007080u

//! Register Reset Value
#define DESC0_DC_8_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_IGP_23 Register DESC1_DC_8_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_IGP_23 0x7088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_IGP_23 0xE6007088u

//! Register Reset Value
#define DESC1_DC_8_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_IGP_23 Register DESC0_DC_9_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_IGP_23 0x7090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_IGP_23 0xE6007090u

//! Register Reset Value
#define DESC0_DC_9_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_IGP_23 Register DESC1_DC_9_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_IGP_23 0x7098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_IGP_23 0xE6007098u

//! Register Reset Value
#define DESC1_DC_9_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_IGP_23 Register DESC0_DC_A_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_IGP_23 0x70A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_IGP_23 0xE60070A0u

//! Register Reset Value
#define DESC0_DC_A_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_IGP_23 Register DESC1_DC_A_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_IGP_23 0x70A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_IGP_23 0xE60070A8u

//! Register Reset Value
#define DESC1_DC_A_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_IGP_23 Register DESC0_DC_B_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_IGP_23 0x70B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_IGP_23 0xE60070B0u

//! Register Reset Value
#define DESC0_DC_B_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_IGP_23 Register DESC1_DC_B_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_IGP_23 0x70B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_IGP_23 0xE60070B8u

//! Register Reset Value
#define DESC1_DC_B_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_IGP_23 Register DESC0_DC_C_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_IGP_23 0x70C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_IGP_23 0xE60070C0u

//! Register Reset Value
#define DESC0_DC_C_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_IGP_23 Register DESC1_DC_C_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_IGP_23 0x70C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_IGP_23 0xE60070C8u

//! Register Reset Value
#define DESC1_DC_C_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_IGP_23 Register DESC0_DC_D_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_IGP_23 0x70D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_IGP_23 0xE60070D0u

//! Register Reset Value
#define DESC0_DC_D_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_IGP_23 Register DESC1_DC_D_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_IGP_23 0x70D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_IGP_23 0xE60070D8u

//! Register Reset Value
#define DESC1_DC_D_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_IGP_23 Register DESC0_DC_E_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_IGP_23 0x70E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_IGP_23 0xE60070E0u

//! Register Reset Value
#define DESC0_DC_E_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_IGP_23 Register DESC1_DC_E_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_IGP_23 0x70E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_IGP_23 0xE60070E8u

//! Register Reset Value
#define DESC1_DC_E_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_IGP_23 Register DESC0_DC_F_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_IGP_23 0x70F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_IGP_23 0xE60070F0u

//! Register Reset Value
#define DESC0_DC_F_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_IGP_23 Register DESC1_DC_F_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_IGP_23 0x70F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_IGP_23 0xE60070F8u

//! Register Reset Value
#define DESC1_DC_F_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_IGP_23 Register DESC0_DC_10_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_IGP_23 0x7100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_IGP_23 0xE6007100u

//! Register Reset Value
#define DESC0_DC_10_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_IGP_23 Register DESC1_DC_10_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_IGP_23 0x7108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_IGP_23 0xE6007108u

//! Register Reset Value
#define DESC1_DC_10_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_IGP_23 Register DESC0_DC_11_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_IGP_23 0x7110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_IGP_23 0xE6007110u

//! Register Reset Value
#define DESC0_DC_11_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_IGP_23 Register DESC1_DC_11_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_IGP_23 0x7118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_IGP_23 0xE6007118u

//! Register Reset Value
#define DESC1_DC_11_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_IGP_23 Register DESC0_DC_12_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_IGP_23 0x7120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_IGP_23 0xE6007120u

//! Register Reset Value
#define DESC0_DC_12_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_IGP_23 Register DESC1_DC_12_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_IGP_23 0x7128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_IGP_23 0xE6007128u

//! Register Reset Value
#define DESC1_DC_12_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_IGP_23 Register DESC0_DC_13_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_IGP_23 0x7130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_IGP_23 0xE6007130u

//! Register Reset Value
#define DESC0_DC_13_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_IGP_23 Register DESC1_DC_13_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_IGP_23 0x7138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_IGP_23 0xE6007138u

//! Register Reset Value
#define DESC1_DC_13_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_IGP_23 Register DESC0_DC_14_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_IGP_23 0x7140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_IGP_23 0xE6007140u

//! Register Reset Value
#define DESC0_DC_14_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_IGP_23 Register DESC1_DC_14_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_IGP_23 0x7148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_IGP_23 0xE6007148u

//! Register Reset Value
#define DESC1_DC_14_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_IGP_23 Register DESC0_DC_15_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_IGP_23 0x7150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_IGP_23 0xE6007150u

//! Register Reset Value
#define DESC0_DC_15_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_IGP_23 Register DESC1_DC_15_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_IGP_23 0x7158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_IGP_23 0xE6007158u

//! Register Reset Value
#define DESC1_DC_15_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_IGP_23 Register DESC0_DC_16_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_IGP_23 0x7160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_IGP_23 0xE6007160u

//! Register Reset Value
#define DESC0_DC_16_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_IGP_23 Register DESC1_DC_16_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_IGP_23 0x7168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_IGP_23 0xE6007168u

//! Register Reset Value
#define DESC1_DC_16_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_IGP_23 Register DESC0_DC_17_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_IGP_23 0x7170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_IGP_23 0xE6007170u

//! Register Reset Value
#define DESC0_DC_17_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_IGP_23 Register DESC1_DC_17_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_IGP_23 0x7178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_IGP_23 0xE6007178u

//! Register Reset Value
#define DESC1_DC_17_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_IGP_23 Register DESC0_DC_18_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_IGP_23 0x7180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_IGP_23 0xE6007180u

//! Register Reset Value
#define DESC0_DC_18_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_IGP_23 Register DESC1_DC_18_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_IGP_23 0x7188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_IGP_23 0xE6007188u

//! Register Reset Value
#define DESC1_DC_18_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_IGP_23 Register DESC0_DC_19_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_IGP_23 0x7190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_IGP_23 0xE6007190u

//! Register Reset Value
#define DESC0_DC_19_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_IGP_23 Register DESC1_DC_19_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_IGP_23 0x7198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_IGP_23 0xE6007198u

//! Register Reset Value
#define DESC1_DC_19_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_IGP_23 Register DESC0_DC_1A_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_IGP_23 0x71A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_IGP_23 0xE60071A0u

//! Register Reset Value
#define DESC0_DC_1A_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_IGP_23 Register DESC1_DC_1A_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_IGP_23 0x71A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_IGP_23 0xE60071A8u

//! Register Reset Value
#define DESC1_DC_1A_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_IGP_23 Register DESC0_DC_1B_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_IGP_23 0x71B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_IGP_23 0xE60071B0u

//! Register Reset Value
#define DESC0_DC_1B_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_IGP_23 Register DESC1_DC_1B_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_IGP_23 0x71B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_IGP_23 0xE60071B8u

//! Register Reset Value
#define DESC1_DC_1B_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_IGP_23 Register DESC0_DC_1C_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_IGP_23 0x71C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_IGP_23 0xE60071C0u

//! Register Reset Value
#define DESC0_DC_1C_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_IGP_23 Register DESC1_DC_1C_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_IGP_23 0x71C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_IGP_23 0xE60071C8u

//! Register Reset Value
#define DESC1_DC_1C_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_IGP_23 Register DESC0_DC_1D_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_IGP_23 0x71D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_IGP_23 0xE60071D0u

//! Register Reset Value
#define DESC0_DC_1D_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_IGP_23 Register DESC1_DC_1D_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_IGP_23 0x71D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_IGP_23 0xE60071D8u

//! Register Reset Value
#define DESC1_DC_1D_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_IGP_23 Register DESC0_DC_1E_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_IGP_23 0x71E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_IGP_23 0xE60071E0u

//! Register Reset Value
#define DESC0_DC_1E_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_IGP_23 Register DESC1_DC_1E_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_IGP_23 0x71E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_IGP_23 0xE60071E8u

//! Register Reset Value
#define DESC1_DC_1E_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_IGP_23 Register DESC0_DC_1F_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_IGP_23 0x71F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_IGP_23 0xE60071F0u

//! Register Reset Value
#define DESC0_DC_1F_IGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_IGP_23 Register DESC1_DC_1F_IGP_23 - Ingress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_IGP_23 0x71F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_IGP_23 0xE60071F8u

//! Register Reset Value
#define DESC1_DC_1F_IGP_23_RST 0x8000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_IGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_ALLOC_DC_0_IGP_23 Register BUF_ALLOC_DC_0_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_0_IGP_23 0x7400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_0_IGP_23 0xE6007400u

//! Register Reset Value
#define BUF_ALLOC_DC_0_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_0_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_0_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_0_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1_IGP_23 Register BUF_ALLOC_DC_1_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1_IGP_23 0x7408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1_IGP_23 0xE6007408u

//! Register Reset Value
#define BUF_ALLOC_DC_1_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_2_IGP_23 Register BUF_ALLOC_DC_2_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_2_IGP_23 0x7410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_2_IGP_23 0xE6007410u

//! Register Reset Value
#define BUF_ALLOC_DC_2_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_2_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_2_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_2_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_3_IGP_23 Register BUF_ALLOC_DC_3_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_3_IGP_23 0x7418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_3_IGP_23 0xE6007418u

//! Register Reset Value
#define BUF_ALLOC_DC_3_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_3_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_3_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_3_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_4_IGP_23 Register BUF_ALLOC_DC_4_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_4_IGP_23 0x7420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_4_IGP_23 0xE6007420u

//! Register Reset Value
#define BUF_ALLOC_DC_4_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_4_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_4_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_4_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_5_IGP_23 Register BUF_ALLOC_DC_5_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_5_IGP_23 0x7428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_5_IGP_23 0xE6007428u

//! Register Reset Value
#define BUF_ALLOC_DC_5_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_5_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_5_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_5_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_6_IGP_23 Register BUF_ALLOC_DC_6_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_6_IGP_23 0x7430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_6_IGP_23 0xE6007430u

//! Register Reset Value
#define BUF_ALLOC_DC_6_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_6_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_6_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_6_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_7_IGP_23 Register BUF_ALLOC_DC_7_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_7_IGP_23 0x7438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_7_IGP_23 0xE6007438u

//! Register Reset Value
#define BUF_ALLOC_DC_7_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_7_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_7_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_7_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_8_IGP_23 Register BUF_ALLOC_DC_8_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_8_IGP_23 0x7440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_8_IGP_23 0xE6007440u

//! Register Reset Value
#define BUF_ALLOC_DC_8_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_8_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_8_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_8_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_9_IGP_23 Register BUF_ALLOC_DC_9_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_9_IGP_23 0x7448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_9_IGP_23 0xE6007448u

//! Register Reset Value
#define BUF_ALLOC_DC_9_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_9_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_9_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_9_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_A_IGP_23 Register BUF_ALLOC_DC_A_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_A_IGP_23 0x7450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_A_IGP_23 0xE6007450u

//! Register Reset Value
#define BUF_ALLOC_DC_A_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_A_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_A_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_A_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_B_IGP_23 Register BUF_ALLOC_DC_B_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_B_IGP_23 0x7458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_B_IGP_23 0xE6007458u

//! Register Reset Value
#define BUF_ALLOC_DC_B_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_B_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_B_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_B_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_C_IGP_23 Register BUF_ALLOC_DC_C_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_C_IGP_23 0x7460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_C_IGP_23 0xE6007460u

//! Register Reset Value
#define BUF_ALLOC_DC_C_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_C_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_C_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_C_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_D_IGP_23 Register BUF_ALLOC_DC_D_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_D_IGP_23 0x7468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_D_IGP_23 0xE6007468u

//! Register Reset Value
#define BUF_ALLOC_DC_D_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_D_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_D_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_D_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_E_IGP_23 Register BUF_ALLOC_DC_E_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_E_IGP_23 0x7470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_E_IGP_23 0xE6007470u

//! Register Reset Value
#define BUF_ALLOC_DC_E_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_E_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_E_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_E_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_F_IGP_23 Register BUF_ALLOC_DC_F_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_F_IGP_23 0x7478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_F_IGP_23 0xE6007478u

//! Register Reset Value
#define BUF_ALLOC_DC_F_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_F_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_F_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_F_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_10_IGP_23 Register BUF_ALLOC_DC_10_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_10_IGP_23 0x7480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_10_IGP_23 0xE6007480u

//! Register Reset Value
#define BUF_ALLOC_DC_10_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_10_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_10_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_10_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_11_IGP_23 Register BUF_ALLOC_DC_11_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_11_IGP_23 0x7488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_11_IGP_23 0xE6007488u

//! Register Reset Value
#define BUF_ALLOC_DC_11_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_11_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_11_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_11_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_12_IGP_23 Register BUF_ALLOC_DC_12_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_12_IGP_23 0x7490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_12_IGP_23 0xE6007490u

//! Register Reset Value
#define BUF_ALLOC_DC_12_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_12_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_12_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_12_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_13_IGP_23 Register BUF_ALLOC_DC_13_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_13_IGP_23 0x7498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_13_IGP_23 0xE6007498u

//! Register Reset Value
#define BUF_ALLOC_DC_13_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_13_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_13_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_13_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_14_IGP_23 Register BUF_ALLOC_DC_14_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_14_IGP_23 0x74A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_14_IGP_23 0xE60074A0u

//! Register Reset Value
#define BUF_ALLOC_DC_14_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_14_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_14_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_14_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_15_IGP_23 Register BUF_ALLOC_DC_15_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_15_IGP_23 0x74A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_15_IGP_23 0xE60074A8u

//! Register Reset Value
#define BUF_ALLOC_DC_15_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_15_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_15_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_15_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_16_IGP_23 Register BUF_ALLOC_DC_16_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_16_IGP_23 0x74B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_16_IGP_23 0xE60074B0u

//! Register Reset Value
#define BUF_ALLOC_DC_16_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_16_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_16_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_16_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_17_IGP_23 Register BUF_ALLOC_DC_17_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_17_IGP_23 0x74B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_17_IGP_23 0xE60074B8u

//! Register Reset Value
#define BUF_ALLOC_DC_17_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_17_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_17_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_17_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_18_IGP_23 Register BUF_ALLOC_DC_18_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_18_IGP_23 0x74C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_18_IGP_23 0xE60074C0u

//! Register Reset Value
#define BUF_ALLOC_DC_18_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_18_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_18_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_18_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_19_IGP_23 Register BUF_ALLOC_DC_19_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_19_IGP_23 0x74C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_19_IGP_23 0xE60074C8u

//! Register Reset Value
#define BUF_ALLOC_DC_19_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_19_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_19_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_19_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1A_IGP_23 Register BUF_ALLOC_DC_1A_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1A_IGP_23 0x74D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1A_IGP_23 0xE60074D0u

//! Register Reset Value
#define BUF_ALLOC_DC_1A_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1A_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1A_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1A_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1B_IGP_23 Register BUF_ALLOC_DC_1B_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1B_IGP_23 0x74D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1B_IGP_23 0xE60074D8u

//! Register Reset Value
#define BUF_ALLOC_DC_1B_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1B_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1B_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1B_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1C_IGP_23 Register BUF_ALLOC_DC_1C_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1C_IGP_23 0x74E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1C_IGP_23 0xE60074E0u

//! Register Reset Value
#define BUF_ALLOC_DC_1C_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1C_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1C_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1C_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1D_IGP_23 Register BUF_ALLOC_DC_1D_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1D_IGP_23 0x74E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1D_IGP_23 0xE60074E8u

//! Register Reset Value
#define BUF_ALLOC_DC_1D_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1D_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1D_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1D_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1E_IGP_23 Register BUF_ALLOC_DC_1E_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1E_IGP_23 0x74F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1E_IGP_23 0xE60074F0u

//! Register Reset Value
#define BUF_ALLOC_DC_1E_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1E_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1E_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1E_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_ALLOC_DC_1F_IGP_23 Register BUF_ALLOC_DC_1F_IGP_23 - Egress Port 64 Bit DC Buffer Alloc
//! @{

//! Register Offset (relative)
#define BUF_ALLOC_DC_1F_IGP_23 0x74F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_ALLOC_DC_1F_IGP_23 0xE60074F8u

//! Register Reset Value
#define BUF_ALLOC_DC_1F_IGP_23_RST 0x07800000FFFFFE00u

//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Alloc Lower bits
#define BUF_ALLOC_DC_1F_IGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_ALLOC_DC_1F_IGP_23_POOLID_MASK 0xF00000000u

//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Alloc Higher bits
#define BUF_ALLOC_DC_1F_IGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_19 Register DESC0_DC_0_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_19 0x40000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_19 0xE6040000u

//! Register Reset Value
#define DESC0_DC_0_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_19 Register DESC1_DC_0_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_19 0x40008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_19 0xE6040008u

//! Register Reset Value
#define DESC1_DC_0_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_19 Register DESC0_DC_1_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_19 0x40010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_19 0xE6040010u

//! Register Reset Value
#define DESC0_DC_1_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_19 Register DESC1_DC_1_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_19 0x40018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_19 0xE6040018u

//! Register Reset Value
#define DESC1_DC_1_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_19 Register DESC0_DC_2_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_19 0x40020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_19 0xE6040020u

//! Register Reset Value
#define DESC0_DC_2_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_19 Register DESC1_DC_2_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_19 0x40028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_19 0xE6040028u

//! Register Reset Value
#define DESC1_DC_2_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_19 Register DESC0_DC_3_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_19 0x40030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_19 0xE6040030u

//! Register Reset Value
#define DESC0_DC_3_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_19 Register DESC1_DC_3_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_19 0x40038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_19 0xE6040038u

//! Register Reset Value
#define DESC1_DC_3_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_19 Register DESC0_DC_4_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_19 0x40040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_19 0xE6040040u

//! Register Reset Value
#define DESC0_DC_4_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_19 Register DESC1_DC_4_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_19 0x40048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_19 0xE6040048u

//! Register Reset Value
#define DESC1_DC_4_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_19 Register DESC0_DC_5_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_19 0x40050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_19 0xE6040050u

//! Register Reset Value
#define DESC0_DC_5_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_19 Register DESC1_DC_5_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_19 0x40058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_19 0xE6040058u

//! Register Reset Value
#define DESC1_DC_5_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_19 Register DESC0_DC_6_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_19 0x40060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_19 0xE6040060u

//! Register Reset Value
#define DESC0_DC_6_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_19 Register DESC1_DC_6_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_19 0x40068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_19 0xE6040068u

//! Register Reset Value
#define DESC1_DC_6_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_19 Register DESC0_DC_7_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_19 0x40070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_19 0xE6040070u

//! Register Reset Value
#define DESC0_DC_7_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_19 Register DESC1_DC_7_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_19 0x40078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_19 0xE6040078u

//! Register Reset Value
#define DESC1_DC_7_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_19 Register DESC0_DC_8_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_19 0x40080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_19 0xE6040080u

//! Register Reset Value
#define DESC0_DC_8_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_19 Register DESC1_DC_8_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_19 0x40088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_19 0xE6040088u

//! Register Reset Value
#define DESC1_DC_8_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_19 Register DESC0_DC_9_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_19 0x40090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_19 0xE6040090u

//! Register Reset Value
#define DESC0_DC_9_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_19 Register DESC1_DC_9_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_19 0x40098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_19 0xE6040098u

//! Register Reset Value
#define DESC1_DC_9_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_19 Register DESC0_DC_A_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_19 0x400A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_19 0xE60400A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_19 Register DESC1_DC_A_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_19 0x400A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_19 0xE60400A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_19 Register DESC0_DC_B_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_19 0x400B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_19 0xE60400B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_19 Register DESC1_DC_B_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_19 0x400B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_19 0xE60400B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_19 Register DESC0_DC_C_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_19 0x400C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_19 0xE60400C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_19 Register DESC1_DC_C_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_19 0x400C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_19 0xE60400C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_19 Register DESC0_DC_D_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_19 0x400D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_19 0xE60400D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_19 Register DESC1_DC_D_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_19 0x400D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_19 0xE60400D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_19 Register DESC0_DC_E_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_19 0x400E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_19 0xE60400E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_19 Register DESC1_DC_E_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_19 0x400E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_19 0xE60400E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_19 Register DESC0_DC_F_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_19 0x400F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_19 0xE60400F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_19 Register DESC1_DC_F_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_19 0x400F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_19 0xE60400F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_19 Register DESC0_DC_10_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_19 0x40100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_19 0xE6040100u

//! Register Reset Value
#define DESC0_DC_10_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_19 Register DESC1_DC_10_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_19 0x40108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_19 0xE6040108u

//! Register Reset Value
#define DESC1_DC_10_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_19 Register DESC0_DC_11_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_19 0x40110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_19 0xE6040110u

//! Register Reset Value
#define DESC0_DC_11_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_19 Register DESC1_DC_11_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_19 0x40118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_19 0xE6040118u

//! Register Reset Value
#define DESC1_DC_11_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_19 Register DESC0_DC_12_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_19 0x40120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_19 0xE6040120u

//! Register Reset Value
#define DESC0_DC_12_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_19 Register DESC1_DC_12_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_19 0x40128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_19 0xE6040128u

//! Register Reset Value
#define DESC1_DC_12_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_19 Register DESC0_DC_13_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_19 0x40130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_19 0xE6040130u

//! Register Reset Value
#define DESC0_DC_13_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_19 Register DESC1_DC_13_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_19 0x40138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_19 0xE6040138u

//! Register Reset Value
#define DESC1_DC_13_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_19 Register DESC0_DC_14_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_19 0x40140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_19 0xE6040140u

//! Register Reset Value
#define DESC0_DC_14_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_19 Register DESC1_DC_14_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_19 0x40148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_19 0xE6040148u

//! Register Reset Value
#define DESC1_DC_14_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_19 Register DESC0_DC_15_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_19 0x40150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_19 0xE6040150u

//! Register Reset Value
#define DESC0_DC_15_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_19 Register DESC1_DC_15_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_19 0x40158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_19 0xE6040158u

//! Register Reset Value
#define DESC1_DC_15_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_19 Register DESC0_DC_16_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_19 0x40160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_19 0xE6040160u

//! Register Reset Value
#define DESC0_DC_16_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_19 Register DESC1_DC_16_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_19 0x40168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_19 0xE6040168u

//! Register Reset Value
#define DESC1_DC_16_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_19 Register DESC0_DC_17_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_19 0x40170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_19 0xE6040170u

//! Register Reset Value
#define DESC0_DC_17_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_19 Register DESC1_DC_17_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_19 0x40178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_19 0xE6040178u

//! Register Reset Value
#define DESC1_DC_17_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_19 Register DESC0_DC_18_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_19 0x40180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_19 0xE6040180u

//! Register Reset Value
#define DESC0_DC_18_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_19 Register DESC1_DC_18_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_19 0x40188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_19 0xE6040188u

//! Register Reset Value
#define DESC1_DC_18_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_19 Register DESC0_DC_19_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_19 0x40190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_19 0xE6040190u

//! Register Reset Value
#define DESC0_DC_19_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_19 Register DESC1_DC_19_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_19 0x40198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_19 0xE6040198u

//! Register Reset Value
#define DESC1_DC_19_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_19 Register DESC0_DC_1A_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_19 0x401A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_19 0xE60401A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_19 Register DESC1_DC_1A_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_19 0x401A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_19 0xE60401A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_19 Register DESC0_DC_1B_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_19 0x401B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_19 0xE60401B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_19 Register DESC1_DC_1B_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_19 0x401B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_19 0xE60401B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_19 Register DESC0_DC_1C_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_19 0x401C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_19 0xE60401C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_19 Register DESC1_DC_1C_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_19 0x401C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_19 0xE60401C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_19 Register DESC0_DC_1D_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_19 0x401D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_19 0xE60401D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_19 Register DESC1_DC_1D_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_19 0x401D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_19 0xE60401D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_19 Register DESC0_DC_1E_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_19 0x401E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_19 0xE60401E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_19 Register DESC1_DC_1E_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_19 0x401E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_19 0xE60401E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_19 Register DESC0_DC_1F_EGP_19 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_19 0x401F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_19 0xE60401F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_19 Register DESC1_DC_1F_EGP_19 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_19 0x401F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_19 0xE60401F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_19_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_19_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_19_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_19 Register BUF_RTRN_DC_0_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_19 0x40400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_19 0xE6040400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_19 Register BUF_RTRN_DC_1_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_19 0x40408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_19 0xE6040408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_19 Register BUF_RTRN_DC_2_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_19 0x40410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_19 0xE6040410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_19 Register BUF_RTRN_DC_3_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_19 0x40418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_19 0xE6040418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_19 Register BUF_RTRN_DC_4_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_19 0x40420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_19 0xE6040420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_19 Register BUF_RTRN_DC_5_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_19 0x40428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_19 0xE6040428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_19 Register BUF_RTRN_DC_6_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_19 0x40430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_19 0xE6040430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_19 Register BUF_RTRN_DC_7_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_19 0x40438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_19 0xE6040438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_19 Register BUF_RTRN_DC_8_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_19 0x40440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_19 0xE6040440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_19 Register BUF_RTRN_DC_9_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_19 0x40448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_19 0xE6040448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_19 Register BUF_RTRN_DC_A_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_19 0x40450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_19 0xE6040450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_19 Register BUF_RTRN_DC_B_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_19 0x40458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_19 0xE6040458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_19 Register BUF_RTRN_DC_C_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_19 0x40460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_19 0xE6040460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_19 Register BUF_RTRN_DC_D_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_19 0x40468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_19 0xE6040468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_19 Register BUF_RTRN_DC_E_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_19 0x40470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_19 0xE6040470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_19 Register BUF_RTRN_DC_F_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_19 0x40478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_19 0xE6040478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_19 Register BUF_RTRN_DC_10_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_19 0x40480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_19 0xE6040480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_19 Register BUF_RTRN_DC_11_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_19 0x40488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_19 0xE6040488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_19 Register BUF_RTRN_DC_12_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_19 0x40490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_19 0xE6040490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_19 Register BUF_RTRN_DC_13_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_19 0x40498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_19 0xE6040498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_19 Register BUF_RTRN_DC_14_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_19 0x404A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_19 0xE60404A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_19 Register BUF_RTRN_DC_15_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_19 0x404A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_19 0xE60404A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_19 Register BUF_RTRN_DC_16_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_19 0x404B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_19 0xE60404B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_19 Register BUF_RTRN_DC_17_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_19 0x404B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_19 0xE60404B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_19 Register BUF_RTRN_DC_18_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_19 0x404C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_19 0xE60404C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_19 Register BUF_RTRN_DC_19_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_19 0x404C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_19 0xE60404C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_19 Register BUF_RTRN_DC_1A_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_19 0x404D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_19 0xE60404D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_19 Register BUF_RTRN_DC_1B_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_19 0x404D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_19 0xE60404D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_19 Register BUF_RTRN_DC_1C_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_19 0x404E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_19 0xE60404E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_19 Register BUF_RTRN_DC_1D_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_19 0x404E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_19 0xE60404E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_19 Register BUF_RTRN_DC_1E_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_19 0x404F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_19 0xE60404F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_19 Register BUF_RTRN_DC_1F_EGP_19 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_19 0x404F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_19 0xE60404F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_19_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_19_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_19_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_19_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_19_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_19_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_19_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_19_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_19_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_20 Register DESC0_DC_0_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_20 0x41000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_20 0xE6041000u

//! Register Reset Value
#define DESC0_DC_0_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_20 Register DESC1_DC_0_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_20 0x41008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_20 0xE6041008u

//! Register Reset Value
#define DESC1_DC_0_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_20 Register DESC0_DC_1_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_20 0x41010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_20 0xE6041010u

//! Register Reset Value
#define DESC0_DC_1_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_20 Register DESC1_DC_1_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_20 0x41018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_20 0xE6041018u

//! Register Reset Value
#define DESC1_DC_1_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_20 Register DESC0_DC_2_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_20 0x41020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_20 0xE6041020u

//! Register Reset Value
#define DESC0_DC_2_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_20 Register DESC1_DC_2_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_20 0x41028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_20 0xE6041028u

//! Register Reset Value
#define DESC1_DC_2_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_20 Register DESC0_DC_3_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_20 0x41030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_20 0xE6041030u

//! Register Reset Value
#define DESC0_DC_3_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_20 Register DESC1_DC_3_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_20 0x41038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_20 0xE6041038u

//! Register Reset Value
#define DESC1_DC_3_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_20 Register DESC0_DC_4_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_20 0x41040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_20 0xE6041040u

//! Register Reset Value
#define DESC0_DC_4_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_20 Register DESC1_DC_4_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_20 0x41048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_20 0xE6041048u

//! Register Reset Value
#define DESC1_DC_4_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_20 Register DESC0_DC_5_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_20 0x41050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_20 0xE6041050u

//! Register Reset Value
#define DESC0_DC_5_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_20 Register DESC1_DC_5_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_20 0x41058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_20 0xE6041058u

//! Register Reset Value
#define DESC1_DC_5_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_20 Register DESC0_DC_6_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_20 0x41060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_20 0xE6041060u

//! Register Reset Value
#define DESC0_DC_6_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_20 Register DESC1_DC_6_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_20 0x41068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_20 0xE6041068u

//! Register Reset Value
#define DESC1_DC_6_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_20 Register DESC0_DC_7_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_20 0x41070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_20 0xE6041070u

//! Register Reset Value
#define DESC0_DC_7_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_20 Register DESC1_DC_7_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_20 0x41078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_20 0xE6041078u

//! Register Reset Value
#define DESC1_DC_7_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_20 Register DESC0_DC_8_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_20 0x41080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_20 0xE6041080u

//! Register Reset Value
#define DESC0_DC_8_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_20 Register DESC1_DC_8_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_20 0x41088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_20 0xE6041088u

//! Register Reset Value
#define DESC1_DC_8_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_20 Register DESC0_DC_9_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_20 0x41090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_20 0xE6041090u

//! Register Reset Value
#define DESC0_DC_9_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_20 Register DESC1_DC_9_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_20 0x41098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_20 0xE6041098u

//! Register Reset Value
#define DESC1_DC_9_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_20 Register DESC0_DC_A_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_20 0x410A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_20 0xE60410A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_20 Register DESC1_DC_A_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_20 0x410A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_20 0xE60410A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_20 Register DESC0_DC_B_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_20 0x410B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_20 0xE60410B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_20 Register DESC1_DC_B_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_20 0x410B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_20 0xE60410B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_20 Register DESC0_DC_C_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_20 0x410C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_20 0xE60410C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_20 Register DESC1_DC_C_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_20 0x410C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_20 0xE60410C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_20 Register DESC0_DC_D_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_20 0x410D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_20 0xE60410D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_20 Register DESC1_DC_D_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_20 0x410D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_20 0xE60410D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_20 Register DESC0_DC_E_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_20 0x410E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_20 0xE60410E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_20 Register DESC1_DC_E_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_20 0x410E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_20 0xE60410E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_20 Register DESC0_DC_F_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_20 0x410F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_20 0xE60410F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_20 Register DESC1_DC_F_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_20 0x410F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_20 0xE60410F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_20 Register DESC0_DC_10_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_20 0x41100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_20 0xE6041100u

//! Register Reset Value
#define DESC0_DC_10_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_20 Register DESC1_DC_10_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_20 0x41108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_20 0xE6041108u

//! Register Reset Value
#define DESC1_DC_10_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_20 Register DESC0_DC_11_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_20 0x41110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_20 0xE6041110u

//! Register Reset Value
#define DESC0_DC_11_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_20 Register DESC1_DC_11_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_20 0x41118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_20 0xE6041118u

//! Register Reset Value
#define DESC1_DC_11_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_20 Register DESC0_DC_12_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_20 0x41120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_20 0xE6041120u

//! Register Reset Value
#define DESC0_DC_12_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_20 Register DESC1_DC_12_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_20 0x41128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_20 0xE6041128u

//! Register Reset Value
#define DESC1_DC_12_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_20 Register DESC0_DC_13_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_20 0x41130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_20 0xE6041130u

//! Register Reset Value
#define DESC0_DC_13_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_20 Register DESC1_DC_13_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_20 0x41138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_20 0xE6041138u

//! Register Reset Value
#define DESC1_DC_13_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_20 Register DESC0_DC_14_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_20 0x41140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_20 0xE6041140u

//! Register Reset Value
#define DESC0_DC_14_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_20 Register DESC1_DC_14_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_20 0x41148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_20 0xE6041148u

//! Register Reset Value
#define DESC1_DC_14_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_20 Register DESC0_DC_15_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_20 0x41150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_20 0xE6041150u

//! Register Reset Value
#define DESC0_DC_15_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_20 Register DESC1_DC_15_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_20 0x41158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_20 0xE6041158u

//! Register Reset Value
#define DESC1_DC_15_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_20 Register DESC0_DC_16_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_20 0x41160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_20 0xE6041160u

//! Register Reset Value
#define DESC0_DC_16_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_20 Register DESC1_DC_16_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_20 0x41168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_20 0xE6041168u

//! Register Reset Value
#define DESC1_DC_16_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_20 Register DESC0_DC_17_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_20 0x41170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_20 0xE6041170u

//! Register Reset Value
#define DESC0_DC_17_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_20 Register DESC1_DC_17_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_20 0x41178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_20 0xE6041178u

//! Register Reset Value
#define DESC1_DC_17_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_20 Register DESC0_DC_18_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_20 0x41180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_20 0xE6041180u

//! Register Reset Value
#define DESC0_DC_18_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_20 Register DESC1_DC_18_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_20 0x41188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_20 0xE6041188u

//! Register Reset Value
#define DESC1_DC_18_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_20 Register DESC0_DC_19_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_20 0x41190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_20 0xE6041190u

//! Register Reset Value
#define DESC0_DC_19_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_20 Register DESC1_DC_19_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_20 0x41198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_20 0xE6041198u

//! Register Reset Value
#define DESC1_DC_19_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_20 Register DESC0_DC_1A_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_20 0x411A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_20 0xE60411A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_20 Register DESC1_DC_1A_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_20 0x411A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_20 0xE60411A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_20 Register DESC0_DC_1B_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_20 0x411B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_20 0xE60411B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_20 Register DESC1_DC_1B_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_20 0x411B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_20 0xE60411B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_20 Register DESC0_DC_1C_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_20 0x411C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_20 0xE60411C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_20 Register DESC1_DC_1C_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_20 0x411C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_20 0xE60411C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_20 Register DESC0_DC_1D_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_20 0x411D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_20 0xE60411D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_20 Register DESC1_DC_1D_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_20 0x411D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_20 0xE60411D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_20 Register DESC0_DC_1E_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_20 0x411E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_20 0xE60411E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_20 Register DESC1_DC_1E_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_20 0x411E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_20 0xE60411E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_20 Register DESC0_DC_1F_EGP_20 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_20 0x411F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_20 0xE60411F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_20 Register DESC1_DC_1F_EGP_20 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_20 0x411F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_20 0xE60411F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_20_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_20_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_20_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_20 Register BUF_RTRN_DC_0_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_20 0x41400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_20 0xE6041400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_20 Register BUF_RTRN_DC_1_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_20 0x41408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_20 0xE6041408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_20 Register BUF_RTRN_DC_2_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_20 0x41410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_20 0xE6041410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_20 Register BUF_RTRN_DC_3_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_20 0x41418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_20 0xE6041418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_20 Register BUF_RTRN_DC_4_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_20 0x41420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_20 0xE6041420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_20 Register BUF_RTRN_DC_5_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_20 0x41428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_20 0xE6041428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_20 Register BUF_RTRN_DC_6_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_20 0x41430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_20 0xE6041430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_20 Register BUF_RTRN_DC_7_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_20 0x41438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_20 0xE6041438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_20 Register BUF_RTRN_DC_8_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_20 0x41440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_20 0xE6041440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_20 Register BUF_RTRN_DC_9_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_20 0x41448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_20 0xE6041448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_20 Register BUF_RTRN_DC_A_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_20 0x41450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_20 0xE6041450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_20 Register BUF_RTRN_DC_B_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_20 0x41458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_20 0xE6041458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_20 Register BUF_RTRN_DC_C_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_20 0x41460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_20 0xE6041460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_20 Register BUF_RTRN_DC_D_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_20 0x41468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_20 0xE6041468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_20 Register BUF_RTRN_DC_E_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_20 0x41470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_20 0xE6041470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_20 Register BUF_RTRN_DC_F_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_20 0x41478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_20 0xE6041478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_20 Register BUF_RTRN_DC_10_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_20 0x41480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_20 0xE6041480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_20 Register BUF_RTRN_DC_11_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_20 0x41488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_20 0xE6041488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_20 Register BUF_RTRN_DC_12_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_20 0x41490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_20 0xE6041490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_20 Register BUF_RTRN_DC_13_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_20 0x41498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_20 0xE6041498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_20 Register BUF_RTRN_DC_14_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_20 0x414A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_20 0xE60414A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_20 Register BUF_RTRN_DC_15_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_20 0x414A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_20 0xE60414A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_20 Register BUF_RTRN_DC_16_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_20 0x414B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_20 0xE60414B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_20 Register BUF_RTRN_DC_17_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_20 0x414B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_20 0xE60414B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_20 Register BUF_RTRN_DC_18_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_20 0x414C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_20 0xE60414C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_20 Register BUF_RTRN_DC_19_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_20 0x414C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_20 0xE60414C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_20 Register BUF_RTRN_DC_1A_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_20 0x414D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_20 0xE60414D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_20 Register BUF_RTRN_DC_1B_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_20 0x414D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_20 0xE60414D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_20 Register BUF_RTRN_DC_1C_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_20 0x414E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_20 0xE60414E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_20 Register BUF_RTRN_DC_1D_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_20 0x414E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_20 0xE60414E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_20 Register BUF_RTRN_DC_1E_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_20 0x414F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_20 0xE60414F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_20 Register BUF_RTRN_DC_1F_EGP_20 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_20 0x414F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_20 0xE60414F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_20_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_20_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_20_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_20_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_20_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_20_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_20_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_20_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_20_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_21 Register DESC0_DC_0_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_21 0x42000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_21 0xE6042000u

//! Register Reset Value
#define DESC0_DC_0_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_21 Register DESC1_DC_0_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_21 0x42008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_21 0xE6042008u

//! Register Reset Value
#define DESC1_DC_0_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_21 Register DESC0_DC_1_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_21 0x42010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_21 0xE6042010u

//! Register Reset Value
#define DESC0_DC_1_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_21 Register DESC1_DC_1_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_21 0x42018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_21 0xE6042018u

//! Register Reset Value
#define DESC1_DC_1_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_21 Register DESC0_DC_2_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_21 0x42020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_21 0xE6042020u

//! Register Reset Value
#define DESC0_DC_2_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_21 Register DESC1_DC_2_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_21 0x42028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_21 0xE6042028u

//! Register Reset Value
#define DESC1_DC_2_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_21 Register DESC0_DC_3_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_21 0x42030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_21 0xE6042030u

//! Register Reset Value
#define DESC0_DC_3_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_21 Register DESC1_DC_3_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_21 0x42038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_21 0xE6042038u

//! Register Reset Value
#define DESC1_DC_3_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_21 Register DESC0_DC_4_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_21 0x42040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_21 0xE6042040u

//! Register Reset Value
#define DESC0_DC_4_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_21 Register DESC1_DC_4_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_21 0x42048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_21 0xE6042048u

//! Register Reset Value
#define DESC1_DC_4_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_21 Register DESC0_DC_5_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_21 0x42050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_21 0xE6042050u

//! Register Reset Value
#define DESC0_DC_5_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_21 Register DESC1_DC_5_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_21 0x42058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_21 0xE6042058u

//! Register Reset Value
#define DESC1_DC_5_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_21 Register DESC0_DC_6_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_21 0x42060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_21 0xE6042060u

//! Register Reset Value
#define DESC0_DC_6_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_21 Register DESC1_DC_6_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_21 0x42068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_21 0xE6042068u

//! Register Reset Value
#define DESC1_DC_6_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_21 Register DESC0_DC_7_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_21 0x42070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_21 0xE6042070u

//! Register Reset Value
#define DESC0_DC_7_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_21 Register DESC1_DC_7_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_21 0x42078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_21 0xE6042078u

//! Register Reset Value
#define DESC1_DC_7_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_21 Register DESC0_DC_8_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_21 0x42080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_21 0xE6042080u

//! Register Reset Value
#define DESC0_DC_8_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_21 Register DESC1_DC_8_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_21 0x42088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_21 0xE6042088u

//! Register Reset Value
#define DESC1_DC_8_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_21 Register DESC0_DC_9_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_21 0x42090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_21 0xE6042090u

//! Register Reset Value
#define DESC0_DC_9_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_21 Register DESC1_DC_9_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_21 0x42098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_21 0xE6042098u

//! Register Reset Value
#define DESC1_DC_9_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_21 Register DESC0_DC_A_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_21 0x420A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_21 0xE60420A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_21 Register DESC1_DC_A_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_21 0x420A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_21 0xE60420A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_21 Register DESC0_DC_B_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_21 0x420B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_21 0xE60420B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_21 Register DESC1_DC_B_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_21 0x420B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_21 0xE60420B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_21 Register DESC0_DC_C_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_21 0x420C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_21 0xE60420C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_21 Register DESC1_DC_C_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_21 0x420C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_21 0xE60420C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_21 Register DESC0_DC_D_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_21 0x420D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_21 0xE60420D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_21 Register DESC1_DC_D_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_21 0x420D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_21 0xE60420D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_21 Register DESC0_DC_E_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_21 0x420E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_21 0xE60420E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_21 Register DESC1_DC_E_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_21 0x420E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_21 0xE60420E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_21 Register DESC0_DC_F_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_21 0x420F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_21 0xE60420F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_21 Register DESC1_DC_F_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_21 0x420F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_21 0xE60420F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_21 Register DESC0_DC_10_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_21 0x42100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_21 0xE6042100u

//! Register Reset Value
#define DESC0_DC_10_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_21 Register DESC1_DC_10_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_21 0x42108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_21 0xE6042108u

//! Register Reset Value
#define DESC1_DC_10_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_21 Register DESC0_DC_11_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_21 0x42110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_21 0xE6042110u

//! Register Reset Value
#define DESC0_DC_11_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_21 Register DESC1_DC_11_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_21 0x42118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_21 0xE6042118u

//! Register Reset Value
#define DESC1_DC_11_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_21 Register DESC0_DC_12_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_21 0x42120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_21 0xE6042120u

//! Register Reset Value
#define DESC0_DC_12_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_21 Register DESC1_DC_12_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_21 0x42128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_21 0xE6042128u

//! Register Reset Value
#define DESC1_DC_12_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_21 Register DESC0_DC_13_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_21 0x42130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_21 0xE6042130u

//! Register Reset Value
#define DESC0_DC_13_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_21 Register DESC1_DC_13_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_21 0x42138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_21 0xE6042138u

//! Register Reset Value
#define DESC1_DC_13_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_21 Register DESC0_DC_14_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_21 0x42140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_21 0xE6042140u

//! Register Reset Value
#define DESC0_DC_14_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_21 Register DESC1_DC_14_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_21 0x42148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_21 0xE6042148u

//! Register Reset Value
#define DESC1_DC_14_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_21 Register DESC0_DC_15_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_21 0x42150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_21 0xE6042150u

//! Register Reset Value
#define DESC0_DC_15_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_21 Register DESC1_DC_15_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_21 0x42158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_21 0xE6042158u

//! Register Reset Value
#define DESC1_DC_15_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_21 Register DESC0_DC_16_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_21 0x42160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_21 0xE6042160u

//! Register Reset Value
#define DESC0_DC_16_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_21 Register DESC1_DC_16_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_21 0x42168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_21 0xE6042168u

//! Register Reset Value
#define DESC1_DC_16_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_21 Register DESC0_DC_17_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_21 0x42170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_21 0xE6042170u

//! Register Reset Value
#define DESC0_DC_17_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_21 Register DESC1_DC_17_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_21 0x42178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_21 0xE6042178u

//! Register Reset Value
#define DESC1_DC_17_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_21 Register DESC0_DC_18_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_21 0x42180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_21 0xE6042180u

//! Register Reset Value
#define DESC0_DC_18_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_21 Register DESC1_DC_18_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_21 0x42188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_21 0xE6042188u

//! Register Reset Value
#define DESC1_DC_18_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_21 Register DESC0_DC_19_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_21 0x42190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_21 0xE6042190u

//! Register Reset Value
#define DESC0_DC_19_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_21 Register DESC1_DC_19_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_21 0x42198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_21 0xE6042198u

//! Register Reset Value
#define DESC1_DC_19_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_21 Register DESC0_DC_1A_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_21 0x421A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_21 0xE60421A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_21 Register DESC1_DC_1A_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_21 0x421A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_21 0xE60421A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_21 Register DESC0_DC_1B_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_21 0x421B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_21 0xE60421B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_21 Register DESC1_DC_1B_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_21 0x421B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_21 0xE60421B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_21 Register DESC0_DC_1C_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_21 0x421C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_21 0xE60421C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_21 Register DESC1_DC_1C_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_21 0x421C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_21 0xE60421C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_21 Register DESC0_DC_1D_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_21 0x421D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_21 0xE60421D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_21 Register DESC1_DC_1D_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_21 0x421D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_21 0xE60421D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_21 Register DESC0_DC_1E_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_21 0x421E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_21 0xE60421E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_21 Register DESC1_DC_1E_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_21 0x421E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_21 0xE60421E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_21 Register DESC0_DC_1F_EGP_21 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_21 0x421F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_21 0xE60421F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_21 Register DESC1_DC_1F_EGP_21 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_21 0x421F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_21 0xE60421F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_21_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_21_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_21_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_21 Register BUF_RTRN_DC_0_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_21 0x42400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_21 0xE6042400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_21 Register BUF_RTRN_DC_1_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_21 0x42408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_21 0xE6042408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_21 Register BUF_RTRN_DC_2_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_21 0x42410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_21 0xE6042410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_21 Register BUF_RTRN_DC_3_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_21 0x42418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_21 0xE6042418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_21 Register BUF_RTRN_DC_4_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_21 0x42420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_21 0xE6042420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_21 Register BUF_RTRN_DC_5_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_21 0x42428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_21 0xE6042428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_21 Register BUF_RTRN_DC_6_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_21 0x42430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_21 0xE6042430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_21 Register BUF_RTRN_DC_7_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_21 0x42438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_21 0xE6042438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_21 Register BUF_RTRN_DC_8_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_21 0x42440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_21 0xE6042440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_21 Register BUF_RTRN_DC_9_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_21 0x42448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_21 0xE6042448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_21 Register BUF_RTRN_DC_A_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_21 0x42450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_21 0xE6042450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_21 Register BUF_RTRN_DC_B_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_21 0x42458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_21 0xE6042458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_21 Register BUF_RTRN_DC_C_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_21 0x42460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_21 0xE6042460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_21 Register BUF_RTRN_DC_D_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_21 0x42468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_21 0xE6042468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_21 Register BUF_RTRN_DC_E_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_21 0x42470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_21 0xE6042470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_21 Register BUF_RTRN_DC_F_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_21 0x42478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_21 0xE6042478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_21 Register BUF_RTRN_DC_10_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_21 0x42480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_21 0xE6042480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_21 Register BUF_RTRN_DC_11_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_21 0x42488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_21 0xE6042488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_21 Register BUF_RTRN_DC_12_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_21 0x42490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_21 0xE6042490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_21 Register BUF_RTRN_DC_13_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_21 0x42498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_21 0xE6042498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_21 Register BUF_RTRN_DC_14_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_21 0x424A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_21 0xE60424A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_21 Register BUF_RTRN_DC_15_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_21 0x424A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_21 0xE60424A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_21 Register BUF_RTRN_DC_16_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_21 0x424B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_21 0xE60424B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_21 Register BUF_RTRN_DC_17_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_21 0x424B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_21 0xE60424B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_21 Register BUF_RTRN_DC_18_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_21 0x424C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_21 0xE60424C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_21 Register BUF_RTRN_DC_19_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_21 0x424C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_21 0xE60424C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_21 Register BUF_RTRN_DC_1A_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_21 0x424D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_21 0xE60424D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_21 Register BUF_RTRN_DC_1B_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_21 0x424D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_21 0xE60424D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_21 Register BUF_RTRN_DC_1C_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_21 0x424E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_21 0xE60424E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_21 Register BUF_RTRN_DC_1D_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_21 0x424E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_21 0xE60424E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_21 Register BUF_RTRN_DC_1E_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_21 0x424F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_21 0xE60424F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_21 Register BUF_RTRN_DC_1F_EGP_21 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_21 0x424F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_21 0xE60424F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_21_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_21_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_21_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_21_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_21_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_21_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_21_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_21_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_21_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_22 Register DESC0_DC_0_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_22 0x43000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_22 0xE6043000u

//! Register Reset Value
#define DESC0_DC_0_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_22 Register DESC1_DC_0_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_22 0x43008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_22 0xE6043008u

//! Register Reset Value
#define DESC1_DC_0_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_22 Register DESC0_DC_1_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_22 0x43010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_22 0xE6043010u

//! Register Reset Value
#define DESC0_DC_1_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_22 Register DESC1_DC_1_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_22 0x43018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_22 0xE6043018u

//! Register Reset Value
#define DESC1_DC_1_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_22 Register DESC0_DC_2_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_22 0x43020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_22 0xE6043020u

//! Register Reset Value
#define DESC0_DC_2_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_22 Register DESC1_DC_2_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_22 0x43028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_22 0xE6043028u

//! Register Reset Value
#define DESC1_DC_2_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_22 Register DESC0_DC_3_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_22 0x43030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_22 0xE6043030u

//! Register Reset Value
#define DESC0_DC_3_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_22 Register DESC1_DC_3_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_22 0x43038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_22 0xE6043038u

//! Register Reset Value
#define DESC1_DC_3_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_22 Register DESC0_DC_4_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_22 0x43040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_22 0xE6043040u

//! Register Reset Value
#define DESC0_DC_4_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_22 Register DESC1_DC_4_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_22 0x43048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_22 0xE6043048u

//! Register Reset Value
#define DESC1_DC_4_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_22 Register DESC0_DC_5_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_22 0x43050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_22 0xE6043050u

//! Register Reset Value
#define DESC0_DC_5_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_22 Register DESC1_DC_5_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_22 0x43058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_22 0xE6043058u

//! Register Reset Value
#define DESC1_DC_5_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_22 Register DESC0_DC_6_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_22 0x43060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_22 0xE6043060u

//! Register Reset Value
#define DESC0_DC_6_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_22 Register DESC1_DC_6_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_22 0x43068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_22 0xE6043068u

//! Register Reset Value
#define DESC1_DC_6_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_22 Register DESC0_DC_7_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_22 0x43070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_22 0xE6043070u

//! Register Reset Value
#define DESC0_DC_7_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_22 Register DESC1_DC_7_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_22 0x43078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_22 0xE6043078u

//! Register Reset Value
#define DESC1_DC_7_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_22 Register DESC0_DC_8_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_22 0x43080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_22 0xE6043080u

//! Register Reset Value
#define DESC0_DC_8_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_22 Register DESC1_DC_8_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_22 0x43088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_22 0xE6043088u

//! Register Reset Value
#define DESC1_DC_8_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_22 Register DESC0_DC_9_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_22 0x43090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_22 0xE6043090u

//! Register Reset Value
#define DESC0_DC_9_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_22 Register DESC1_DC_9_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_22 0x43098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_22 0xE6043098u

//! Register Reset Value
#define DESC1_DC_9_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_22 Register DESC0_DC_A_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_22 0x430A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_22 0xE60430A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_22 Register DESC1_DC_A_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_22 0x430A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_22 0xE60430A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_22 Register DESC0_DC_B_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_22 0x430B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_22 0xE60430B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_22 Register DESC1_DC_B_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_22 0x430B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_22 0xE60430B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_22 Register DESC0_DC_C_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_22 0x430C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_22 0xE60430C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_22 Register DESC1_DC_C_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_22 0x430C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_22 0xE60430C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_22 Register DESC0_DC_D_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_22 0x430D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_22 0xE60430D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_22 Register DESC1_DC_D_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_22 0x430D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_22 0xE60430D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_22 Register DESC0_DC_E_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_22 0x430E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_22 0xE60430E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_22 Register DESC1_DC_E_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_22 0x430E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_22 0xE60430E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_22 Register DESC0_DC_F_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_22 0x430F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_22 0xE60430F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_22 Register DESC1_DC_F_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_22 0x430F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_22 0xE60430F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_22 Register DESC0_DC_10_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_22 0x43100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_22 0xE6043100u

//! Register Reset Value
#define DESC0_DC_10_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_22 Register DESC1_DC_10_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_22 0x43108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_22 0xE6043108u

//! Register Reset Value
#define DESC1_DC_10_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_22 Register DESC0_DC_11_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_22 0x43110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_22 0xE6043110u

//! Register Reset Value
#define DESC0_DC_11_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_22 Register DESC1_DC_11_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_22 0x43118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_22 0xE6043118u

//! Register Reset Value
#define DESC1_DC_11_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_22 Register DESC0_DC_12_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_22 0x43120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_22 0xE6043120u

//! Register Reset Value
#define DESC0_DC_12_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_22 Register DESC1_DC_12_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_22 0x43128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_22 0xE6043128u

//! Register Reset Value
#define DESC1_DC_12_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_22 Register DESC0_DC_13_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_22 0x43130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_22 0xE6043130u

//! Register Reset Value
#define DESC0_DC_13_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_22 Register DESC1_DC_13_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_22 0x43138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_22 0xE6043138u

//! Register Reset Value
#define DESC1_DC_13_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_22 Register DESC0_DC_14_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_22 0x43140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_22 0xE6043140u

//! Register Reset Value
#define DESC0_DC_14_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_22 Register DESC1_DC_14_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_22 0x43148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_22 0xE6043148u

//! Register Reset Value
#define DESC1_DC_14_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_22 Register DESC0_DC_15_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_22 0x43150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_22 0xE6043150u

//! Register Reset Value
#define DESC0_DC_15_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_22 Register DESC1_DC_15_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_22 0x43158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_22 0xE6043158u

//! Register Reset Value
#define DESC1_DC_15_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_22 Register DESC0_DC_16_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_22 0x43160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_22 0xE6043160u

//! Register Reset Value
#define DESC0_DC_16_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_22 Register DESC1_DC_16_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_22 0x43168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_22 0xE6043168u

//! Register Reset Value
#define DESC1_DC_16_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_22 Register DESC0_DC_17_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_22 0x43170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_22 0xE6043170u

//! Register Reset Value
#define DESC0_DC_17_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_22 Register DESC1_DC_17_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_22 0x43178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_22 0xE6043178u

//! Register Reset Value
#define DESC1_DC_17_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_22 Register DESC0_DC_18_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_22 0x43180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_22 0xE6043180u

//! Register Reset Value
#define DESC0_DC_18_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_22 Register DESC1_DC_18_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_22 0x43188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_22 0xE6043188u

//! Register Reset Value
#define DESC1_DC_18_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_22 Register DESC0_DC_19_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_22 0x43190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_22 0xE6043190u

//! Register Reset Value
#define DESC0_DC_19_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_22 Register DESC1_DC_19_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_22 0x43198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_22 0xE6043198u

//! Register Reset Value
#define DESC1_DC_19_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_22 Register DESC0_DC_1A_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_22 0x431A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_22 0xE60431A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_22 Register DESC1_DC_1A_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_22 0x431A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_22 0xE60431A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_22 Register DESC0_DC_1B_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_22 0x431B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_22 0xE60431B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_22 Register DESC1_DC_1B_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_22 0x431B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_22 0xE60431B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_22 Register DESC0_DC_1C_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_22 0x431C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_22 0xE60431C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_22 Register DESC1_DC_1C_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_22 0x431C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_22 0xE60431C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_22 Register DESC0_DC_1D_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_22 0x431D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_22 0xE60431D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_22 Register DESC1_DC_1D_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_22 0x431D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_22 0xE60431D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_22 Register DESC0_DC_1E_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_22 0x431E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_22 0xE60431E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_22 Register DESC1_DC_1E_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_22 0x431E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_22 0xE60431E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_22 Register DESC0_DC_1F_EGP_22 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_22 0x431F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_22 0xE60431F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_22 Register DESC1_DC_1F_EGP_22 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_22 0x431F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_22 0xE60431F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_22_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_22_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_22_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_22 Register BUF_RTRN_DC_0_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_22 0x43400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_22 0xE6043400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_22 Register BUF_RTRN_DC_1_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_22 0x43408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_22 0xE6043408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_22 Register BUF_RTRN_DC_2_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_22 0x43410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_22 0xE6043410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_22 Register BUF_RTRN_DC_3_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_22 0x43418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_22 0xE6043418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_22 Register BUF_RTRN_DC_4_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_22 0x43420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_22 0xE6043420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_22 Register BUF_RTRN_DC_5_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_22 0x43428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_22 0xE6043428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_22 Register BUF_RTRN_DC_6_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_22 0x43430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_22 0xE6043430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_22 Register BUF_RTRN_DC_7_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_22 0x43438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_22 0xE6043438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_22 Register BUF_RTRN_DC_8_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_22 0x43440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_22 0xE6043440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_22 Register BUF_RTRN_DC_9_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_22 0x43448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_22 0xE6043448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_22 Register BUF_RTRN_DC_A_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_22 0x43450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_22 0xE6043450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_22 Register BUF_RTRN_DC_B_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_22 0x43458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_22 0xE6043458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_22 Register BUF_RTRN_DC_C_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_22 0x43460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_22 0xE6043460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_22 Register BUF_RTRN_DC_D_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_22 0x43468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_22 0xE6043468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_22 Register BUF_RTRN_DC_E_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_22 0x43470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_22 0xE6043470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_22 Register BUF_RTRN_DC_F_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_22 0x43478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_22 0xE6043478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_22 Register BUF_RTRN_DC_10_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_22 0x43480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_22 0xE6043480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_22 Register BUF_RTRN_DC_11_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_22 0x43488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_22 0xE6043488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_22 Register BUF_RTRN_DC_12_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_22 0x43490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_22 0xE6043490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_22 Register BUF_RTRN_DC_13_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_22 0x43498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_22 0xE6043498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_22 Register BUF_RTRN_DC_14_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_22 0x434A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_22 0xE60434A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_22 Register BUF_RTRN_DC_15_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_22 0x434A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_22 0xE60434A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_22 Register BUF_RTRN_DC_16_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_22 0x434B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_22 0xE60434B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_22 Register BUF_RTRN_DC_17_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_22 0x434B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_22 0xE60434B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_22 Register BUF_RTRN_DC_18_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_22 0x434C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_22 0xE60434C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_22 Register BUF_RTRN_DC_19_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_22 0x434C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_22 0xE60434C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_22 Register BUF_RTRN_DC_1A_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_22 0x434D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_22 0xE60434D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_22 Register BUF_RTRN_DC_1B_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_22 0x434D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_22 0xE60434D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_22 Register BUF_RTRN_DC_1C_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_22 0x434E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_22 0xE60434E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_22 Register BUF_RTRN_DC_1D_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_22 0x434E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_22 0xE60434E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_22 Register BUF_RTRN_DC_1E_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_22 0x434F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_22 0xE60434F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_22 Register BUF_RTRN_DC_1F_EGP_22 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_22 0x434F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_22 0xE60434F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_22_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_22_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_22_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_22_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_22_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_22_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_22_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_22_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_22_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_23 Register DESC0_DC_0_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_23 0x44000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_23 0xE6044000u

//! Register Reset Value
#define DESC0_DC_0_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_23 Register DESC1_DC_0_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_23 0x44008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_23 0xE6044008u

//! Register Reset Value
#define DESC1_DC_0_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_23 Register DESC0_DC_1_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_23 0x44010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_23 0xE6044010u

//! Register Reset Value
#define DESC0_DC_1_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_23 Register DESC1_DC_1_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_23 0x44018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_23 0xE6044018u

//! Register Reset Value
#define DESC1_DC_1_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_23 Register DESC0_DC_2_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_23 0x44020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_23 0xE6044020u

//! Register Reset Value
#define DESC0_DC_2_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_23 Register DESC1_DC_2_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_23 0x44028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_23 0xE6044028u

//! Register Reset Value
#define DESC1_DC_2_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_23 Register DESC0_DC_3_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_23 0x44030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_23 0xE6044030u

//! Register Reset Value
#define DESC0_DC_3_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_23 Register DESC1_DC_3_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_23 0x44038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_23 0xE6044038u

//! Register Reset Value
#define DESC1_DC_3_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_23 Register DESC0_DC_4_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_23 0x44040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_23 0xE6044040u

//! Register Reset Value
#define DESC0_DC_4_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_23 Register DESC1_DC_4_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_23 0x44048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_23 0xE6044048u

//! Register Reset Value
#define DESC1_DC_4_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_23 Register DESC0_DC_5_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_23 0x44050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_23 0xE6044050u

//! Register Reset Value
#define DESC0_DC_5_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_23 Register DESC1_DC_5_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_23 0x44058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_23 0xE6044058u

//! Register Reset Value
#define DESC1_DC_5_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_23 Register DESC0_DC_6_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_23 0x44060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_23 0xE6044060u

//! Register Reset Value
#define DESC0_DC_6_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_23 Register DESC1_DC_6_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_23 0x44068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_23 0xE6044068u

//! Register Reset Value
#define DESC1_DC_6_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_23 Register DESC0_DC_7_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_23 0x44070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_23 0xE6044070u

//! Register Reset Value
#define DESC0_DC_7_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_23 Register DESC1_DC_7_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_23 0x44078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_23 0xE6044078u

//! Register Reset Value
#define DESC1_DC_7_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_23 Register DESC0_DC_8_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_23 0x44080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_23 0xE6044080u

//! Register Reset Value
#define DESC0_DC_8_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_23 Register DESC1_DC_8_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_23 0x44088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_23 0xE6044088u

//! Register Reset Value
#define DESC1_DC_8_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_23 Register DESC0_DC_9_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_23 0x44090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_23 0xE6044090u

//! Register Reset Value
#define DESC0_DC_9_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_23 Register DESC1_DC_9_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_23 0x44098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_23 0xE6044098u

//! Register Reset Value
#define DESC1_DC_9_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_23 Register DESC0_DC_A_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_23 0x440A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_23 0xE60440A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_23 Register DESC1_DC_A_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_23 0x440A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_23 0xE60440A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_23 Register DESC0_DC_B_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_23 0x440B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_23 0xE60440B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_23 Register DESC1_DC_B_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_23 0x440B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_23 0xE60440B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_23 Register DESC0_DC_C_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_23 0x440C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_23 0xE60440C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_23 Register DESC1_DC_C_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_23 0x440C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_23 0xE60440C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_23 Register DESC0_DC_D_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_23 0x440D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_23 0xE60440D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_23 Register DESC1_DC_D_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_23 0x440D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_23 0xE60440D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_23 Register DESC0_DC_E_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_23 0x440E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_23 0xE60440E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_23 Register DESC1_DC_E_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_23 0x440E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_23 0xE60440E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_23 Register DESC0_DC_F_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_23 0x440F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_23 0xE60440F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_23 Register DESC1_DC_F_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_23 0x440F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_23 0xE60440F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_23 Register DESC0_DC_10_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_23 0x44100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_23 0xE6044100u

//! Register Reset Value
#define DESC0_DC_10_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_23 Register DESC1_DC_10_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_23 0x44108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_23 0xE6044108u

//! Register Reset Value
#define DESC1_DC_10_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_23 Register DESC0_DC_11_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_23 0x44110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_23 0xE6044110u

//! Register Reset Value
#define DESC0_DC_11_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_23 Register DESC1_DC_11_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_23 0x44118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_23 0xE6044118u

//! Register Reset Value
#define DESC1_DC_11_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_23 Register DESC0_DC_12_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_23 0x44120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_23 0xE6044120u

//! Register Reset Value
#define DESC0_DC_12_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_23 Register DESC1_DC_12_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_23 0x44128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_23 0xE6044128u

//! Register Reset Value
#define DESC1_DC_12_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_23 Register DESC0_DC_13_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_23 0x44130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_23 0xE6044130u

//! Register Reset Value
#define DESC0_DC_13_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_23 Register DESC1_DC_13_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_23 0x44138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_23 0xE6044138u

//! Register Reset Value
#define DESC1_DC_13_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_23 Register DESC0_DC_14_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_23 0x44140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_23 0xE6044140u

//! Register Reset Value
#define DESC0_DC_14_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_23 Register DESC1_DC_14_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_23 0x44148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_23 0xE6044148u

//! Register Reset Value
#define DESC1_DC_14_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_23 Register DESC0_DC_15_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_23 0x44150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_23 0xE6044150u

//! Register Reset Value
#define DESC0_DC_15_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_23 Register DESC1_DC_15_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_23 0x44158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_23 0xE6044158u

//! Register Reset Value
#define DESC1_DC_15_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_23 Register DESC0_DC_16_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_23 0x44160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_23 0xE6044160u

//! Register Reset Value
#define DESC0_DC_16_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_23 Register DESC1_DC_16_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_23 0x44168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_23 0xE6044168u

//! Register Reset Value
#define DESC1_DC_16_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_23 Register DESC0_DC_17_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_23 0x44170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_23 0xE6044170u

//! Register Reset Value
#define DESC0_DC_17_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_23 Register DESC1_DC_17_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_23 0x44178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_23 0xE6044178u

//! Register Reset Value
#define DESC1_DC_17_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_23 Register DESC0_DC_18_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_23 0x44180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_23 0xE6044180u

//! Register Reset Value
#define DESC0_DC_18_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_23 Register DESC1_DC_18_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_23 0x44188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_23 0xE6044188u

//! Register Reset Value
#define DESC1_DC_18_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_23 Register DESC0_DC_19_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_23 0x44190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_23 0xE6044190u

//! Register Reset Value
#define DESC0_DC_19_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_23 Register DESC1_DC_19_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_23 0x44198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_23 0xE6044198u

//! Register Reset Value
#define DESC1_DC_19_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_23 Register DESC0_DC_1A_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_23 0x441A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_23 0xE60441A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_23 Register DESC1_DC_1A_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_23 0x441A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_23 0xE60441A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_23 Register DESC0_DC_1B_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_23 0x441B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_23 0xE60441B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_23 Register DESC1_DC_1B_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_23 0x441B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_23 0xE60441B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_23 Register DESC0_DC_1C_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_23 0x441C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_23 0xE60441C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_23 Register DESC1_DC_1C_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_23 0x441C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_23 0xE60441C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_23 Register DESC0_DC_1D_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_23 0x441D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_23 0xE60441D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_23 Register DESC1_DC_1D_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_23 0x441D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_23 0xE60441D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_23 Register DESC0_DC_1E_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_23 0x441E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_23 0xE60441E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_23 Register DESC1_DC_1E_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_23 0x441E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_23 0xE60441E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_23 Register DESC0_DC_1F_EGP_23 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_23 0x441F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_23 0xE60441F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_23 Register DESC1_DC_1F_EGP_23 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_23 0x441F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_23 0xE60441F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_23_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_23_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_23_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_23 Register BUF_RTRN_DC_0_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_23 0x44400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_23 0xE6044400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_23 Register BUF_RTRN_DC_1_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_23 0x44408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_23 0xE6044408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_23 Register BUF_RTRN_DC_2_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_23 0x44410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_23 0xE6044410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_23 Register BUF_RTRN_DC_3_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_23 0x44418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_23 0xE6044418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_23 Register BUF_RTRN_DC_4_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_23 0x44420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_23 0xE6044420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_23 Register BUF_RTRN_DC_5_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_23 0x44428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_23 0xE6044428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_23 Register BUF_RTRN_DC_6_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_23 0x44430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_23 0xE6044430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_23 Register BUF_RTRN_DC_7_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_23 0x44438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_23 0xE6044438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_23 Register BUF_RTRN_DC_8_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_23 0x44440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_23 0xE6044440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_23 Register BUF_RTRN_DC_9_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_23 0x44448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_23 0xE6044448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_23 Register BUF_RTRN_DC_A_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_23 0x44450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_23 0xE6044450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_23 Register BUF_RTRN_DC_B_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_23 0x44458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_23 0xE6044458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_23 Register BUF_RTRN_DC_C_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_23 0x44460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_23 0xE6044460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_23 Register BUF_RTRN_DC_D_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_23 0x44468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_23 0xE6044468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_23 Register BUF_RTRN_DC_E_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_23 0x44470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_23 0xE6044470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_23 Register BUF_RTRN_DC_F_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_23 0x44478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_23 0xE6044478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_23 Register BUF_RTRN_DC_10_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_23 0x44480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_23 0xE6044480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_23 Register BUF_RTRN_DC_11_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_23 0x44488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_23 0xE6044488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_23 Register BUF_RTRN_DC_12_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_23 0x44490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_23 0xE6044490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_23 Register BUF_RTRN_DC_13_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_23 0x44498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_23 0xE6044498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_23 Register BUF_RTRN_DC_14_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_23 0x444A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_23 0xE60444A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_23 Register BUF_RTRN_DC_15_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_23 0x444A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_23 0xE60444A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_23 Register BUF_RTRN_DC_16_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_23 0x444B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_23 0xE60444B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_23 Register BUF_RTRN_DC_17_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_23 0x444B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_23 0xE60444B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_23 Register BUF_RTRN_DC_18_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_23 0x444C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_23 0xE60444C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_23 Register BUF_RTRN_DC_19_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_23 0x444C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_23 0xE60444C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_23 Register BUF_RTRN_DC_1A_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_23 0x444D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_23 0xE60444D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_23 Register BUF_RTRN_DC_1B_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_23 0x444D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_23 0xE60444D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_23 Register BUF_RTRN_DC_1C_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_23 0x444E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_23 0xE60444E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_23 Register BUF_RTRN_DC_1D_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_23 0x444E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_23 0xE60444E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_23 Register BUF_RTRN_DC_1E_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_23 0x444F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_23 0xE60444F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_23 Register BUF_RTRN_DC_1F_EGP_23 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_23 0x444F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_23 0xE60444F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_23_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_23_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_23_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_23_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_23_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_23_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_23_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_23_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_23_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_24 Register DESC0_DC_0_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_24 0x45000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_24 0xE6045000u

//! Register Reset Value
#define DESC0_DC_0_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_24 Register DESC1_DC_0_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_24 0x45008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_24 0xE6045008u

//! Register Reset Value
#define DESC1_DC_0_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_24 Register DESC0_DC_1_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_24 0x45010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_24 0xE6045010u

//! Register Reset Value
#define DESC0_DC_1_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_24 Register DESC1_DC_1_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_24 0x45018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_24 0xE6045018u

//! Register Reset Value
#define DESC1_DC_1_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_24 Register DESC0_DC_2_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_24 0x45020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_24 0xE6045020u

//! Register Reset Value
#define DESC0_DC_2_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_24 Register DESC1_DC_2_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_24 0x45028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_24 0xE6045028u

//! Register Reset Value
#define DESC1_DC_2_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_24 Register DESC0_DC_3_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_24 0x45030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_24 0xE6045030u

//! Register Reset Value
#define DESC0_DC_3_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_24 Register DESC1_DC_3_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_24 0x45038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_24 0xE6045038u

//! Register Reset Value
#define DESC1_DC_3_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_24 Register DESC0_DC_4_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_24 0x45040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_24 0xE6045040u

//! Register Reset Value
#define DESC0_DC_4_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_24 Register DESC1_DC_4_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_24 0x45048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_24 0xE6045048u

//! Register Reset Value
#define DESC1_DC_4_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_24 Register DESC0_DC_5_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_24 0x45050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_24 0xE6045050u

//! Register Reset Value
#define DESC0_DC_5_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_24 Register DESC1_DC_5_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_24 0x45058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_24 0xE6045058u

//! Register Reset Value
#define DESC1_DC_5_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_24 Register DESC0_DC_6_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_24 0x45060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_24 0xE6045060u

//! Register Reset Value
#define DESC0_DC_6_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_24 Register DESC1_DC_6_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_24 0x45068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_24 0xE6045068u

//! Register Reset Value
#define DESC1_DC_6_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_24 Register DESC0_DC_7_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_24 0x45070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_24 0xE6045070u

//! Register Reset Value
#define DESC0_DC_7_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_24 Register DESC1_DC_7_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_24 0x45078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_24 0xE6045078u

//! Register Reset Value
#define DESC1_DC_7_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_24 Register DESC0_DC_8_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_24 0x45080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_24 0xE6045080u

//! Register Reset Value
#define DESC0_DC_8_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_24 Register DESC1_DC_8_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_24 0x45088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_24 0xE6045088u

//! Register Reset Value
#define DESC1_DC_8_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_24 Register DESC0_DC_9_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_24 0x45090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_24 0xE6045090u

//! Register Reset Value
#define DESC0_DC_9_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_24 Register DESC1_DC_9_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_24 0x45098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_24 0xE6045098u

//! Register Reset Value
#define DESC1_DC_9_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_24 Register DESC0_DC_A_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_24 0x450A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_24 0xE60450A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_24 Register DESC1_DC_A_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_24 0x450A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_24 0xE60450A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_24 Register DESC0_DC_B_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_24 0x450B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_24 0xE60450B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_24 Register DESC1_DC_B_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_24 0x450B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_24 0xE60450B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_24 Register DESC0_DC_C_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_24 0x450C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_24 0xE60450C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_24 Register DESC1_DC_C_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_24 0x450C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_24 0xE60450C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_24 Register DESC0_DC_D_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_24 0x450D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_24 0xE60450D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_24 Register DESC1_DC_D_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_24 0x450D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_24 0xE60450D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_24 Register DESC0_DC_E_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_24 0x450E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_24 0xE60450E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_24 Register DESC1_DC_E_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_24 0x450E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_24 0xE60450E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_24 Register DESC0_DC_F_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_24 0x450F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_24 0xE60450F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_24 Register DESC1_DC_F_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_24 0x450F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_24 0xE60450F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_24 Register DESC0_DC_10_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_24 0x45100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_24 0xE6045100u

//! Register Reset Value
#define DESC0_DC_10_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_24 Register DESC1_DC_10_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_24 0x45108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_24 0xE6045108u

//! Register Reset Value
#define DESC1_DC_10_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_24 Register DESC0_DC_11_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_24 0x45110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_24 0xE6045110u

//! Register Reset Value
#define DESC0_DC_11_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_24 Register DESC1_DC_11_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_24 0x45118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_24 0xE6045118u

//! Register Reset Value
#define DESC1_DC_11_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_24 Register DESC0_DC_12_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_24 0x45120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_24 0xE6045120u

//! Register Reset Value
#define DESC0_DC_12_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_24 Register DESC1_DC_12_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_24 0x45128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_24 0xE6045128u

//! Register Reset Value
#define DESC1_DC_12_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_24 Register DESC0_DC_13_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_24 0x45130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_24 0xE6045130u

//! Register Reset Value
#define DESC0_DC_13_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_24 Register DESC1_DC_13_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_24 0x45138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_24 0xE6045138u

//! Register Reset Value
#define DESC1_DC_13_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_24 Register DESC0_DC_14_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_24 0x45140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_24 0xE6045140u

//! Register Reset Value
#define DESC0_DC_14_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_24 Register DESC1_DC_14_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_24 0x45148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_24 0xE6045148u

//! Register Reset Value
#define DESC1_DC_14_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_24 Register DESC0_DC_15_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_24 0x45150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_24 0xE6045150u

//! Register Reset Value
#define DESC0_DC_15_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_24 Register DESC1_DC_15_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_24 0x45158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_24 0xE6045158u

//! Register Reset Value
#define DESC1_DC_15_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_24 Register DESC0_DC_16_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_24 0x45160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_24 0xE6045160u

//! Register Reset Value
#define DESC0_DC_16_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_24 Register DESC1_DC_16_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_24 0x45168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_24 0xE6045168u

//! Register Reset Value
#define DESC1_DC_16_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_24 Register DESC0_DC_17_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_24 0x45170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_24 0xE6045170u

//! Register Reset Value
#define DESC0_DC_17_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_24 Register DESC1_DC_17_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_24 0x45178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_24 0xE6045178u

//! Register Reset Value
#define DESC1_DC_17_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_24 Register DESC0_DC_18_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_24 0x45180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_24 0xE6045180u

//! Register Reset Value
#define DESC0_DC_18_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_24 Register DESC1_DC_18_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_24 0x45188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_24 0xE6045188u

//! Register Reset Value
#define DESC1_DC_18_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_24 Register DESC0_DC_19_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_24 0x45190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_24 0xE6045190u

//! Register Reset Value
#define DESC0_DC_19_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_24 Register DESC1_DC_19_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_24 0x45198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_24 0xE6045198u

//! Register Reset Value
#define DESC1_DC_19_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_24 Register DESC0_DC_1A_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_24 0x451A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_24 0xE60451A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_24 Register DESC1_DC_1A_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_24 0x451A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_24 0xE60451A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_24 Register DESC0_DC_1B_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_24 0x451B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_24 0xE60451B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_24 Register DESC1_DC_1B_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_24 0x451B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_24 0xE60451B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_24 Register DESC0_DC_1C_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_24 0x451C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_24 0xE60451C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_24 Register DESC1_DC_1C_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_24 0x451C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_24 0xE60451C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_24 Register DESC0_DC_1D_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_24 0x451D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_24 0xE60451D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_24 Register DESC1_DC_1D_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_24 0x451D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_24 0xE60451D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_24 Register DESC0_DC_1E_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_24 0x451E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_24 0xE60451E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_24 Register DESC1_DC_1E_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_24 0x451E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_24 0xE60451E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_24 Register DESC0_DC_1F_EGP_24 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_24 0x451F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_24 0xE60451F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_24 Register DESC1_DC_1F_EGP_24 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_24 0x451F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_24 0xE60451F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_24_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_24_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_24 Register BUF_RTRN_DC_0_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_24 0x45400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_24 0xE6045400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_24 Register BUF_RTRN_DC_1_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_24 0x45408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_24 0xE6045408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_24 Register BUF_RTRN_DC_2_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_24 0x45410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_24 0xE6045410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_24 Register BUF_RTRN_DC_3_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_24 0x45418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_24 0xE6045418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_24 Register BUF_RTRN_DC_4_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_24 0x45420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_24 0xE6045420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_24 Register BUF_RTRN_DC_5_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_24 0x45428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_24 0xE6045428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_24 Register BUF_RTRN_DC_6_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_24 0x45430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_24 0xE6045430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_24 Register BUF_RTRN_DC_7_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_24 0x45438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_24 0xE6045438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_24 Register BUF_RTRN_DC_8_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_24 0x45440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_24 0xE6045440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_24 Register BUF_RTRN_DC_9_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_24 0x45448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_24 0xE6045448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_24 Register BUF_RTRN_DC_A_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_24 0x45450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_24 0xE6045450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_24 Register BUF_RTRN_DC_B_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_24 0x45458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_24 0xE6045458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_24 Register BUF_RTRN_DC_C_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_24 0x45460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_24 0xE6045460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_24 Register BUF_RTRN_DC_D_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_24 0x45468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_24 0xE6045468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_24 Register BUF_RTRN_DC_E_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_24 0x45470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_24 0xE6045470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_24 Register BUF_RTRN_DC_F_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_24 0x45478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_24 0xE6045478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_24 Register BUF_RTRN_DC_10_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_24 0x45480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_24 0xE6045480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_24 Register BUF_RTRN_DC_11_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_24 0x45488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_24 0xE6045488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_24 Register BUF_RTRN_DC_12_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_24 0x45490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_24 0xE6045490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_24 Register BUF_RTRN_DC_13_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_24 0x45498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_24 0xE6045498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_24 Register BUF_RTRN_DC_14_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_24 0x454A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_24 0xE60454A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_24 Register BUF_RTRN_DC_15_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_24 0x454A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_24 0xE60454A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_24 Register BUF_RTRN_DC_16_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_24 0x454B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_24 0xE60454B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_24 Register BUF_RTRN_DC_17_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_24 0x454B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_24 0xE60454B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_24 Register BUF_RTRN_DC_18_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_24 0x454C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_24 0xE60454C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_24 Register BUF_RTRN_DC_19_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_24 0x454C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_24 0xE60454C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_24 Register BUF_RTRN_DC_1A_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_24 0x454D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_24 0xE60454D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_24 Register BUF_RTRN_DC_1B_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_24 0x454D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_24 0xE60454D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_24 Register BUF_RTRN_DC_1C_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_24 0x454E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_24 0xE60454E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_24 Register BUF_RTRN_DC_1D_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_24 0x454E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_24 0xE60454E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_24 Register BUF_RTRN_DC_1E_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_24 0x454F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_24 0xE60454F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_24 Register BUF_RTRN_DC_1F_EGP_24 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_24 0x454F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_24 0xE60454F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_24_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_24_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_24_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_24_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_24_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_24_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_24_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_24_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_24_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_25 Register DESC0_DC_0_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_25 0x46000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_25 0xE6046000u

//! Register Reset Value
#define DESC0_DC_0_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_25 Register DESC1_DC_0_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_25 0x46008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_25 0xE6046008u

//! Register Reset Value
#define DESC1_DC_0_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_25 Register DESC0_DC_1_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_25 0x46010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_25 0xE6046010u

//! Register Reset Value
#define DESC0_DC_1_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_25 Register DESC1_DC_1_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_25 0x46018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_25 0xE6046018u

//! Register Reset Value
#define DESC1_DC_1_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_25 Register DESC0_DC_2_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_25 0x46020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_25 0xE6046020u

//! Register Reset Value
#define DESC0_DC_2_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_25 Register DESC1_DC_2_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_25 0x46028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_25 0xE6046028u

//! Register Reset Value
#define DESC1_DC_2_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_25 Register DESC0_DC_3_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_25 0x46030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_25 0xE6046030u

//! Register Reset Value
#define DESC0_DC_3_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_25 Register DESC1_DC_3_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_25 0x46038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_25 0xE6046038u

//! Register Reset Value
#define DESC1_DC_3_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_25 Register DESC0_DC_4_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_25 0x46040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_25 0xE6046040u

//! Register Reset Value
#define DESC0_DC_4_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_25 Register DESC1_DC_4_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_25 0x46048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_25 0xE6046048u

//! Register Reset Value
#define DESC1_DC_4_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_25 Register DESC0_DC_5_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_25 0x46050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_25 0xE6046050u

//! Register Reset Value
#define DESC0_DC_5_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_25 Register DESC1_DC_5_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_25 0x46058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_25 0xE6046058u

//! Register Reset Value
#define DESC1_DC_5_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_25 Register DESC0_DC_6_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_25 0x46060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_25 0xE6046060u

//! Register Reset Value
#define DESC0_DC_6_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_25 Register DESC1_DC_6_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_25 0x46068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_25 0xE6046068u

//! Register Reset Value
#define DESC1_DC_6_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_25 Register DESC0_DC_7_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_25 0x46070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_25 0xE6046070u

//! Register Reset Value
#define DESC0_DC_7_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_25 Register DESC1_DC_7_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_25 0x46078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_25 0xE6046078u

//! Register Reset Value
#define DESC1_DC_7_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_25 Register DESC0_DC_8_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_25 0x46080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_25 0xE6046080u

//! Register Reset Value
#define DESC0_DC_8_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_25 Register DESC1_DC_8_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_25 0x46088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_25 0xE6046088u

//! Register Reset Value
#define DESC1_DC_8_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_25 Register DESC0_DC_9_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_25 0x46090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_25 0xE6046090u

//! Register Reset Value
#define DESC0_DC_9_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_25 Register DESC1_DC_9_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_25 0x46098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_25 0xE6046098u

//! Register Reset Value
#define DESC1_DC_9_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_25 Register DESC0_DC_A_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_25 0x460A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_25 0xE60460A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_25 Register DESC1_DC_A_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_25 0x460A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_25 0xE60460A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_25 Register DESC0_DC_B_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_25 0x460B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_25 0xE60460B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_25 Register DESC1_DC_B_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_25 0x460B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_25 0xE60460B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_25 Register DESC0_DC_C_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_25 0x460C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_25 0xE60460C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_25 Register DESC1_DC_C_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_25 0x460C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_25 0xE60460C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_25 Register DESC0_DC_D_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_25 0x460D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_25 0xE60460D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_25 Register DESC1_DC_D_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_25 0x460D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_25 0xE60460D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_25 Register DESC0_DC_E_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_25 0x460E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_25 0xE60460E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_25 Register DESC1_DC_E_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_25 0x460E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_25 0xE60460E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_25 Register DESC0_DC_F_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_25 0x460F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_25 0xE60460F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_25 Register DESC1_DC_F_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_25 0x460F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_25 0xE60460F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_25 Register DESC0_DC_10_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_25 0x46100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_25 0xE6046100u

//! Register Reset Value
#define DESC0_DC_10_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_25 Register DESC1_DC_10_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_25 0x46108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_25 0xE6046108u

//! Register Reset Value
#define DESC1_DC_10_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_25 Register DESC0_DC_11_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_25 0x46110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_25 0xE6046110u

//! Register Reset Value
#define DESC0_DC_11_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_25 Register DESC1_DC_11_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_25 0x46118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_25 0xE6046118u

//! Register Reset Value
#define DESC1_DC_11_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_25 Register DESC0_DC_12_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_25 0x46120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_25 0xE6046120u

//! Register Reset Value
#define DESC0_DC_12_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_25 Register DESC1_DC_12_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_25 0x46128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_25 0xE6046128u

//! Register Reset Value
#define DESC1_DC_12_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_25 Register DESC0_DC_13_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_25 0x46130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_25 0xE6046130u

//! Register Reset Value
#define DESC0_DC_13_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_25 Register DESC1_DC_13_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_25 0x46138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_25 0xE6046138u

//! Register Reset Value
#define DESC1_DC_13_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_25 Register DESC0_DC_14_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_25 0x46140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_25 0xE6046140u

//! Register Reset Value
#define DESC0_DC_14_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_25 Register DESC1_DC_14_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_25 0x46148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_25 0xE6046148u

//! Register Reset Value
#define DESC1_DC_14_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_25 Register DESC0_DC_15_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_25 0x46150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_25 0xE6046150u

//! Register Reset Value
#define DESC0_DC_15_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_25 Register DESC1_DC_15_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_25 0x46158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_25 0xE6046158u

//! Register Reset Value
#define DESC1_DC_15_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_25 Register DESC0_DC_16_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_25 0x46160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_25 0xE6046160u

//! Register Reset Value
#define DESC0_DC_16_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_25 Register DESC1_DC_16_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_25 0x46168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_25 0xE6046168u

//! Register Reset Value
#define DESC1_DC_16_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_25 Register DESC0_DC_17_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_25 0x46170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_25 0xE6046170u

//! Register Reset Value
#define DESC0_DC_17_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_25 Register DESC1_DC_17_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_25 0x46178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_25 0xE6046178u

//! Register Reset Value
#define DESC1_DC_17_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_25 Register DESC0_DC_18_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_25 0x46180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_25 0xE6046180u

//! Register Reset Value
#define DESC0_DC_18_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_25 Register DESC1_DC_18_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_25 0x46188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_25 0xE6046188u

//! Register Reset Value
#define DESC1_DC_18_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_25 Register DESC0_DC_19_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_25 0x46190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_25 0xE6046190u

//! Register Reset Value
#define DESC0_DC_19_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_25 Register DESC1_DC_19_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_25 0x46198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_25 0xE6046198u

//! Register Reset Value
#define DESC1_DC_19_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_25 Register DESC0_DC_1A_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_25 0x461A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_25 0xE60461A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_25 Register DESC1_DC_1A_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_25 0x461A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_25 0xE60461A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_25 Register DESC0_DC_1B_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_25 0x461B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_25 0xE60461B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_25 Register DESC1_DC_1B_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_25 0x461B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_25 0xE60461B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_25 Register DESC0_DC_1C_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_25 0x461C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_25 0xE60461C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_25 Register DESC1_DC_1C_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_25 0x461C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_25 0xE60461C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_25 Register DESC0_DC_1D_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_25 0x461D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_25 0xE60461D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_25 Register DESC1_DC_1D_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_25 0x461D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_25 0xE60461D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_25 Register DESC0_DC_1E_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_25 0x461E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_25 0xE60461E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_25 Register DESC1_DC_1E_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_25 0x461E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_25 0xE60461E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_25 Register DESC0_DC_1F_EGP_25 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_25 0x461F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_25 0xE60461F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_25 Register DESC1_DC_1F_EGP_25 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_25 0x461F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_25 0xE60461F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_25_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_25_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_25 Register BUF_RTRN_DC_0_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_25 0x46400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_25 0xE6046400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_25 Register BUF_RTRN_DC_1_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_25 0x46408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_25 0xE6046408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_25 Register BUF_RTRN_DC_2_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_25 0x46410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_25 0xE6046410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_25 Register BUF_RTRN_DC_3_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_25 0x46418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_25 0xE6046418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_25 Register BUF_RTRN_DC_4_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_25 0x46420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_25 0xE6046420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_25 Register BUF_RTRN_DC_5_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_25 0x46428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_25 0xE6046428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_25 Register BUF_RTRN_DC_6_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_25 0x46430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_25 0xE6046430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_25 Register BUF_RTRN_DC_7_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_25 0x46438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_25 0xE6046438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_25 Register BUF_RTRN_DC_8_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_25 0x46440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_25 0xE6046440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_25 Register BUF_RTRN_DC_9_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_25 0x46448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_25 0xE6046448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_25 Register BUF_RTRN_DC_A_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_25 0x46450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_25 0xE6046450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_25 Register BUF_RTRN_DC_B_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_25 0x46458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_25 0xE6046458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_25 Register BUF_RTRN_DC_C_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_25 0x46460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_25 0xE6046460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_25 Register BUF_RTRN_DC_D_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_25 0x46468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_25 0xE6046468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_25 Register BUF_RTRN_DC_E_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_25 0x46470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_25 0xE6046470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_25 Register BUF_RTRN_DC_F_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_25 0x46478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_25 0xE6046478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_25 Register BUF_RTRN_DC_10_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_25 0x46480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_25 0xE6046480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_25 Register BUF_RTRN_DC_11_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_25 0x46488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_25 0xE6046488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_25 Register BUF_RTRN_DC_12_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_25 0x46490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_25 0xE6046490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_25 Register BUF_RTRN_DC_13_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_25 0x46498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_25 0xE6046498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_25 Register BUF_RTRN_DC_14_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_25 0x464A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_25 0xE60464A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_25 Register BUF_RTRN_DC_15_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_25 0x464A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_25 0xE60464A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_25 Register BUF_RTRN_DC_16_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_25 0x464B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_25 0xE60464B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_25 Register BUF_RTRN_DC_17_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_25 0x464B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_25 0xE60464B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_25 Register BUF_RTRN_DC_18_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_25 0x464C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_25 0xE60464C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_25 Register BUF_RTRN_DC_19_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_25 0x464C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_25 0xE60464C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_25 Register BUF_RTRN_DC_1A_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_25 0x464D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_25 0xE60464D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_25 Register BUF_RTRN_DC_1B_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_25 0x464D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_25 0xE60464D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_25 Register BUF_RTRN_DC_1C_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_25 0x464E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_25 0xE60464E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_25 Register BUF_RTRN_DC_1D_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_25 0x464E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_25 0xE60464E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_25 Register BUF_RTRN_DC_1E_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_25 0x464F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_25 0xE60464F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_25 Register BUF_RTRN_DC_1F_EGP_25 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_25 0x464F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_25 0xE60464F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_25_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_25_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_25_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_25_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_25_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_25_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_25_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_25_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_25_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DESC0_DC_0_EGP_26 Register DESC0_DC_0_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_0_EGP_26 0x47000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_0_EGP_26 0xE6047000u

//! Register Reset Value
#define DESC0_DC_0_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_0_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_0_EGP_26 Register DESC1_DC_0_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_0_EGP_26 0x47008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_0_EGP_26 0xE6047008u

//! Register Reset Value
#define DESC1_DC_0_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_0_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1_EGP_26 Register DESC0_DC_1_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1_EGP_26 0x47010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1_EGP_26 0xE6047010u

//! Register Reset Value
#define DESC0_DC_1_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1_EGP_26 Register DESC1_DC_1_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1_EGP_26 0x47018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1_EGP_26 0xE6047018u

//! Register Reset Value
#define DESC1_DC_1_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_2_EGP_26 Register DESC0_DC_2_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_2_EGP_26 0x47020
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_2_EGP_26 0xE6047020u

//! Register Reset Value
#define DESC0_DC_2_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_2_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_2_EGP_26 Register DESC1_DC_2_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_2_EGP_26 0x47028
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_2_EGP_26 0xE6047028u

//! Register Reset Value
#define DESC1_DC_2_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_2_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_3_EGP_26 Register DESC0_DC_3_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_3_EGP_26 0x47030
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_3_EGP_26 0xE6047030u

//! Register Reset Value
#define DESC0_DC_3_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_3_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_3_EGP_26 Register DESC1_DC_3_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_3_EGP_26 0x47038
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_3_EGP_26 0xE6047038u

//! Register Reset Value
#define DESC1_DC_3_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_3_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_4_EGP_26 Register DESC0_DC_4_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_4_EGP_26 0x47040
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_4_EGP_26 0xE6047040u

//! Register Reset Value
#define DESC0_DC_4_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_4_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_4_EGP_26 Register DESC1_DC_4_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_4_EGP_26 0x47048
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_4_EGP_26 0xE6047048u

//! Register Reset Value
#define DESC1_DC_4_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_4_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_5_EGP_26 Register DESC0_DC_5_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_5_EGP_26 0x47050
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_5_EGP_26 0xE6047050u

//! Register Reset Value
#define DESC0_DC_5_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_5_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_5_EGP_26 Register DESC1_DC_5_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_5_EGP_26 0x47058
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_5_EGP_26 0xE6047058u

//! Register Reset Value
#define DESC1_DC_5_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_5_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_6_EGP_26 Register DESC0_DC_6_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_6_EGP_26 0x47060
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_6_EGP_26 0xE6047060u

//! Register Reset Value
#define DESC0_DC_6_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_6_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_6_EGP_26 Register DESC1_DC_6_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_6_EGP_26 0x47068
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_6_EGP_26 0xE6047068u

//! Register Reset Value
#define DESC1_DC_6_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_6_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_7_EGP_26 Register DESC0_DC_7_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_7_EGP_26 0x47070
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_7_EGP_26 0xE6047070u

//! Register Reset Value
#define DESC0_DC_7_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_7_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_7_EGP_26 Register DESC1_DC_7_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_7_EGP_26 0x47078
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_7_EGP_26 0xE6047078u

//! Register Reset Value
#define DESC1_DC_7_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_7_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_8_EGP_26 Register DESC0_DC_8_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_8_EGP_26 0x47080
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_8_EGP_26 0xE6047080u

//! Register Reset Value
#define DESC0_DC_8_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_8_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_8_EGP_26 Register DESC1_DC_8_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_8_EGP_26 0x47088
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_8_EGP_26 0xE6047088u

//! Register Reset Value
#define DESC1_DC_8_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_8_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_9_EGP_26 Register DESC0_DC_9_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_9_EGP_26 0x47090
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_9_EGP_26 0xE6047090u

//! Register Reset Value
#define DESC0_DC_9_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_9_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_9_EGP_26 Register DESC1_DC_9_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_9_EGP_26 0x47098
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_9_EGP_26 0xE6047098u

//! Register Reset Value
#define DESC1_DC_9_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_9_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_A_EGP_26 Register DESC0_DC_A_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_A_EGP_26 0x470A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_A_EGP_26 0xE60470A0u

//! Register Reset Value
#define DESC0_DC_A_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_A_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_A_EGP_26 Register DESC1_DC_A_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_A_EGP_26 0x470A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_A_EGP_26 0xE60470A8u

//! Register Reset Value
#define DESC1_DC_A_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_A_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_B_EGP_26 Register DESC0_DC_B_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_B_EGP_26 0x470B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_B_EGP_26 0xE60470B0u

//! Register Reset Value
#define DESC0_DC_B_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_B_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_B_EGP_26 Register DESC1_DC_B_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_B_EGP_26 0x470B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_B_EGP_26 0xE60470B8u

//! Register Reset Value
#define DESC1_DC_B_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_B_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_C_EGP_26 Register DESC0_DC_C_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_C_EGP_26 0x470C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_C_EGP_26 0xE60470C0u

//! Register Reset Value
#define DESC0_DC_C_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_C_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_C_EGP_26 Register DESC1_DC_C_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_C_EGP_26 0x470C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_C_EGP_26 0xE60470C8u

//! Register Reset Value
#define DESC1_DC_C_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_C_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_D_EGP_26 Register DESC0_DC_D_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_D_EGP_26 0x470D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_D_EGP_26 0xE60470D0u

//! Register Reset Value
#define DESC0_DC_D_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_D_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_D_EGP_26 Register DESC1_DC_D_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_D_EGP_26 0x470D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_D_EGP_26 0xE60470D8u

//! Register Reset Value
#define DESC1_DC_D_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_D_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_E_EGP_26 Register DESC0_DC_E_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_E_EGP_26 0x470E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_E_EGP_26 0xE60470E0u

//! Register Reset Value
#define DESC0_DC_E_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_E_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_E_EGP_26 Register DESC1_DC_E_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_E_EGP_26 0x470E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_E_EGP_26 0xE60470E8u

//! Register Reset Value
#define DESC1_DC_E_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_E_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_F_EGP_26 Register DESC0_DC_F_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_F_EGP_26 0x470F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_F_EGP_26 0xE60470F0u

//! Register Reset Value
#define DESC0_DC_F_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_F_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_F_EGP_26 Register DESC1_DC_F_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_F_EGP_26 0x470F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_F_EGP_26 0xE60470F8u

//! Register Reset Value
#define DESC1_DC_F_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_F_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_10_EGP_26 Register DESC0_DC_10_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_10_EGP_26 0x47100
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_10_EGP_26 0xE6047100u

//! Register Reset Value
#define DESC0_DC_10_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_10_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_10_EGP_26 Register DESC1_DC_10_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_10_EGP_26 0x47108
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_10_EGP_26 0xE6047108u

//! Register Reset Value
#define DESC1_DC_10_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_10_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_11_EGP_26 Register DESC0_DC_11_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_11_EGP_26 0x47110
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_11_EGP_26 0xE6047110u

//! Register Reset Value
#define DESC0_DC_11_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_11_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_11_EGP_26 Register DESC1_DC_11_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_11_EGP_26 0x47118
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_11_EGP_26 0xE6047118u

//! Register Reset Value
#define DESC1_DC_11_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_11_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_12_EGP_26 Register DESC0_DC_12_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_12_EGP_26 0x47120
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_12_EGP_26 0xE6047120u

//! Register Reset Value
#define DESC0_DC_12_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_12_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_12_EGP_26 Register DESC1_DC_12_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_12_EGP_26 0x47128
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_12_EGP_26 0xE6047128u

//! Register Reset Value
#define DESC1_DC_12_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_12_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_13_EGP_26 Register DESC0_DC_13_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_13_EGP_26 0x47130
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_13_EGP_26 0xE6047130u

//! Register Reset Value
#define DESC0_DC_13_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_13_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_13_EGP_26 Register DESC1_DC_13_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_13_EGP_26 0x47138
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_13_EGP_26 0xE6047138u

//! Register Reset Value
#define DESC1_DC_13_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_13_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_14_EGP_26 Register DESC0_DC_14_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_14_EGP_26 0x47140
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_14_EGP_26 0xE6047140u

//! Register Reset Value
#define DESC0_DC_14_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_14_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_14_EGP_26 Register DESC1_DC_14_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_14_EGP_26 0x47148
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_14_EGP_26 0xE6047148u

//! Register Reset Value
#define DESC1_DC_14_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_14_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_15_EGP_26 Register DESC0_DC_15_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_15_EGP_26 0x47150
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_15_EGP_26 0xE6047150u

//! Register Reset Value
#define DESC0_DC_15_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_15_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_15_EGP_26 Register DESC1_DC_15_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_15_EGP_26 0x47158
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_15_EGP_26 0xE6047158u

//! Register Reset Value
#define DESC1_DC_15_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_15_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_16_EGP_26 Register DESC0_DC_16_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_16_EGP_26 0x47160
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_16_EGP_26 0xE6047160u

//! Register Reset Value
#define DESC0_DC_16_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_16_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_16_EGP_26 Register DESC1_DC_16_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_16_EGP_26 0x47168
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_16_EGP_26 0xE6047168u

//! Register Reset Value
#define DESC1_DC_16_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_16_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_17_EGP_26 Register DESC0_DC_17_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_17_EGP_26 0x47170
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_17_EGP_26 0xE6047170u

//! Register Reset Value
#define DESC0_DC_17_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_17_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_17_EGP_26 Register DESC1_DC_17_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_17_EGP_26 0x47178
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_17_EGP_26 0xE6047178u

//! Register Reset Value
#define DESC1_DC_17_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_17_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_18_EGP_26 Register DESC0_DC_18_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_18_EGP_26 0x47180
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_18_EGP_26 0xE6047180u

//! Register Reset Value
#define DESC0_DC_18_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_18_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_18_EGP_26 Register DESC1_DC_18_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_18_EGP_26 0x47188
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_18_EGP_26 0xE6047188u

//! Register Reset Value
#define DESC1_DC_18_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_18_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_19_EGP_26 Register DESC0_DC_19_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_19_EGP_26 0x47190
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_19_EGP_26 0xE6047190u

//! Register Reset Value
#define DESC0_DC_19_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_19_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_19_EGP_26 Register DESC1_DC_19_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_19_EGP_26 0x47198
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_19_EGP_26 0xE6047198u

//! Register Reset Value
#define DESC1_DC_19_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_19_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1A_EGP_26 Register DESC0_DC_1A_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1A_EGP_26 0x471A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1A_EGP_26 0xE60471A0u

//! Register Reset Value
#define DESC0_DC_1A_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1A_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1A_EGP_26 Register DESC1_DC_1A_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1A_EGP_26 0x471A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1A_EGP_26 0xE60471A8u

//! Register Reset Value
#define DESC1_DC_1A_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1A_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1B_EGP_26 Register DESC0_DC_1B_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1B_EGP_26 0x471B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1B_EGP_26 0xE60471B0u

//! Register Reset Value
#define DESC0_DC_1B_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1B_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1B_EGP_26 Register DESC1_DC_1B_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1B_EGP_26 0x471B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1B_EGP_26 0xE60471B8u

//! Register Reset Value
#define DESC1_DC_1B_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1B_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1C_EGP_26 Register DESC0_DC_1C_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1C_EGP_26 0x471C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1C_EGP_26 0xE60471C0u

//! Register Reset Value
#define DESC0_DC_1C_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1C_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1C_EGP_26 Register DESC1_DC_1C_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1C_EGP_26 0x471C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1C_EGP_26 0xE60471C8u

//! Register Reset Value
#define DESC1_DC_1C_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1C_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1D_EGP_26 Register DESC0_DC_1D_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1D_EGP_26 0x471D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1D_EGP_26 0xE60471D0u

//! Register Reset Value
#define DESC0_DC_1D_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1D_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1D_EGP_26 Register DESC1_DC_1D_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1D_EGP_26 0x471D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1D_EGP_26 0xE60471D8u

//! Register Reset Value
#define DESC1_DC_1D_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1D_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1E_EGP_26 Register DESC0_DC_1E_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1E_EGP_26 0x471E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1E_EGP_26 0xE60471E0u

//! Register Reset Value
#define DESC0_DC_1E_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1E_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1E_EGP_26 Register DESC1_DC_1E_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1E_EGP_26 0x471E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1E_EGP_26 0xE60471E8u

//! Register Reset Value
#define DESC1_DC_1E_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1E_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC0_DC_1F_EGP_26 Register DESC0_DC_1F_EGP_26 - Egress Port 64 Bit DC Descriptor DDW0
//! @{

//! Register Offset (relative)
#define DESC0_DC_1F_EGP_26 0x471F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC0_DC_1F_EGP_26 0xE60471F0u

//! Register Reset Value
#define DESC0_DC_1F_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 0
#define DESC0_DC_1F_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC1_DC_1F_EGP_26 Register DESC1_DC_1F_EGP_26 - Egress Port 64 Bit DC Descriptor DDW1
//! @{

//! Register Offset (relative)
#define DESC1_DC_1F_EGP_26 0x471F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DESC1_DC_1F_EGP_26 0xE60471F8u

//! Register Reset Value
#define DESC1_DC_1F_EGP_26_RST 0x0000000000000000u

//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_26_DESC_POS 0
//! Field DESC - DC Descriptor Double Double Word 1
#define DESC1_DC_1F_EGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup BUF_RTRN_DC_0_EGP_26 Register BUF_RTRN_DC_0_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_0_EGP_26 0x47400
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_0_EGP_26 0xE6047400u

//! Register Reset Value
#define BUF_RTRN_DC_0_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_0_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_0_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_0_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_0_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1_EGP_26 Register BUF_RTRN_DC_1_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1_EGP_26 0x47408
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1_EGP_26 0xE6047408u

//! Register Reset Value
#define BUF_RTRN_DC_1_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_2_EGP_26 Register BUF_RTRN_DC_2_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_2_EGP_26 0x47410
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_2_EGP_26 0xE6047410u

//! Register Reset Value
#define BUF_RTRN_DC_2_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_2_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_2_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_2_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_2_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_3_EGP_26 Register BUF_RTRN_DC_3_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_3_EGP_26 0x47418
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_3_EGP_26 0xE6047418u

//! Register Reset Value
#define BUF_RTRN_DC_3_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_3_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_3_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_3_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_3_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_4_EGP_26 Register BUF_RTRN_DC_4_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_4_EGP_26 0x47420
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_4_EGP_26 0xE6047420u

//! Register Reset Value
#define BUF_RTRN_DC_4_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_4_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_4_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_4_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_4_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_5_EGP_26 Register BUF_RTRN_DC_5_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_5_EGP_26 0x47428
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_5_EGP_26 0xE6047428u

//! Register Reset Value
#define BUF_RTRN_DC_5_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_5_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_5_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_5_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_5_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_6_EGP_26 Register BUF_RTRN_DC_6_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_6_EGP_26 0x47430
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_6_EGP_26 0xE6047430u

//! Register Reset Value
#define BUF_RTRN_DC_6_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_6_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_6_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_6_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_6_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_7_EGP_26 Register BUF_RTRN_DC_7_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_7_EGP_26 0x47438
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_7_EGP_26 0xE6047438u

//! Register Reset Value
#define BUF_RTRN_DC_7_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_7_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_7_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_7_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_7_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_8_EGP_26 Register BUF_RTRN_DC_8_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_8_EGP_26 0x47440
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_8_EGP_26 0xE6047440u

//! Register Reset Value
#define BUF_RTRN_DC_8_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_8_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_8_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_8_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_8_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_9_EGP_26 Register BUF_RTRN_DC_9_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_9_EGP_26 0x47448
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_9_EGP_26 0xE6047448u

//! Register Reset Value
#define BUF_RTRN_DC_9_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_9_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_9_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_9_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_9_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_A_EGP_26 Register BUF_RTRN_DC_A_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_A_EGP_26 0x47450
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_A_EGP_26 0xE6047450u

//! Register Reset Value
#define BUF_RTRN_DC_A_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_A_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_A_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_A_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_A_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_B_EGP_26 Register BUF_RTRN_DC_B_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_B_EGP_26 0x47458
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_B_EGP_26 0xE6047458u

//! Register Reset Value
#define BUF_RTRN_DC_B_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_B_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_B_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_B_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_B_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_C_EGP_26 Register BUF_RTRN_DC_C_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_C_EGP_26 0x47460
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_C_EGP_26 0xE6047460u

//! Register Reset Value
#define BUF_RTRN_DC_C_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_C_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_C_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_C_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_C_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_D_EGP_26 Register BUF_RTRN_DC_D_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_D_EGP_26 0x47468
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_D_EGP_26 0xE6047468u

//! Register Reset Value
#define BUF_RTRN_DC_D_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_D_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_D_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_D_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_D_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_E_EGP_26 Register BUF_RTRN_DC_E_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_E_EGP_26 0x47470
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_E_EGP_26 0xE6047470u

//! Register Reset Value
#define BUF_RTRN_DC_E_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_E_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_E_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_E_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_E_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_F_EGP_26 Register BUF_RTRN_DC_F_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_F_EGP_26 0x47478
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_F_EGP_26 0xE6047478u

//! Register Reset Value
#define BUF_RTRN_DC_F_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_F_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_F_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_F_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_F_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_10_EGP_26 Register BUF_RTRN_DC_10_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_10_EGP_26 0x47480
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_10_EGP_26 0xE6047480u

//! Register Reset Value
#define BUF_RTRN_DC_10_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_10_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_10_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_10_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_10_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_11_EGP_26 Register BUF_RTRN_DC_11_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_11_EGP_26 0x47488
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_11_EGP_26 0xE6047488u

//! Register Reset Value
#define BUF_RTRN_DC_11_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_11_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_11_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_11_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_11_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_12_EGP_26 Register BUF_RTRN_DC_12_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_12_EGP_26 0x47490
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_12_EGP_26 0xE6047490u

//! Register Reset Value
#define BUF_RTRN_DC_12_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_12_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_12_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_12_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_12_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_13_EGP_26 Register BUF_RTRN_DC_13_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_13_EGP_26 0x47498
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_13_EGP_26 0xE6047498u

//! Register Reset Value
#define BUF_RTRN_DC_13_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_13_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_13_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_13_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_13_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_14_EGP_26 Register BUF_RTRN_DC_14_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_14_EGP_26 0x474A0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_14_EGP_26 0xE60474A0u

//! Register Reset Value
#define BUF_RTRN_DC_14_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_14_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_14_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_14_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_14_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_15_EGP_26 Register BUF_RTRN_DC_15_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_15_EGP_26 0x474A8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_15_EGP_26 0xE60474A8u

//! Register Reset Value
#define BUF_RTRN_DC_15_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_15_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_15_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_15_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_15_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_16_EGP_26 Register BUF_RTRN_DC_16_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_16_EGP_26 0x474B0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_16_EGP_26 0xE60474B0u

//! Register Reset Value
#define BUF_RTRN_DC_16_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_16_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_16_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_16_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_16_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_17_EGP_26 Register BUF_RTRN_DC_17_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_17_EGP_26 0x474B8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_17_EGP_26 0xE60474B8u

//! Register Reset Value
#define BUF_RTRN_DC_17_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_17_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_17_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_17_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_17_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_18_EGP_26 Register BUF_RTRN_DC_18_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_18_EGP_26 0x474C0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_18_EGP_26 0xE60474C0u

//! Register Reset Value
#define BUF_RTRN_DC_18_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_18_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_18_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_18_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_18_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_19_EGP_26 Register BUF_RTRN_DC_19_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_19_EGP_26 0x474C8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_19_EGP_26 0xE60474C8u

//! Register Reset Value
#define BUF_RTRN_DC_19_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_19_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_19_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_19_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_19_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1A_EGP_26 Register BUF_RTRN_DC_1A_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1A_EGP_26 0x474D0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1A_EGP_26 0xE60474D0u

//! Register Reset Value
#define BUF_RTRN_DC_1A_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1A_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1A_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1A_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1A_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1B_EGP_26 Register BUF_RTRN_DC_1B_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1B_EGP_26 0x474D8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1B_EGP_26 0xE60474D8u

//! Register Reset Value
#define BUF_RTRN_DC_1B_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1B_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1B_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1B_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1B_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1C_EGP_26 Register BUF_RTRN_DC_1C_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1C_EGP_26 0x474E0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1C_EGP_26 0xE60474E0u

//! Register Reset Value
#define BUF_RTRN_DC_1C_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1C_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1C_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1C_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1C_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1D_EGP_26 Register BUF_RTRN_DC_1D_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1D_EGP_26 0x474E8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1D_EGP_26 0xE60474E8u

//! Register Reset Value
#define BUF_RTRN_DC_1D_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1D_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1D_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1D_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1D_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1E_EGP_26 Register BUF_RTRN_DC_1E_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1E_EGP_26 0x474F0
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1E_EGP_26 0xE60474F0u

//! Register Reset Value
#define BUF_RTRN_DC_1E_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1E_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1E_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1E_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1E_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup BUF_RTRN_DC_1F_EGP_26 Register BUF_RTRN_DC_1F_EGP_26 - Egress Port 64 Bit DC Buffer Return
//! @{

//! Register Offset (relative)
#define BUF_RTRN_DC_1F_EGP_26 0x474F8
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_BUF_RTRN_DC_1F_EGP_26 0xE60474F8u

//! Register Reset Value
#define BUF_RTRN_DC_1F_EGP_26_RST 0x07800000FFFFFFFFu

//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_26_BUFL_POS 0
//! Field BUFL - DC Buffer Return Lower bits
#define BUF_RTRN_DC_1F_EGP_26_BUFL_MASK 0xFFFFFFFFu

//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_26_POOLID_POS 32
//! Field POOLID - Pool ID
#define BUF_RTRN_DC_1F_EGP_26_POOLID_MASK 0xF00000000u

//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_26_POLICYID_POS 46
//! Field POLICYID - Policy ID
#define BUF_RTRN_DC_1F_EGP_26_POLICYID_MASK 0x3FC00000000000u

//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_26_BUFH_POS 55
//! Field BUFH - DC Buffer Return Higher bits
#define BUF_RTRN_DC_1F_EGP_26_BUFH_MASK 0x780000000000000u

//! @}

//! \defgroup DBG_DESC64_0 Register DBG_DESC64_0 - Hardware Debug Register
//! @{

//! Register Offset (relative)
#define DBG_DESC64_0 0x80000
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DBG_DESC64_0 0xE6080000u

//! Register Reset Value
#define DBG_DESC64_0_RST 0x0000000000000000u

//! Field DBG - Debug
#define DBG_DESC64_0_DBG_POS 0
//! Field DBG - Debug
#define DBG_DESC64_0_DBG_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DBG_DESC64_1 Register DBG_DESC64_1 - Hardware Debug Register
//! @{

//! Register Offset (relative)
#define DBG_DESC64_1 0x80008
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_DBG_DESC64_1 0xE6080008u

//! Register Reset Value
#define DBG_DESC64_1_RST 0x0000000000000000u

//! Field DBG - Debug
#define DBG_DESC64_1_DBG_POS 0
//! Field DBG - Debug
#define DBG_DESC64_1_DBG_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup TEST_DESC64_0 Register TEST_DESC64_0 - Hardware Test Register
//! @{

//! Register Offset (relative)
#define TEST_DESC64_0 0x80010
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_TEST_DESC64_0 0xE6080010u

//! Register Reset Value
#define TEST_DESC64_0_RST 0x0000000000000000u

//! Field TEST - Test
#define TEST_DESC64_0_TEST_POS 0
//! Field TEST - Test
#define TEST_DESC64_0_TEST_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup TEST_DESC64_1 Register TEST_DESC64_1 - Hardware Test Register
//! @{

//! Register Offset (relative)
#define TEST_DESC64_1 0x80018
//! Register Offset (absolute) for 1st Instance CQM_DC_DESC_PORT
#define CQM_DC_DESC_PORT_TEST_DESC64_1 0xE6080018u

//! Register Reset Value
#define TEST_DESC64_1_RST 0x0000000000000000u

//! Field TEST - Test
#define TEST_DESC64_1_TEST_POS 0
//! Field TEST - Test
#define TEST_DESC64_1_TEST_MASK 0xFFFFFFFFFFFFFFFFu

//! @}

//! @}

#endif
