<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>hdmi_axi_full</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hdmi_axi_full_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4ad5730b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hdmi_axi_full_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4ad5730b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ec89ffb1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>hdmi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_de</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_d</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_scl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_sda</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>txn_request</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>Base address of targeted slave</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/gen_pat.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hdmi_axi_full_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/i2c_sender.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/zedboard_hdmi_720p.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hdmi_axi_full_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a0495bf6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/gen_pat.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hdmi_axi_full_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/i2c_sender.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/zedboard_hdmi_720p.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hdmi_axi_full_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/hdmi_axi_full_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ec89ffb1</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>*enhanced* hdmi axi ip package</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>Base address of targeted slave</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">hdmi_axi_full_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>hdmi_axi_full_v1.0</xilinx:displayName>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-07-08T08:16:10Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f591d4c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516e8501_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755fcb06_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d01fd5e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7b262_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4148fd4f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3b0877_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252cada8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2094385a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2805a8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eae0cf3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76974437_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7dc9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1ab698_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cac03c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf0d784_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e86b2c4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b06363_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b4cca3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a4bdc3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61605f94_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1761b6ba_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136514ae_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541f907d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46173cb0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab1a86b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766e3dca_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f89245f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114a9c45_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16757cdc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0023d6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f97972c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146e9fc9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3169f0ab_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad16c5e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cef2866_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7751b327_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d2d183_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de6e8ee_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42416f2d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5ec789_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39323122_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c4ec8e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4615d0ca_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31376d0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193f2a5b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a25363_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76501c43_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1eaf7b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611304ac_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a693433_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d75d5c2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5a609e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b577a27_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4c4230_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564b4fa1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1a0cbb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ec350e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159d1857_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165981b0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a27015_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223286b4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9141fea_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1852cb58_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577a0c7c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342c2dc4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31900d29_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e6fb36_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b30908_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d4bb2a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228afd2c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2961bcf0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241517_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af4fccb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a142a10_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cdbac_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecef9bb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454eabfa_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c41e63d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c10f2a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c0355_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd48cc8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f07902_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631fd932_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0afd58_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ed4359_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64159411_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125577d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e852399_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bf68d0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42933355_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e448f47_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e366d62_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c304a11_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c91b5df_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e96d10_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1922ba84_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2651d8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2ea4e5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52296957_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77daaa3e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d49fc4e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53203907_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5649b3fe_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a638f3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc00a4f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ef7b6a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633980eb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb05cfd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf18349_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d8ac5e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34079068_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d42a3f3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4565dc00_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a917af_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3008eec5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225113e1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237ee136_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a27e9f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ac126a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538ccbb8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a460d1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1a67f0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c10bfa_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af0422_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b90c80_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278187a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e077114_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d275c1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c05c4fa_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6dfa6a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17356841_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470f953b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee5ae9a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424ed96a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3237b246_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420bf306_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dab0da6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25849c89_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480e2676_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac94551_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f4e1a4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc29875_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69efa87_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288bc606_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33be7235_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56932736_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ff6755_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa9541d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ae8622_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6e474c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514697b9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344a16a2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755646c4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0542c5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c88f8e5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0669bf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d9031_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba48335_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef199e2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53849a0a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534d2b30_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@857766e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f9f236_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141b171c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad035ee_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db08a70_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cc3d88_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9af8b2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a12ec1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@925c388_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f59b84_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215a9c99_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c44c726_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5ee2c6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3feffb03_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a265a8c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2943ec_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45630d9a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3de022_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5785f0a1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdb399e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1dd32a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7e7258_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2d87b3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162c27c6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a1bfdd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670522bd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49374c5d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ce9e1b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110610c1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bed1926_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344d26a7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cb87b5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17606b49_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f01221c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5672fa_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58727c9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30592d8d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a835e4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12941667_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ce7e65_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc27d64_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131df008_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520c22be_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2030d48e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4628fb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff4af79_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec0799_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30cc1b74_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac8bc2e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8968c86_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b8a7de_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe8a9c2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203555db_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0ce192_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667e97_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424f0f79_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb25ef5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a864a61_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2996d3f3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3e80fc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b60421e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbe77b1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3532c3d6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1f9dc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5550723a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379d637d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a65fba1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b34fc40_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5731c119_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdff03f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6c87336f"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="686493bf"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="eb8b48eb"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="929b2e09"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="22702d50"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
