
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2596888 heartbeat IPC: 3.85076 cumulative IPC: 3.85076 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5189234 heartbeat IPC: 3.85751 cumulative IPC: 3.85413 (Simulation time: 0 hr 1 min 10 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6485521 (Simulation time: 0 hr 1 min 27 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 29688853 heartbeat IPC: 0.40817 cumulative IPC: 0.215486 (Simulation time: 0 hr 3 min 28 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76025585 heartbeat IPC: 0.215812 cumulative IPC: 0.215703 (Simulation time: 0 hr 7 min 26 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 123318987 heartbeat IPC: 0.211446 cumulative IPC: 0.21398 (Simulation time: 0 hr 11 min 32 sec) 
Finished CPU 0 instructions: 25000003 cycles: 116833466 cumulative IPC: 0.21398 (Simulation time: 0 hr 11 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.21398 instructions: 25000003 cycles: 116833466
cpu0_DTLB TOTAL     ACCESS:    4490731  HIT:    4456684  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1991169  HIT:    1986548  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2499562  HIT:    2470136  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 523.181 cycles
cpu0_ITLB TOTAL     ACCESS:     468315  HIT:     468315  MISS:          0
cpu0_ITLB LOAD      ACCESS:     468315  HIT:     468315  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     549379  HIT:     549379  MISS:          0
cpu0_L1I LOAD      ACCESS:     549379  HIT:     549379  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 947.367 cycles
cpu0_L1D TOTAL     ACCESS:    5897716  HIT:    3946064  MISS:    1951652
cpu0_L1D LOAD      ACCESS:    1401328  HIT:    1105781  MISS:     295547
cpu0_L1D RFO       ACCESS:    4464146  HIT:    2809129  MISS:    1655017
cpu0_L1D PREFETCH  ACCESS:      14521  HIT:      13442  MISS:       1079
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17721  HIT:      17712  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:      38829  ISSUED:      15311  USEFUL:        323  USELESS:        756
cpu0_L1D AVERAGE MISS LATENCY: 735.179 cycles
cpu0_L2C TOTAL     ACCESS:    3871006  HIT:    2658989  MISS:    1212017
cpu0_L2C LOAD      ACCESS:     295547  HIT:      92340  MISS:     203207
cpu0_L2C RFO       ACCESS:    1655017  HIT:     739266  MISS:     915751
cpu0_L2C PREFETCH  ACCESS:     265390  HIT:     172397  MISS:      92993
cpu0_L2C WRITEBACK ACCESS:    1655043  HIT:    1654986  MISS:         57
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     398992  ISSUED:     398958  USEFUL:      96791  USELESS:        186
cpu0_L2C AVERAGE MISS LATENCY: 1251.87 cycles
LLC TOTAL     ACCESS:    2201424  HIT:    1018964  MISS:    1182460
LLC LOAD      ACCESS:     198847  HIT:      18087  MISS:     180760
LLC RFO       ACCESS:     915698  HIT:      29115  MISS:     886583
LLC PREFETCH  ACCESS:     171028  HIT:      55964  MISS:     115064
LLC WRITEBACK ACCESS:     915842  HIT:     915798  MISS:         44
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1368.61 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      70533  ROW_BUFFER_MISS:    1111883
 DBUS AVG_CONGESTED_CYCLE:    3.99562
 WQ ROW_BUFFER_HIT:      25163  ROW_BUFFER_MISS:     861497  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

