vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_1_0/sim/design_1_axi_vdma_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_2_0/sim/design_1_axi_vdma_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../../MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd" \
"../../../bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd" \
"../../../../MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/dvi_encoder.vhd" \
"../../../../MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/clock_system.vhd" \
"../../../../MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_Video_IO_2_HDMI_TMDS_0_0/sim/design_1_Video_IO_2_HDMI_TMDS_0_0.vhd" \

nosort
