# Four TPU-like compute cores + pooling, SIMD and off-chip DRAM controller
name: tpu_like_single_core

cores:
  0: tpu_like.yaml   # compute A
  1: pooling.yaml    # pooling engine
  2: simd.yaml       # SIMD unit
  3: offchip.yaml    # DRAM controller

offchip_core_id: 3     # core that fronts external memory
unit_energy_cost: 0    # default energy for core_connectivity

core_connectivity:

  # ───── Pooling core connected to every compute core ─────
  - type: link
    cores: [0, 1]
    bandwidth: 32

  # ───── SIMD core connected to every compute core ─────
  - type: link
    cores: [0, 2]
    bandwidth: 32

  # ───── Shared bus to off-chip memory (all cores ↔ DRAM) ─────
  - type: bus
    cores: [0, 1, 2, 3]
    bandwidth: 64        # wider than on-chip point-to-point links
