-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Apr 26 18:41:24 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity example is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	A_address0 : out std_logic_vector (31 downto 0);
	A_ce0 : out std_logic;
	A_we0 : out std_logic;
	A_dout0 : out std_logic_vector (31 downto 0);
	A_din0 : in std_logic_vector (31 downto 0);
	A_address1 : out std_logic_vector (31 downto 0);
	A_ce1 : out std_logic;
	A_we1 : out std_logic;
	A_dout1 : out std_logic_vector (31 downto 0);
	A_din1 : in std_logic_vector (31 downto 0);
	B_address0 : out std_logic_vector (31 downto 0);
	B_ce0 : out std_logic;
	B_we0 : out std_logic;
	B_dout0 : out std_logic_vector (31 downto 0);
	B_din0 : in std_logic_vector (31 downto 0);
	B_address1 : out std_logic_vector (31 downto 0);
	B_ce1 : out std_logic;
	B_we1 : out std_logic;
	B_dout1 : out std_logic_vector (31 downto 0);
	B_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of example is 

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_4_nReadyArray_2 : std_logic;
	signal fork_4_validArray_2 : std_logic;
	signal fork_4_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_7_clk : std_logic;
	signal forkC_7_rst : std_logic;
	signal forkC_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_7_pValidArray_0 : std_logic;
	signal forkC_7_readyArray_0 : std_logic;
	signal forkC_7_nReadyArray_0 : std_logic;
	signal forkC_7_validArray_0 : std_logic;
	signal forkC_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_1 : std_logic;
	signal forkC_7_validArray_1 : std_logic;
	signal forkC_7_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_2 : std_logic;
	signal forkC_7_validArray_2 : std_logic;
	signal forkC_7_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_7_nReadyArray_3 : std_logic;
	signal forkC_7_validArray_3 : std_logic;
	signal forkC_7_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_4_clk : std_logic;
	signal branchC_4_rst : std_logic;
	signal branchC_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_4_pValidArray_0 : std_logic;
	signal branchC_4_pValidArray_1 : std_logic;
	signal branchC_4_readyArray_0 : std_logic;
	signal branchC_4_readyArray_1 : std_logic;
	signal branchC_4_nReadyArray_0 : std_logic;
	signal branchC_4_validArray_0 : std_logic;
	signal branchC_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_4_nReadyArray_1 : std_logic;
	signal branchC_4_validArray_1 : std_logic;
	signal branchC_4_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(6 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(6 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal phi_2_clk : std_logic;
	signal phi_2_rst : std_logic;
	signal phi_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_2_pValidArray_0 : std_logic;
	signal phi_2_pValidArray_1 : std_logic;
	signal phi_2_pValidArray_2 : std_logic;
	signal phi_2_readyArray_0 : std_logic;
	signal phi_2_readyArray_1 : std_logic;
	signal phi_2_readyArray_2 : std_logic;
	signal phi_2_nReadyArray_0 : std_logic;
	signal phi_2_validArray_0 : std_logic;
	signal phi_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_5_clk : std_logic;
	signal load_5_rst : std_logic;
	signal load_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_5_dataInArray_1 : std_logic_vector(6 downto 0);
	signal load_5_pValidArray_0 : std_logic;
	signal load_5_pValidArray_1 : std_logic;
	signal load_5_readyArray_0 : std_logic;
	signal load_5_readyArray_1 : std_logic;
	signal load_5_nReadyArray_0 : std_logic;
	signal load_5_validArray_0 : std_logic;
	signal load_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_5_nReadyArray_1 : std_logic;
	signal load_5_validArray_1 : std_logic;
	signal load_5_dataOutArray_1 : std_logic_vector(6 downto 0);

	signal load_8_clk : std_logic;
	signal load_8_rst : std_logic;
	signal load_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_8_dataInArray_1 : std_logic_vector(6 downto 0);
	signal load_8_pValidArray_0 : std_logic;
	signal load_8_pValidArray_1 : std_logic;
	signal load_8_readyArray_0 : std_logic;
	signal load_8_readyArray_1 : std_logic;
	signal load_8_nReadyArray_0 : std_logic;
	signal load_8_validArray_0 : std_logic;
	signal load_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_8_nReadyArray_1 : std_logic;
	signal load_8_validArray_1 : std_logic;
	signal load_8_dataOutArray_1 : std_logic_vector(6 downto 0);

	signal fsub_9_clk : std_logic;
	signal fsub_9_rst : std_logic;
	signal fsub_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fsub_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal fsub_9_pValidArray_0 : std_logic;
	signal fsub_9_pValidArray_1 : std_logic;
	signal fsub_9_readyArray_0 : std_logic;
	signal fsub_9_readyArray_1 : std_logic;
	signal fsub_9_nReadyArray_0 : std_logic;
	signal fsub_9_validArray_0 : std_logic;
	signal fsub_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fcmp_10_clk : std_logic;
	signal fcmp_10_rst : std_logic;
	signal fcmp_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fcmp_10_dataInArray_1 : std_logic_vector(31 downto 0);
	signal fcmp_10_pValidArray_0 : std_logic;
	signal fcmp_10_pValidArray_1 : std_logic;
	signal fcmp_10_readyArray_0 : std_logic;
	signal fcmp_10_readyArray_1 : std_logic;
	signal fcmp_10_nReadyArray_0 : std_logic;
	signal fcmp_10_validArray_0 : std_logic;
	signal fcmp_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fadd_11_clk : std_logic;
	signal fadd_11_rst : std_logic;
	signal fadd_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fadd_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal fadd_11_pValidArray_0 : std_logic;
	signal fadd_11_pValidArray_1 : std_logic;
	signal fadd_11_readyArray_0 : std_logic;
	signal fadd_11_readyArray_1 : std_logic;
	signal fadd_11_nReadyArray_0 : std_logic;
	signal fadd_11_validArray_0 : std_logic;
	signal fadd_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal select_0_clk : std_logic;
	signal select_0_rst : std_logic;
	signal select_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal select_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal select_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal select_0_pValidArray_0 : std_logic;
	signal select_0_pValidArray_1 : std_logic;
	signal select_0_pValidArray_2 : std_logic;
	signal select_0_readyArray_0 : std_logic;
	signal select_0_readyArray_1 : std_logic;
	signal select_0_readyArray_2 : std_logic;
	signal select_0_nReadyArray_0 : std_logic;
	signal select_0_validArray_0 : std_logic;
	signal select_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_12_clk : std_logic;
	signal add_12_rst : std_logic;
	signal add_12_dataInArray_0 : std_logic_vector(6 downto 0);
	signal add_12_dataInArray_1 : std_logic_vector(6 downto 0);
	signal add_12_pValidArray_0 : std_logic;
	signal add_12_pValidArray_1 : std_logic;
	signal add_12_readyArray_0 : std_logic;
	signal add_12_readyArray_1 : std_logic;
	signal add_12_nReadyArray_0 : std_logic;
	signal add_12_validArray_0 : std_logic;
	signal add_12_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(6 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal icmp_13_clk : std_logic;
	signal icmp_13_rst : std_logic;
	signal icmp_13_dataInArray_0 : std_logic_vector(6 downto 0);
	signal icmp_13_dataInArray_1 : std_logic_vector(6 downto 0);
	signal icmp_13_pValidArray_0 : std_logic;
	signal icmp_13_pValidArray_1 : std_logic;
	signal icmp_13_readyArray_0 : std_logic;
	signal icmp_13_readyArray_1 : std_logic;
	signal icmp_13_nReadyArray_0 : std_logic;
	signal icmp_13_validArray_0 : std_logic;
	signal icmp_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(6 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(6 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(6 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(6 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(6 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(6 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(6 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(6 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(6 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(6 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_5_nReadyArray_2 : std_logic;
	signal fork_5_validArray_2 : std_logic;
	signal fork_5_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_1_clk : std_logic;
	signal phiC_1_rst : std_logic;
	signal phiC_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_1_pValidArray_0 : std_logic;
	signal phiC_1_pValidArray_1 : std_logic;
	signal phiC_1_readyArray_0 : std_logic;
	signal phiC_1_readyArray_1 : std_logic;
	signal phiC_1_nReadyArray_0 : std_logic;
	signal phiC_1_validArray_0 : std_logic;
	signal phiC_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_1_nReadyArray_1 : std_logic;
	signal phiC_1_validArray_1 : std_logic;
	signal phiC_1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_5_clk : std_logic;
	signal branchC_5_rst : std_logic;
	signal branchC_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_5_pValidArray_0 : std_logic;
	signal branchC_5_pValidArray_1 : std_logic;
	signal branchC_5_readyArray_0 : std_logic;
	signal branchC_5_readyArray_1 : std_logic;
	signal branchC_5_nReadyArray_0 : std_logic;
	signal branchC_5_validArray_0 : std_logic;
	signal branchC_5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_5_nReadyArray_1 : std_logic;
	signal branchC_5_validArray_1 : std_logic;
	signal branchC_5_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(6 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(6 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal sitofp_15_clk : std_logic;
	signal sitofp_15_rst : std_logic;
	signal sitofp_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sitofp_15_pValidArray_0 : std_logic;
	signal sitofp_15_readyArray_0 : std_logic;
	signal sitofp_15_nReadyArray_0 : std_logic;
	signal sitofp_15_validArray_0 : std_logic;
	signal sitofp_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(6 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal phiC_2_clk : std_logic;
	signal phiC_2_rst : std_logic;
	signal phiC_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_2_pValidArray_0 : std_logic;
	signal phiC_2_readyArray_0 : std_logic;
	signal phiC_2_nReadyArray_0 : std_logic;
	signal phiC_2_validArray_0 : std_logic;
	signal phiC_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal MC_A_clk : std_logic;
	signal MC_A_rst : std_logic;
	signal MC_A_dataInArray_0 : std_logic_vector(6 downto 0);
	signal MC_A_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_dataInArray_2 : std_logic_vector(6 downto 0);
	signal MC_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_pValidArray_0 : std_logic;
	signal MC_A_pValidArray_1 : std_logic;
	signal MC_A_pValidArray_2 : std_logic;
	signal MC_A_pValidArray_3 : std_logic;
	signal MC_A_readyArray_0 : std_logic;
	signal MC_A_readyArray_1 : std_logic;
	signal MC_A_readyArray_2 : std_logic;
	signal MC_A_readyArray_3 : std_logic;
	signal MC_A_nReadyArray_0 : std_logic;
	signal MC_A_validArray_0 : std_logic;
	signal MC_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_nReadyArray_1 : std_logic;
	signal MC_A_validArray_1 : std_logic;
	signal MC_A_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_we0_ce0 : std_logic;

	signal MC_B_clk : std_logic;
	signal MC_B_rst : std_logic;
	signal MC_B_dataInArray_0 : std_logic_vector(6 downto 0);
	signal MC_B_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_dataInArray_2 : std_logic_vector(6 downto 0);
	signal MC_B_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_B_pValidArray_0 : std_logic;
	signal MC_B_pValidArray_1 : std_logic;
	signal MC_B_pValidArray_2 : std_logic;
	signal MC_B_pValidArray_3 : std_logic;
	signal MC_B_readyArray_0 : std_logic;
	signal MC_B_readyArray_1 : std_logic;
	signal MC_B_readyArray_2 : std_logic;
	signal MC_B_readyArray_3 : std_logic;
	signal MC_B_nReadyArray_0 : std_logic;
	signal MC_B_validArray_0 : std_logic;
	signal MC_B_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_nReadyArray_1 : std_logic;
	signal MC_B_validArray_1 : std_logic;
	signal MC_B_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_B_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

begin


	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_4_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block1_dataOutArray_0),fork_4_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),branch_0_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_1_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),branch_1_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	Buffer_1_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),Buffer_1_dataInArray_0'length));
	sink_1_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),sink_1_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	Buffer_2_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),Buffer_2_dataInArray_0'length));
	sink_2_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),sink_2_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	branch_1_pValidArray_1 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),branch_1_dataInArray_1'length));
	branch_0_pValidArray_1 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),branch_0_dataInArray_1'length));
	branchC_4_pValidArray_1 <= fork_4_validArray_2;
	fork_4_nReadyArray_2 <= branchC_4_readyArray_1;
	branchC_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_2),branchC_4_dataInArray_1'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_7_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_7_readyArray_0;
	forkC_7_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_7_dataInArray_0'length));

	forkC_7_clk <= clk;
	forkC_7_rst <= rst;
	cst_0_pValidArray_0 <= forkC_7_validArray_0;
	forkC_7_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";
	cst_1_pValidArray_0 <= forkC_7_validArray_1;
	forkC_7_nReadyArray_1 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000000000";
	branchC_4_pValidArray_0 <= forkC_7_validArray_2;
	forkC_7_nReadyArray_2 <= branchC_4_readyArray_0;
	branchC_4_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_7_dataOutArray_2),branchC_4_dataInArray_0'length));
	brCst_block1_pValidArray_0 <= forkC_7_validArray_3;
	forkC_7_nReadyArray_3 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_4_clk <= clk;
	branchC_4_rst <= rst;
	Buffer_3_pValidArray_0 <= branchC_4_validArray_0;
	branchC_4_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_4_dataOutArray_0),Buffer_3_dataInArray_0'length));
	sink_4_pValidArray_0 <= branchC_4_validArray_1;
	branchC_4_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_4_dataOutArray_1),sink_4_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	phiC_1_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= phiC_1_readyArray_0;
	phiC_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),phiC_1_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	phi_2_pValidArray_1 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= phi_2_readyArray_1;
	phi_2_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),phi_2_dataInArray_1'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	phi_1_pValidArray_1 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),phi_1_dataInArray_1'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	phi_2_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= phi_2_readyArray_0;
	phi_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),phi_2_dataInArray_0'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	phiC_2_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= phiC_2_readyArray_0;
	phiC_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),phiC_2_dataInArray_0'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	branch_2_pValidArray_1 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),branch_2_dataInArray_1'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	fork_0_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),fork_0_dataInArray_0'length));

	phi_2_clk <= clk;
	phi_2_rst <= rst;
	fork_1_pValidArray_0 <= phi_2_validArray_0;
	phi_2_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_2_dataOutArray_0),fork_1_dataInArray_0'length));

	load_5_clk <= clk;
	load_5_rst <= rst;
	fsub_9_pValidArray_0 <= load_5_validArray_0;
	load_5_nReadyArray_0 <= fsub_9_readyArray_0;
	fsub_9_dataInArray_0 <= std_logic_vector (resize(unsigned(load_5_dataOutArray_0),fsub_9_dataInArray_0'length));
	MC_A_pValidArray_0 <= load_5_validArray_1;
	load_5_nReadyArray_1 <= MC_A_readyArray_0;
	MC_A_dataInArray_0 <= std_logic_vector (resize(unsigned(load_5_dataOutArray_1),MC_A_dataInArray_0'length));

	load_8_clk <= clk;
	load_8_rst <= rst;
	fsub_9_pValidArray_1 <= load_8_validArray_0;
	load_8_nReadyArray_0 <= fsub_9_readyArray_1;
	fsub_9_dataInArray_1 <= std_logic_vector (resize(unsigned(load_8_dataOutArray_0),fsub_9_dataInArray_1'length));
	MC_B_pValidArray_0 <= load_8_validArray_1;
	load_8_nReadyArray_1 <= MC_B_readyArray_0;
	MC_B_dataInArray_0 <= std_logic_vector (resize(unsigned(load_8_dataOutArray_1),MC_B_dataInArray_0'length));

	fsub_9_clk <= clk;
	fsub_9_rst <= rst;
	fork_2_pValidArray_0 <= fsub_9_validArray_0;
	fsub_9_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fsub_9_dataOutArray_0),fork_2_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	fcmp_10_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= fcmp_10_readyArray_1;
	fcmp_10_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),fcmp_10_dataInArray_1'length));

	fcmp_10_clk <= clk;
	fcmp_10_rst <= rst;
	select_0_pValidArray_0 <= fcmp_10_validArray_0;
	fcmp_10_nReadyArray_0 <= select_0_readyArray_0;
	select_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fcmp_10_dataOutArray_0),select_0_dataInArray_0'length));

	fadd_11_clk <= clk;
	fadd_11_rst <= rst;
	select_0_pValidArray_1 <= fadd_11_validArray_0;
	fadd_11_nReadyArray_0 <= select_0_readyArray_1;
	select_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fadd_11_dataOutArray_0),select_0_dataInArray_1'length));

	select_0_clk <= clk;
	select_0_rst <= rst;
	branch_2_pValidArray_0 <= select_0_validArray_0;
	select_0_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(select_0_dataOutArray_0),branch_2_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	add_12_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= add_12_readyArray_1;
	add_12_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),add_12_dataInArray_1'length));

	add_12_clk <= clk;
	add_12_rst <= rst;
	Buffer_4_pValidArray_0 <= add_12_validArray_0;
	add_12_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_12_dataOutArray_0),Buffer_4_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	icmp_13_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= icmp_13_readyArray_1;
	icmp_13_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),icmp_13_dataInArray_1'length));

	icmp_13_clk <= clk;
	icmp_13_rst <= rst;
	fork_5_pValidArray_0 <= icmp_13_validArray_0;
	icmp_13_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_13_dataOutArray_0),fork_5_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_12_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_12_readyArray_0;
	add_12_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),add_12_dataInArray_0'length));
	load_5_pValidArray_1 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= load_5_readyArray_1;
	load_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),load_5_dataInArray_1'length));
	load_8_pValidArray_1 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= load_8_readyArray_1;
	load_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),load_8_dataInArray_1'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	fadd_11_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= fadd_11_readyArray_0;
	fadd_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),fadd_11_dataInArray_0'length));
	select_0_pValidArray_2 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= select_0_readyArray_2;
	select_0_dataInArray_2 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),select_0_dataInArray_2'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	fcmp_10_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= fcmp_10_readyArray_0;
	fcmp_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),fcmp_10_dataInArray_0'length));
	Buffer_7_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),Buffer_7_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_13_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_13_readyArray_0;
	icmp_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_13_dataInArray_0'length));
	branch_3_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_3_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	Buffer_5_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),Buffer_5_dataInArray_0'length));
	sink_3_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_3_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	phi_1_pValidArray_2 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),phi_1_dataInArray_2'length));
	Buffer_8_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),Buffer_8_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	branch_3_pValidArray_1 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),branch_3_dataInArray_1'length));
	Buffer_9_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),Buffer_9_dataInArray_0'length));
	branchC_5_pValidArray_1 <= fork_5_validArray_2;
	fork_5_nReadyArray_2 <= branchC_5_readyArray_1;
	branchC_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_2),branchC_5_dataInArray_1'length));

	phiC_1_clk <= clk;
	phiC_1_rst <= rst;
	Buffer_6_pValidArray_0 <= phiC_1_validArray_0;
	phiC_1_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_1_dataOutArray_0),Buffer_6_dataInArray_0'length));
	fork_10_pValidArray_0 <= phiC_1_validArray_1;
	phiC_1_nReadyArray_1 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_1_dataOutArray_1),fork_10_dataInArray_0'length));

	branchC_5_clk <= clk;
	branchC_5_rst <= rst;
	phiC_1_pValidArray_1 <= branchC_5_validArray_0;
	branchC_5_nReadyArray_0 <= phiC_1_readyArray_1;
	phiC_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_5_dataOutArray_0),phiC_1_dataInArray_1'length));
	Buffer_10_pValidArray_0 <= branchC_5_validArray_1;
	branchC_5_nReadyArray_1 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_5_dataOutArray_1),Buffer_10_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_2_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000000000000000";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_3_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "1";

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_4_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "1100100";

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	phi_1_pValidArray_0 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),phi_1_dataInArray_0'length));
	Buffer_11_pValidArray_0 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),Buffer_11_dataInArray_0'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	phi_n0_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),phi_n0_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fadd_11_pValidArray_1 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fadd_11_readyArray_1;
	fadd_11_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),fadd_11_dataInArray_1'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	branchC_5_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= branchC_5_readyArray_0;
	branchC_5_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),branchC_5_dataInArray_0'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	phi_2_pValidArray_2 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= phi_2_readyArray_2;
	phi_2_dataInArray_2 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),phi_2_dataInArray_2'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	fork_3_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),fork_3_dataInArray_0'length));

	sitofp_15_clk <= clk;
	sitofp_15_rst <= rst;
	ret_0_pValidArray_0 <= sitofp_15_validArray_0;
	sitofp_15_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(sitofp_15_dataOutArray_0),ret_0_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	sitofp_15_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= sitofp_15_readyArray_0;
	sitofp_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),sitofp_15_dataInArray_0'length));

	phiC_2_clk <= clk;
	phiC_2_rst <= rst;
	sink_0_pValidArray_0 <= phiC_2_validArray_0;
	phiC_2_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_2_dataOutArray_0),sink_0_dataInArray_0'length));

	MC_A_clk <= clk;
	MC_A_rst <= rst;
	A_ce0 <= MC_A_we0_ce0;
	A_we0 <= MC_A_we0_ce0;
	load_5_pValidArray_0 <= MC_A_validArray_0;
	MC_A_nReadyArray_0 <= load_5_readyArray_0;
	load_5_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_A_dataOutArray_0),load_5_dataInArray_0'length));
	end_0_pValidArray_0 <= MC_A_validArray_1;
	MC_A_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_A_dataOutArray_1),end_0_dataInArray_0'length));

	MC_B_clk <= clk;
	MC_B_rst <= rst;
	B_ce0 <= MC_B_we0_ce0;
	B_we0 <= MC_B_we0_ce0;
	load_8_pValidArray_0 <= MC_B_validArray_0;
	MC_B_nReadyArray_0 <= load_8_readyArray_0;
	load_8_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_B_dataOutArray_0),load_8_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_B_validArray_1;
	MC_B_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_B_dataOutArray_1),end_0_dataInArray_1'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	nReadyArray(2) => fork_4_nReadyArray_2,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	validArray(2) => fork_4_validArray_2,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1,
	dataOutArray(2) => fork_4_dataOutArray_2
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_7: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_7_clk,
	rst => forkC_7_rst,
	dataInArray(0) => forkC_7_dataInArray_0,
	pValidArray(0) => forkC_7_pValidArray_0,
	readyArray(0) => forkC_7_readyArray_0,
	nReadyArray(0) => forkC_7_nReadyArray_0,
	nReadyArray(1) => forkC_7_nReadyArray_1,
	nReadyArray(2) => forkC_7_nReadyArray_2,
	nReadyArray(3) => forkC_7_nReadyArray_3,
	validArray(0) => forkC_7_validArray_0,
	validArray(1) => forkC_7_validArray_1,
	validArray(2) => forkC_7_validArray_2,
	validArray(3) => forkC_7_validArray_3,
	dataOutArray(0) => forkC_7_dataOutArray_0,
	dataOutArray(1) => forkC_7_dataOutArray_1,
	dataOutArray(2) => forkC_7_dataOutArray_2,
	dataOutArray(3) => forkC_7_dataOutArray_3
);

branchC_4: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_4_clk,
	rst => branchC_4_rst,
	dataInArray(0) => branchC_4_dataInArray_0,
	Condition(0) => branchC_4_dataInArray_1,
	pValidArray(0) => branchC_4_pValidArray_0,
	pValidArray(1) => branchC_4_pValidArray_1,
	readyArray(0) => branchC_4_readyArray_0,
	readyArray(1) => branchC_4_readyArray_1,
	nReadyArray(0) => branchC_4_nReadyArray_0,
	nReadyArray(1) => branchC_4_nReadyArray_1,
	validArray(0) => branchC_4_validArray_0,
	validArray(1) => branchC_4_validArray_1,
	dataOutArray(0) => branchC_4_dataOutArray_0,
	dataOutArray(1) => branchC_4_dataOutArray_1
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_11: entity work.transpFifo(arch) generic map (1,1,1,1,14)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_9: entity work.transpFifo(arch) generic map (1,1,1,1,13)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

phi_1: entity work.Mux(arch) generic map (3,1,7,7,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

phi_2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_2_clk,
	rst => phi_2_rst,
	Condition(0) => phi_2_dataInArray_0,
	dataInArray(0) => phi_2_dataInArray_1,
	dataInArray(1) => phi_2_dataInArray_2,
	pValidArray(0) => phi_2_pValidArray_0,
	pValidArray(1) => phi_2_pValidArray_1,
	pValidArray(2) => phi_2_pValidArray_2,
	readyArray(0) => phi_2_readyArray_0,
	readyArray(1) => phi_2_readyArray_1,
	readyArray(2) => phi_2_readyArray_2,
	nReadyArray(0) => phi_2_nReadyArray_0,
	validArray(0) => phi_2_validArray_0,
	dataOutArray(0) => phi_2_dataOutArray_0
);

load_5: entity work.mc_load_op(arch) generic map (2,2,7,32)
port map (
	clk => load_5_clk,
	rst => load_5_rst,
	dataInArray(0) => load_5_dataInArray_0,
	input_addr => load_5_dataInArray_1,
	pValidArray(0) => load_5_pValidArray_0,
	pValidArray(1) => load_5_pValidArray_1,
	readyArray(0) => load_5_readyArray_0,
	readyArray(1) => load_5_readyArray_1,
	nReadyArray(0) => load_5_nReadyArray_0,
	nReadyArray(1) => load_5_nReadyArray_1,
	validArray(0) => load_5_validArray_0,
	validArray(1) => load_5_validArray_1,
	dataOutArray(0) => load_5_dataOutArray_0,
	output_addr => load_5_dataOutArray_1
);

load_8: entity work.mc_load_op(arch) generic map (2,2,7,32)
port map (
	clk => load_8_clk,
	rst => load_8_rst,
	dataInArray(0) => load_8_dataInArray_0,
	input_addr => load_8_dataInArray_1,
	pValidArray(0) => load_8_pValidArray_0,
	pValidArray(1) => load_8_pValidArray_1,
	readyArray(0) => load_8_readyArray_0,
	readyArray(1) => load_8_readyArray_1,
	nReadyArray(0) => load_8_nReadyArray_0,
	nReadyArray(1) => load_8_nReadyArray_1,
	validArray(0) => load_8_validArray_0,
	validArray(1) => load_8_validArray_1,
	dataOutArray(0) => load_8_dataOutArray_0,
	output_addr => load_8_dataOutArray_1
);

fsub_9: entity work.fsub_op(arch) generic map (2,1,32,32)
port map (
	clk => fsub_9_clk,
	rst => fsub_9_rst,
	dataInArray(0) => fsub_9_dataInArray_0,
	dataInArray(1) => fsub_9_dataInArray_1,
	pValidArray(0) => fsub_9_pValidArray_0,
	pValidArray(1) => fsub_9_pValidArray_1,
	readyArray(0) => fsub_9_readyArray_0,
	readyArray(1) => fsub_9_readyArray_1,
	nReadyArray(0) => fsub_9_nReadyArray_0,
	validArray(0) => fsub_9_validArray_0,
	dataOutArray(0) => fsub_9_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

fcmp_10: entity work.fcmp_oge_op(arch) generic map (2,1,32,1)
port map (
	clk => fcmp_10_clk,
	rst => fcmp_10_rst,
	dataInArray(0) => fcmp_10_dataInArray_0,
	dataInArray(1) => fcmp_10_dataInArray_1,
	pValidArray(0) => fcmp_10_pValidArray_0,
	pValidArray(1) => fcmp_10_pValidArray_1,
	readyArray(0) => fcmp_10_readyArray_0,
	readyArray(1) => fcmp_10_readyArray_1,
	nReadyArray(0) => fcmp_10_nReadyArray_0,
	validArray(0) => fcmp_10_validArray_0,
	dataOutArray(0) => fcmp_10_dataOutArray_0
);

fadd_11: entity work.fadd_op(arch) generic map (2,1,32,32)
port map (
	clk => fadd_11_clk,
	rst => fadd_11_rst,
	dataInArray(0) => fadd_11_dataInArray_0,
	dataInArray(1) => fadd_11_dataInArray_1,
	pValidArray(0) => fadd_11_pValidArray_0,
	pValidArray(1) => fadd_11_pValidArray_1,
	readyArray(0) => fadd_11_readyArray_0,
	readyArray(1) => fadd_11_readyArray_1,
	nReadyArray(0) => fadd_11_nReadyArray_0,
	validArray(0) => fadd_11_validArray_0,
	dataOutArray(0) => fadd_11_dataOutArray_0
);

select_0: entity work.select_op(arch) generic map (3,1,32,32)
port map (
	clk => select_0_clk,
	rst => select_0_rst,
	Condition(0) => select_0_dataInArray_0,
	dataInArray(0) => select_0_dataInArray_1,
	dataInArray(1) => select_0_dataInArray_2,
	pValidArray(0) => select_0_pValidArray_0,
	pValidArray(1) => select_0_pValidArray_1,
	pValidArray(2) => select_0_pValidArray_2,
	readyArray(0) => select_0_readyArray_0,
	readyArray(1) => select_0_readyArray_1,
	readyArray(2) => select_0_readyArray_2,
	nReadyArray(0) => select_0_nReadyArray_0,
	validArray(0) => select_0_validArray_0,
	dataOutArray(0) => select_0_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

add_12: entity work.add_op(arch) generic map (2,1,7,7)
port map (
	clk => add_12_clk,
	rst => add_12_rst,
	dataInArray(0) => add_12_dataInArray_0,
	dataInArray(1) => add_12_dataInArray_1,
	pValidArray(0) => add_12_pValidArray_0,
	pValidArray(1) => add_12_pValidArray_1,
	readyArray(0) => add_12_readyArray_0,
	readyArray(1) => add_12_readyArray_1,
	nReadyArray(0) => add_12_nReadyArray_0,
	validArray(0) => add_12_validArray_0,
	dataOutArray(0) => add_12_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,7,7)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

icmp_13: entity work.icmp_ult_op(arch) generic map (2,1,7,1)
port map (
	clk => icmp_13_clk,
	rst => icmp_13_rst,
	dataInArray(0) => icmp_13_dataInArray_0,
	dataInArray(1) => icmp_13_dataInArray_1,
	pValidArray(0) => icmp_13_pValidArray_0,
	pValidArray(1) => icmp_13_pValidArray_1,
	readyArray(0) => icmp_13_readyArray_0,
	readyArray(1) => icmp_13_readyArray_1,
	nReadyArray(0) => icmp_13_nReadyArray_0,
	validArray(0) => icmp_13_validArray_0,
	dataOutArray(0) => icmp_13_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,3,7,7)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2
);

fork_1: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

fork_3: entity work.fork(arch) generic map (1,2,7,7)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,7,7)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	nReadyArray(2) => fork_5_nReadyArray_2,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	validArray(2) => fork_5_validArray_2,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1,
	dataOutArray(2) => fork_5_dataOutArray_2
);

phiC_1: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_1_clk,
	rst => phiC_1_rst,
	dataInArray(0) => phiC_1_dataInArray_0,
	dataInArray(1) => phiC_1_dataInArray_1,
	pValidArray(0) => phiC_1_pValidArray_0,
	pValidArray(1) => phiC_1_pValidArray_1,
	readyArray(0) => phiC_1_readyArray_0,
	readyArray(1) => phiC_1_readyArray_1,
	nReadyArray(0) => phiC_1_nReadyArray_0,
	nReadyArray(1) => phiC_1_nReadyArray_1,
	validArray(0) => phiC_1_validArray_0,
	validArray(1) => phiC_1_validArray_1,
	dataOutArray(0) => phiC_1_dataOutArray_0,
	Condition(0) => phiC_1_dataOutArray_1
);

branchC_5: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_5_clk,
	rst => branchC_5_rst,
	dataInArray(0) => branchC_5_dataInArray_0,
	Condition(0) => branchC_5_dataInArray_1,
	pValidArray(0) => branchC_5_pValidArray_0,
	pValidArray(1) => branchC_5_pValidArray_1,
	readyArray(0) => branchC_5_readyArray_0,
	readyArray(1) => branchC_5_readyArray_1,
	nReadyArray(0) => branchC_5_nReadyArray_0,
	nReadyArray(1) => branchC_5_nReadyArray_1,
	validArray(0) => branchC_5_validArray_0,
	validArray(1) => branchC_5_validArray_1,
	dataOutArray(0) => branchC_5_dataOutArray_0,
	dataOutArray(1) => branchC_5_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

source_2: entity work.source(arch) generic map (0,1,32,7)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

fork_10: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,7,7)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_7: entity work.transpFifo(arch) generic map (1,1,32,32,2)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,7,7)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

sitofp_15: entity work.sitofp_op(arch) generic map (1,1,32,32)
port map (
	clk => sitofp_15_clk,
	rst => sitofp_15_rst,
	dataInArray(0) => sitofp_15_dataInArray_0,
	pValidArray(0) => sitofp_15_pValidArray_0,
	readyArray(0) => sitofp_15_readyArray_0,
	nReadyArray(0) => sitofp_15_nReadyArray_0,
	validArray(0) => sitofp_15_validArray_0,
	dataOutArray(0) => sitofp_15_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (1,1,7,7)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	pValidArray(0) => phi_n0_pValidArray_0,
	readyArray(0) => phi_n0_readyArray_0,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phiC_2: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_2_clk,
	rst => phiC_2_rst,
	dataInArray(0) => phiC_2_dataInArray_0,
	pValidArray(0) => phiC_2_pValidArray_0,
	readyArray(0) => phiC_2_readyArray_0,
	nReadyArray(0) => phiC_2_nReadyArray_0,
	validArray(0) => phiC_2_validArray_0,
	dataOutArray(0) => phiC_2_dataOutArray_0
);

MC_A: entity work.MemCont(arch) generic map (32,7,1,1,1)
port map (
	clk => MC_A_clk,
	rst => MC_A_rst,
	io_storeDataOut => A_dout0,
	io_storeAddrOut => A_address0,
	io_storeEnable => MC_A_we0_ce0,
	io_loadDataIn => A_din1,
	io_loadAddrOut => A_address1,
	io_loadEnable => A_ce1,
	io_bbReadyToPrevs(0) => MC_A_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_dataOutArray_0,
	io_Empty_Valid => MC_A_validArray_1,
	io_Empty_Ready => MC_A_nReadyArray_1

);

MC_B: entity work.MemCont(arch) generic map (32,7,1,1,1)
port map (
	clk => MC_B_clk,
	rst => MC_B_rst,
	io_storeDataOut => B_dout0,
	io_storeAddrOut => B_address0,
	io_storeEnable => MC_B_we0_ce0,
	io_loadDataIn => B_din1,
	io_loadAddrOut => B_address1,
	io_loadEnable => B_ce1,
	io_bbReadyToPrevs(0) => MC_B_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_B_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_B_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_B_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_B_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_B_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_B_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_B_readyArray_3,
	io_wrDataPorts_valid(0) => MC_B_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_B_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_B_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_B_validArray_0,
	io_rdPortsNext_bits(0) => MC_B_dataOutArray_0,
	io_Empty_Valid => MC_B_validArray_1,
	io_Empty_Ready => MC_B_nReadyArray_1

);

end_0: entity work.end_node(arch) generic map (1,2,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

end behavioral; 
