# Verilog
Logic Design using Verilog
