Nevine AbouGhazaleh , Bruce Childers , Daniel Mosse , Rami Melhem , Matthew Craven, Energy management for real-time embedded applications with compiler support, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780771]
David H. Albonesi , Rajeev Balasubramonian , Steven G. Dropsho , Sandhya Dwarkadas , Eby G. Friedman , Michael C. Huang , Volkan Kursun , Grigorios Magklis , Michael L. Scott , Greg Semeraro , Pradip Bose , Alper Buyuktosunoglu , Peter W. Cook , Stanley E. Schuster, Dynamically Tuning Processor Resources with Adaptive Processing, Computer, v.36 n.12, p.49-58, December 2003[doi>10.1109/MC.2003.1250883]
Manish Anand , Edmund B. Nightingale , Jason Flinn, Ghosts in the machine: interfaces for better power management, Proceedings of the 2nd international conference on Mobile systems, applications, and services, June 06-09, 2004, Boston, MA, USA[doi>10.1145/990064.990070]
A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , A. Nicolau, Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints, Proceedings of the conference on Design, automation and test in Europe, p.168, March 04-08, 2002
R. Iris Bahar , Srilatha Manne, Power and energy reduction via pipeline balancing, Proceedings of the 28th annual international symposium on Computer architecture, p.218-229, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379265]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Banerjee, K. and Mehrotra, A. 2001. Global interconnect warming. IEEE Circuits and Devices Magazine 17, 5, 16--32.
Benjamin Bishop , Mary Jane Irwin, Databus charge recovery: practical considerations, Proceedings of the 1999 international symposium on Low power electronics and design, p.85-87, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.314068]
Brock, B. and Rajamani, K. 2003. Dynamic power management for embedded systems. In Proceedings of the IEEE International SOC Conference. 416--419.
Giorgio C. Buttazzo, Scalable Applications for Energy-Aware Processors, Proceedings of the Second International Conference on Embedded Software, p.153-165, October 07-09, 2002
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Buyuktosunoglu, A., Schuster, S., Brooks, D., Bose, P., Cook, P. W., and Albonesi, D. 2001. An adaptive issue queue for reduced power at high performance. In Proceedings of the 1st International Workshop on Power-Aware Computer Systems. 25--39.
Benton H. Calhoun , Frank A. Honore , Anantha Chandrakasan, Design methodology for fine-grained leakage control in MTCMOS, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871535]
Deming Chen , Jason Cong , Fei Li , Lei He, Low-power technology mapping for FPGA architectures with dual supply voltages, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968297]
G. Chen , B. Kang , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , R. Chandramouli, Energy-Aware Compilation and Execution in Java-Enabled Mobile Devices, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.34.1, April 22-26, 2003
Kihwan Choi , Ramakrishna Soma , Massoud Pedram, Dynamic voltage and frequency scaling based on workload decomposition, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013282]
Paul C. Clements, A Survey of Architecture Description Languages, Proceedings of the 8th International Workshop on Software Specification and Design, p.16, March 22-23, 1996
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Angela B. Dalton , Carla S. Ellis, Sensing user intention and context for energy management, Proceedings of the 9th conference on Hot Topics in Operating Systems, p.26-26, May 18-21, 2003, Lihue, Hawaii
Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313908]
Sandeep Dhar , Dragan Maksimović , Bruno Kranzen, Closed-loop adaptive voltage scaling controller for standard-cell ASICs, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566437]
Pedro C. Diniz, A compiler approach to performance prediction using empirical-based modeling, Proceedings of the 2003 international conference on Computational science: PartIII, June 02-04, 2003, Melbourne, Australia
Steve Dropsho , Alper Buyuktosunoglu , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Greg Semeraro , Grigorios Magklis , Michael L. Scott, Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.141, September 22-25, 2002
Steven Dropsho , Greg Semeraro , David H. Albonesi , Grigorios Magklis , Michael L. Scott, Dynamically Trading Frequency for Complexity in a GALS Microprocessor, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.157-168, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.18]
Ajay Dudani , Frank Mueller , Yifan Zhu, Energy-conserving feedback EDF scheduling for embedded systems with real-time constraints, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513865]
Dyer, C. 2004. Fuel cells and portable electronics. In Symposium On VLSI Circuits Digest of Technical Papers (2004). 124--127.
Ebergen, J., Gainsley, J., and Cunningham, P. 2004. Transistor sizing: How to control the speed and energy consumption of a circuit. In the 10th International Symposium on Asynchronous Circuits and Systems. 51--61.
Epstein, A. 2004. Millimeter-scale, micro-electromechanical systems gas turbine engines. J. Eng. Gas Turb. Power 126, 205--226.
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Xiaobo Fan , Carla S. Ellis , Alvin R. Lebeck, The synergy between power-aware memory systems and processor voltage scaling, Proceedings of the Third international conference on Power - Aware Computer Systems, December 01, 2003, San Diego, CA[doi>10.1007/978-3-540-28641-7_12]
Yunsi Fei , Lin Zhong , Niraj K. Jha, An Energy-Aware Framework for Coordinated Dynamic Software Management in Mobile Computers, Proceedings of the The IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, p.306-317, October 04-08, 2004
Ferdinand, C. 1997. Cache behavior prediction for real time systems. Ph.D. thesis, Universität des Saarlandes.
Krisztián Flautner , Steve Reinhardt , Trevor Mudge, Automatic performance setting for dynamic voltage scaling, Proceedings of the 7th annual international conference on Mobile computing and networking, p.260-271, July 2001, Rome, Italy[doi>10.1145/381677.381702]
Jason Flinn , M. Satyanarayanan, Energy-aware adaptation for mobile applications, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.48-63, December 12-15, 1999, Charleston, South Carolina, USA[doi>10.1145/319151.319155]
Daniele Folegnani , Antonio González, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379266]
Feng Gao , John P. Hayes, ILP-based optimization of sequential circuits for low power, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871542]
Genossar, D. and Shamir, N. 2003. Intel Pentium M processor power estimation, budgeting, optimization, and validation. Intel. Tech. J. 7, 2, 44--49.
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
Tony Givargis , Frank Vahid , Jörg Henkel, System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Gochman, S., Ronen, R., Anati, I., Berkovits, A., Kurts, T., Naveh, A., Saeed, A., Sperber, Z., and Valentine, R. 2003. The Intel Pentium M processor: Microarchitecture and performance. Intel. Tech. J. 7, 2, 21--59.
Gomory, R. E. and Hu, T. C. 1961. Multi-terminal network flows. J. SIAM 9, 4, 551--569.
Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, USA[doi>10.1145/215530.215546]
Flavius Gruian, Hard real-time scheduling for low-energy using stochastic data and DVS processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.46-51, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383092]
Gunther, S., Binns, F., Carmean, D., and Hall, J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Tech. J.
Sudhanva Gurumurthi , Anand Sivasubramaniam , Mahmut Kandemir , Hubertus Franke, DRPM: dynamic speed control for power management in server class disks, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003[doi>10.1145/871656.859638]
T. Heath , E. Pinheiro , J. Hom , U. Kremer , R. Bianchini, Code transformations for energy-efficient device management, IEEE Transactions on Computers, v.53 n.8, p.974-987, August 2004[doi>10.1109/TC.2004.38]
Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., and Roussel, P. 2004. The microarchitecture of the Intel Pentium 4 processor on 90nm technology. Intel Tech. J. 8, 1, 1--17.
Yen-Te Ho , Ting-Ting Hwang, Low power design using dual threshold voltage, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Jerry Hom , Ulrich Kremer, Energy management of virtual memory on diskless devices, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
R. Hossain , M. Zheng , A. Albicki, Reducing power dissipation in CMOS circuits by signal probability based transistor reordering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.3, p.361-368, November 2006[doi>10.1109/43.489107]
Chung-Hsing Hsu , Wu-Chun Feng, Effective dynamic voltage scaling through CPU-Boundedness detection, Proceedings of the 4th international conference on Power-Aware Computer Systems, December 05, 2004, Portland, OR[doi>10.1007/11574859_10]
Chung-Hsing Hsu , Ulrich Kremer, The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781137]
Hu, J., Irwin, M., Vijaykrishnan, N., and Kandemir, M. 2002. Selective trace cache: A low power and high performance fetch mechanism. Tech. Rep. CSE-02-016, Department of Computer Science and Engineering, The Pennsylvania State University (Oct.).
J. S. Hu , N. Vijaykrishnan , M. J. Irwin , M. Kandemir, Using Dynamic Branch Behavior for Power-Efficient Instruction Fetch, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.127, February 20-21, 2003
J. S. Hu , A. Nadgir , N. Vijaykrishnan , M. J. Irwin , M. Kandemir, Exploiting program hotspots and code sequentiality for instruction cache leakage management, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871606]
Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, USA[doi>10.1145/360128.360149]
Michael C. Huang , Jose Renau , Josep Torrellas, Positional adaptation of processors: application to energy reduction, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859637]
Christopher J. Hughes , Sarita V. Adve, A Formal Approach to Frequent Energy Adaptations for Multimedia Applications, Proceedings of the 31st annual international symposium on Computer architecture, p.138, June 19-23, 2004, München, Germany
Christopher J. Hughes , Jayanth Srinivasan , Sarita V. Adve, Saving energy with architectural and frequency adaptations for multimedia applications, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Intel Corporation. 2004. Wireless Intel Speedstep Power Manager. Intel Corporation.
Canturk Isci , Margaret Martonosi, Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.93, December 03-05, 2003
Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280894]
ITRSRoadmap. The International Technology Roadmap for Semiconductors. Available at http://public.itrs.net.
A. Iyer , D. Marculescu, Power aware microarchitecture resource scaling, Proceedings of the conference on Design, automation and test in Europe, p.190-196, March 2001, Munich, Germany
Anoop Iyer , Diana Marculescu, Microarchitecture-level power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.230-239, June 2002[doi>10.1109/TVLSI.2002.1043326]
Anoop Iyer , Diana Marculescu, Power efficiency of voltage scaling in multiple clock, multiple voltage cores, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.379-386, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774629]
W.-B. Jone , J. S. Wang , Hsueh-I Lu , I. P. Hsu , J.-Y. Chen, Design theory and implementation for low-power segmented bus systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.1, p.38-54, January 2003[doi>10.1145/606603.606606]
Mohan G. Kabadi , Natarajan Kannan , Palanidaran Chidambaram , Suriya Narayanan , M. Subramanian , Ranjani Parthasarathi, Dead-Block Elimination in Cache: A Mechanism to Reduce I-cache Power Consumption in High Performance Microprocessors, Proceedings of the 9th International Conference on High Performance Computing, p.79-88, December 18-21, 2002
Mahmut Kandemir , J. Ramanujam , A. Choudhary, Exploiting shared scratch pad memory space in embedded multiprocessor systems, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513974]
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
C. Kim , K. Roy, Dynamic VTH Scaling Scheme for Active Leakage Power Reduction, Proceedings of the conference on Design, automation and test in Europe, p.163, March 04-08, 2002
Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Thomas Kistler , Michael Franz, Continuous Program Optimization: Design and Evaluation, IEEE Transactions on Computers, v.50 n.6, p.549-566, June 2001[doi>10.1109/12.931893]
Thomas Kistler , Michael Franz, Continuous program optimization: A case study, ACM Transactions on Programming Languages and Systems (TOPLAS), v.25 n.4, p.500-548, July 2003[doi>10.1145/778559.778562]
Kobayashi and Sakurai. 1994. Self-adjusting threshold voltage scheme (SATS) for low-voltage high-speed operation. In Proceedings of the IEEE Custom Integrated Circuits Conference. 271--274.
Masaaki Kondo , Hiroshi Nakamura, Dynamic processor throttling for power efficient computations, Proceedings of the 4th international conference on Power-Aware Computer Systems, December 05, 2004, Portland, OR[doi>10.1007/11574859_9]
Kong, B., Kim, S., and Jun, Y. 2001. Conditional-capture flip-flop for statistical power reduction. IEEE J. Solid State Circuits 36, 8, 1263-- 1271.
Krane, R., Parsons, J., and Bar-Cohen, A. 1988. Design of a candidate thermal control system for a cryogenically cooled computer. IEEE Trans. Components, Hybrids, Manufact. Techn. 11, 4, 545--556.
Robin Kravets , P. Krishnan, Power management techniques for mobile communication, Proceedings of the 4th annual ACM/IEEE international conference on Mobile computing and networking, p.157-168, October 25-30, 1998, Dallas, Texas, USA[doi>10.1145/288235.288276]
E. Kursun , S. Ghiasi , M. Sarrafzadeh, Transistor Level Budgeting for Power Optimization, Proceedings of the 5th International Symposium on Quality Electronic Design, p.116-121, March 22-24, 2004
Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.105-116, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379007]
Seongsoo Lee , Takayasu Sakurai, Run-time voltage hopping for low-power real-time systems, Proceedings of the 37th Annual Design Automation Conference, p.806-809, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337785]
Hao Li , Srinivas Katkoori , Wai-Kei Mak, Power minimization algorithms for LUT-based FPGA technology mapping, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.1, p.33-51, January 2004[doi>10.1145/966137.966139]
Xiaodong Li , Zhenmin Li , Francis David , Pin Zhou , Yuanyuan Zhou , Sarita Adve , Sanjeev Kumar, Performance directed energy management for main memory and disks, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024425]
Sung-Soo Lim , Young Hyun Bae , Gyu Tae Jang , Byung-Do Rhee , Sang Lyul Min , Chang Yun Park , Heonshik Shin , Kunsoo Park , Soo-Mook Moon , Chong Sang Kim, An Accurate Worst Case Timing Analysis for RISC Processors, IEEE Transactions on Software Engineering, v.21 n.7, p.593-604, July 1995[doi>10.1109/32.392980]
Michael Liu , Wei-Shen Wang , Michael Orshansky, Leakage power reduction by dual-vth designs under probabilistic analysis of vth variation, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013243]
R. Llopis , M. Sachdev, Low power, testable dual edge triggered flip-flops, Proceedings of the 1996 international symposium on Low power electronics and design, p.341-345, August 12-14, 1996, Monterey, California, USA
Jacob R. Lorch , Alan Jay Smith, Improving dynamic voltage scaling algorithms withPACE, Proceedings of the 2001 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.50-61, June 2001, Cambridge, Massachusetts, USA[doi>10.1145/378420.378429]
V. De La Luz , M. Kandemir , I. Kolcu, Automatic data migration for reducing energy consumption in multi-bank memory systems, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513973]
Lyuboslavsky, V., Bishop, B., Narayanan, V., and Irwin, M. J. 2000. Design of databus charge recovery mechanism. In Proceedings of the International Conference on ASIC. ACM Press, 283--287.
Grigorios Magklis , Michael L. Scott , Greg Semeraro , David H. Albonesi , Steven Dropsho, Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859621]
Grigorios Magklis , Greg Semeraro , David H. Albonesi , Steven G. Dropsho , Sandhya Dwarkadas , Michael L. Scott, Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor, IEEE Micro, v.23 n.6, p.62-68, November 2003[doi>10.1109/MM.2003.1261388]
Diana Marculescu, Application adaptive energy efficient clustered architectures, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013318]
Thomas L. Martin , Daniel P. Siewiorek, Nonideal battery and main memory effects on CPU speed-setting for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.29-34, Feb. 2001[doi>10.1109/92.920816]
Yan Meng , Timothy Sherwood , Ryan Kastner, Exploring the limits of leakage power reduction in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.221-246, September 2005[doi>10.1145/1089008.1089009]
Shivajit Mohapatra , Radu Cornea , Nikil Dutt , Alex Nicolau , Nalini Venkatasubramanian, Integrated power management for video streaming to mobile handheld devices, Proceedings of the eleventh ACM international conference on Multimedia, November 02-08, 2003, Berkeley, CA, USA[doi>10.1145/957013.957134]
Nedovic, N., Aleksic, M., and Oklobdzija, V. 2001. Conditional techniques for low power consumption flip-flops. In Proceedings of the 8th International Conference on Electronics, Circuits, and Systems. 803--806.
Kelvin D. Nilsen , Bernt Rygg, Worst-case execution time analysis on modern processors, Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems, p.20-30, November 1995, La Jolla, California, USA[doi>10.1145/216636.216650]
Jeffrey Palm , Han Lee , Amer Diwan , J. Eliot B. Moss, When to use a compilation service?, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513862]
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.682-704, July 2000[doi>10.1145/348019.348570]
A. E. Papathanasiou , M. L. Scott, Increasing Disk Burstiness for Energy Efficiency, University of Rochester, Rochester, NY, 2002
Ketan N. Patel , Igor L. Markov, Error-correction and crosstalk avoidance in DSM busses, Proceedings of the 2003 international workshop on System-level interconnect prediction, April 05-06, 2003, Monterey, CA, USA[doi>10.1145/639929.639933]
Penzes, P., Nystrom, M., and Martin, A. 2002. Transistor sizing of energy-delay-efficient circuits. Tech. Rep. 2002003, Department of Computer Science, California Institute of Technology.
Pereira, C., Gupta, R., and Srivastava, M. 2002. PASA: A software architecture for building power aware embedded systems. In Proceedings of the IEEE CAS Workshop on Wireless Communication and Networking.
Fred J. Pollack, New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)(abstract only), Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.2, November 16-18, 1999, Haifa, Israel
Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Reducing leakage in a high-performance deep-submicron instruction cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.77-90, Feb. 2001[doi>10.1109/92.920821]
Rob A. Rutenbar , L. Richard Carley , Roberto Zafalon , Nicola Dragone, Low-power technology mapping for mixed-swing logic, Proceedings of the 2001 international symposium on Low power electronics and design, p.291-294, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383171]
Sachs, D., Adve, S., and Jones, D. 2003. Cross-layer adaptive video coding to reduce energy on general purpose processors. In Proceedings of the International Conference on Image Processing. 109--112.
Sasanka, R., Hughes, C. J., and Adve, S. V. 2002. Joint local and global hardware adaptations for energy. SIGARCH Computer Architecture News 30, 5, 144--155.
R. Schmidt , B. D. Notohardjono, High-end server low-temperature cooling, IBM Journal of Research and Development, v.46 n.6, p.739-751, November 2002[doi>10.1147/rd.466.0739]
Greg Semeraro , David H. Albonesi , Steven G. Dropsho , Grigorios Magklis , Sandhya Dwarkadas , Michael L. Scott, Dynamic frequency and voltage control for a multiple clock domain microarchitecture, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Greg Semeraro , Grigorios Magklis , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Michael L. Scott, Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.29, February 02-06, 2002
Seta, K., Hara, H., Kuroda, T., Kakumu, M., and Sakurai, T. 1995. 50&percent; active-power saving without speed degradation using standby power reduction (SPR) circuit. In Proceedings of the IEEE International Solid-State Conference. IEEE Press, 318--319.
M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th annual Design Automation Conference, p.667-672, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379045]
Dongkun Shin , Jihong Kim , Seongsoo Lee, Low-energy intra-task voltage scheduling using static timing analysis, Proceedings of the 38th annual Design Automation Conference, p.438-443, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378551]
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Phillip Stanley-Marbell , Michael S. Hsiao , Ulrich Kremer, A hardware architecture for dynamic performance and energy adaptation, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA
A. G. M. Strollo , E. Napoli , D. De Caro, New clock-gating techniques for low-power flip-flops, Proceedings of the 2000 international symposium on Low power electronics and design, p.114-119, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344540]
Anup Kumar Sultania , Dennis Sylvester , Sachin S. Sapatnekar, Transistor and Pin Reordering for Gate Oxide Leakage Reduction in Dual T{ox} Circuits, Proceedings of the IEEE International Conference on Computer Design, p.228-233, October 11-13, 2004
Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288614]
T. K. Tan , A. Raghunathan , N. K. Jha, Software Architectural Transformations: A New Approach to Low Energy Embedded Software, Proceedings of the conference on Design, Automation and Test in Europe, p.11046, March 03-07, 2003
Clark N. Taylor , Sujit Dey , Yi Zhao, Modeling and minimization of interconnect energy dissipation in nanometer technologies, Proceedings of the 38th annual Design Automation Conference, p.754-757, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379060]
Transmeta Corporation. 2001. LongRun Power Management: Dynamic Power Management for Crusoe Processors. Transmeta Corporation.
Transmeta Corporation. 2003. Crusoe Processor Product Brief: Model TM5800. Transmeta Corporation.
Turing, A. 1937. Computability and lambda-definability. J. Symbolic Logic 2, 4, 153--163.
P. Unnikrishnan , G. Chen , M. Kandemir , D. R. Mudgett, Dynamic compilation for energy adaptation, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.158-163, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774595]
Venkatachalam, V., Wang, L., Gal, A., Probst, C., and Franz, M. 2003. Proxyvm: A network-based compilation infrastructure for resource-constrained devices. Technical Report 03-13, University of California, Irvine.
Bret Victor , Kurt Keutzer, Bus encoding to prevent crosstalk delay, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Hangsheng Wang , Li-Shiuan Peh , Sharad Malik, Power-driven Design of Router Microarchitectures in On-chip Networks, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.105, December 03-05, 2003
Liqiong Wei , Zhanping Chen , Mark Johnson , Kaushik Roy , Vivek De, Design and optimization of low voltage high performance dual threshold CMOS circuits, Proceedings of the 35th annual Design Automation Conference, p.489-494, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277179]
Weiser, M., Welch, B., Demers, A. J., and Shenker, S. 1994. Scheduling for reduced CPU energy. In Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation. 13--23.
Andreas Weissel , Frank Bellosa, Process cruise control: event-driven clock scaling for dynamic power management, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581668]
Hyo-Sig Won , Kyo-Sun Kim , Kwang-Ok Jeong , Ki-Tae Park , Kyu-Myung Choi , Jeong-Taek Kong, An MTCMOS design methodology and its application to mobile computing, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871536]
Wanghong Yuan , Klara Nahrstedt, Energy-efficient soft real-time CPU scheduling for mobile multimedia systems, Proceedings of the nineteenth ACM symposium on Operating systems principles, October 19-22, 2003, Bolton Landing, NY, USA[doi>10.1145/945445.945460]
Heng Zeng , Carla S. Ellis , Alvin R. Lebeck , Amin Vahdat, ECOSystem: managing energy as a first class operating system resource, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605411]
Hui Zhang , Jan Rabaey, Low-swing interconnect interface circuits, Proceedings of the 1998 international symposium on Low power electronics and design, p.161-166, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280876]
Zhang, H., Wan, M., George, V., and Rabaey, J. 2001. Interconnect architecture exploration for low-energy reconfigurable single-chip dsps. In Proceedings of the International Symposium on Systems Synthesis. ACM Press, 33--38.
W. Zhang , J. S. Hu , V. Degalahal , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Compiler-directed instruction cache leakage optimization, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
W. Zhang , M. Karakoy , M. Kandemir , G. Chen, A compiler approach for reducing data cache energy, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782828]
Peiyi Zhao , Tarek K. Darwish , Magdy A. Bayoumi, High-performance and low-power conditional discharge flip-flop, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.5, p.477-484, May 2004[doi>10.1109/TVLSI.2004.826192]
