--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.606ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X68Y127.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.541 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y128.B6     net (fanout=1)        0.732   XLXN_559<19>
    SLICE_X73Y128.B      Tilo                  0.043   U1/mem_wb/MemData_o<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X72Y128.C5     net (fanout=1)        0.243   Data_in<19>
    SLICE_X72Y128.CMUX   Tilo                  0.239   U1/rf/RegFile_0<1023>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X71Y128.A4     net (fanout=13)       0.467   Disp_num<19>
    SLICE_X71Y128.A      Tilo                  0.043   U2/N14
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X70Y127.B3     net (fanout=2)        0.583   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X70Y127.B      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X68Y127.B6     net (fanout=1)        0.187   U6/XLXN_390<31>
    SLICE_X68Y127.B      Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/M2/mux8811
    SLICE_X68Y127.A4     net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X68Y127.CLK    Tas                  -0.021   U6/M2/buffer<39>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (2.190ns logic, 2.456ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.541 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y128.B6     net (fanout=1)        0.732   XLXN_559<19>
    SLICE_X73Y128.B      Tilo                  0.043   U1/mem_wb/MemData_o<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X72Y128.C5     net (fanout=1)        0.243   Data_in<19>
    SLICE_X72Y128.CMUX   Tilo                  0.239   U1/rf/RegFile_0<1023>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X70Y128.A4     net (fanout=13)       0.479   Disp_num<19>
    SLICE_X70Y128.A      Tilo                  0.043   XLXN_558<8>
                                                       U6/SM1/HTS3/MSEG/XLXI_8
    SLICE_X70Y127.B4     net (fanout=1)        0.415   U6/SM1/HTS3/MSEG/XLXN_28
    SLICE_X70Y127.B      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X68Y127.B6     net (fanout=1)        0.187   U6/XLXN_390<31>
    SLICE_X68Y127.B      Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/M2/mux8811
    SLICE_X68Y127.A4     net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X68Y127.CLK    Tas                  -0.021   U6/M2/buffer<39>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (2.190ns logic, 2.300ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 6)
  Clock Path Skew:      -0.122ns (0.541 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y128.B6     net (fanout=1)        0.732   XLXN_559<19>
    SLICE_X73Y128.B      Tilo                  0.043   U1/mem_wb/MemData_o<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X72Y128.C5     net (fanout=1)        0.243   Data_in<19>
    SLICE_X72Y128.CMUX   Tilo                  0.239   U1/rf/RegFile_0<1023>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X70Y125.C5     net (fanout=13)       0.478   Disp_num<19>
    SLICE_X70Y125.C      Tilo                  0.043   U6/XLXN_390<26>
                                                       U6/SM1/HTS3/MSEG/XLXI_7
    SLICE_X70Y127.B6     net (fanout=2)        0.207   U6/SM1/HTS3/MSEG/XLXN_27
    SLICE_X70Y127.B      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X68Y127.B6     net (fanout=1)        0.187   U6/XLXN_390<31>
    SLICE_X68Y127.B      Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/M2/mux8811
    SLICE_X68Y127.A4     net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X68Y127.CLK    Tas                  -0.021   U6/M2/buffer<39>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (2.190ns logic, 2.091ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X70Y126.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.540 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y128.B6     net (fanout=1)        0.732   XLXN_559<19>
    SLICE_X73Y128.B      Tilo                  0.043   U1/mem_wb/MemData_o<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X72Y128.C5     net (fanout=1)        0.243   Data_in<19>
    SLICE_X72Y128.CMUX   Tilo                  0.239   U1/rf/RegFile_0<1023>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X71Y128.A4     net (fanout=13)       0.467   Disp_num<19>
    SLICE_X71Y128.A      Tilo                  0.043   U2/N14
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X70Y127.D5     net (fanout=2)        0.274   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X70Y127.D      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X70Y127.C5     net (fanout=1)        0.164   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X70Y127.C      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X70Y126.D5     net (fanout=1)        0.248   U6/XLXN_390<28>
    SLICE_X70Y126.D      Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X70Y126.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X70Y126.CLK    Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (2.231ns logic, 2.292ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.540 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y128.B6     net (fanout=1)        0.732   XLXN_559<19>
    SLICE_X73Y128.B      Tilo                  0.043   U1/mem_wb/MemData_o<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X72Y128.C5     net (fanout=1)        0.243   Data_in<19>
    SLICE_X72Y128.CMUX   Tilo                  0.239   U1/rf/RegFile_0<1023>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X70Y127.A6     net (fanout=13)       0.342   Disp_num<19>
    SLICE_X70Y127.A      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X70Y127.D6     net (fanout=2)        0.309   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X70Y127.D      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X70Y127.C5     net (fanout=1)        0.164   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X70Y127.C      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X70Y126.D5     net (fanout=1)        0.248   U6/XLXN_390<28>
    SLICE_X70Y126.D      Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X70Y126.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X70Y126.CLK    Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (2.231ns logic, 2.202ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.540 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y128.A6     net (fanout=1)        0.592   XLXN_559<18>
    SLICE_X73Y128.A      Tilo                  0.043   U1/mem_wb/MemData_o<19>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X71Y128.C6     net (fanout=1)        0.192   Data_in<18>
    SLICE_X71Y128.CMUX   Tilo                  0.244   U2/N14
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X70Y127.A5     net (fanout=13)       0.293   Disp_num<18>
    SLICE_X70Y127.A      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X70Y127.D6     net (fanout=2)        0.309   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X70Y127.D      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X70Y127.C5     net (fanout=1)        0.164   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X70Y127.C      Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X70Y126.D5     net (fanout=1)        0.248   U6/XLXN_390<28>
    SLICE_X70Y126.D      Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X70Y126.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X70Y126.CLK    Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (2.236ns logic, 1.962ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X69Y126.A4), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.540 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO12 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y128.B6     net (fanout=1)        0.464   XLXN_559<12>
    SLICE_X75Y128.B      Tilo                  0.043   U1/mem_wb/MemData_o<12>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X75Y128.C6     net (fanout=1)        0.098   Data_in<12>
    SLICE_X75Y128.CMUX   Tilo                  0.244   U1/mem_wb/MemData_o<12>
                                                       U5/MUX1_DispData/Mmux_o_33
                                                       U5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X73Y127.C4     net (fanout=13)       0.544   Disp_num<12>
    SLICE_X73Y127.C      Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X71Y127.B4     net (fanout=2)        0.327   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X71Y127.B      Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11212
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X71Y127.A4     net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X71Y127.A      Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11212
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X69Y126.B5     net (fanout=1)        0.236   U6/XLXN_390<36>
    SLICE_X69Y126.B      Tilo                  0.043   U6/M2/buffer<26>
                                                       U6/M2/mux9311
    SLICE_X69Y126.A4     net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X69Y126.CLK    Tas                   0.009   U6/M2/buffer<26>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (2.268ns logic, 2.133ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.540 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X73Y129.B6     net (fanout=1)        0.548   XLXN_559<15>
    SLICE_X73Y129.B      Tilo                  0.043   U1/mem_wb/MemData_o<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X73Y129.C6     net (fanout=1)        0.098   Data_in<15>
    SLICE_X73Y129.CMUX   Tilo                  0.244   U1/mem_wb/MemData_o<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X73Y127.C6     net (fanout=13)       0.419   Disp_num<15>
    SLICE_X73Y127.C      Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X71Y127.B4     net (fanout=2)        0.327   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X71Y127.B      Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11212
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X71Y127.A4     net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X71Y127.A      Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11212
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X69Y126.B5     net (fanout=1)        0.236   U6/XLXN_390<36>
    SLICE_X69Y126.B      Tilo                  0.043   U6/M2/buffer<26>
                                                       U6/M2/mux9311
    SLICE_X69Y126.A4     net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X69Y126.CLK    Tas                   0.009   U6/M2/buffer<26>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (2.268ns logic, 2.092ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 7)
  Clock Path Skew:      -0.123ns (0.540 - 0.663)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y25.DOADO13 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y129.B6     net (fanout=1)        0.368   XLXN_559<13>
    SLICE_X75Y129.B      Tilo                  0.043   U1/mem_wb/MemData_o<13>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X75Y129.C6     net (fanout=1)        0.098   Data_in<13>
    SLICE_X75Y129.CMUX   Tilo                  0.244   U1/mem_wb/MemData_o<13>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X73Y127.C3     net (fanout=12)       0.583   Disp_num<13>
    SLICE_X73Y127.C      Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X71Y127.B4     net (fanout=2)        0.327   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X71Y127.B      Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11212
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X71Y127.A4     net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X71Y127.A      Tilo                  0.043   U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int11212
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X69Y126.B5     net (fanout=1)        0.236   U6/XLXN_390<36>
    SLICE_X69Y126.B      Tilo                  0.043   U6/M2/buffer<26>
                                                       U6/M2/mux9311
    SLICE_X69Y126.A4     net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X69Y126.CLK    Tas                   0.009   U6/M2/buffer<26>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (2.268ns logic, 2.076ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X44Y105.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_0 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_0 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y105.AQ     Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_0
    SLICE_X44Y105.C5     net (fanout=4)        0.142   U6/M2/start<0>
    SLICE_X44Y105.CLK    Tah         (-Th)     0.067   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.033ns logic, 0.142ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_53 (SLICE_X77Y120.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_53 (FF)
  Destination:          U6/M2/buffer_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_53 to U6/M2/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y120.AQ     Tcko                  0.100   U6/M2/buffer<54>
                                                       U6/M2/buffer_53
    SLICE_X77Y120.A6     net (fanout=2)        0.098   U6/M2/buffer<53>
    SLICE_X77Y120.CLK    Tah         (-Th)     0.032   U6/M2/buffer<54>
                                                       U6/M2/buffer_53_rstpot
                                                       U6/M2/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X81Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_63 (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_63 to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y123.AQ     Tcko                  0.100   U6/M2/buffer<63>
                                                       U6/M2/buffer_63
    SLICE_X81Y123.A6     net (fanout=2)        0.098   U6/M2/buffer<63>
    SLICE_X81Y123.CLK    Tah         (-Th)     0.032   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y25.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y25.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.547|    4.803|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2183 connections

Design statistics:
   Minimum period:   9.606ns{1}   (Maximum frequency: 104.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 10 22:21:35 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 838 MB



