0.7
2020.2
Nov 18 2020
09:47:47
D:/Laborator-CN/HalfAdder/HalfAdder.gen/sources_1/bd/design_halfAdder/hdl/design_halfAdder_wrapper.v,1615847204,verilog,,D:/Laborator-CN/HalfAdder/HalfAdder.srcs/sim_1/new/SIMULARE_HALFADDER.v,,design_halfAdder_wrapper,,,,,,,,
D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/ip/design_halfAdder_util_vector_logic_0_2/sim/design_halfAdder_util_vector_logic_0_2.v,1615847204,verilog,,D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/sim/design_halfAdder.v,,design_halfAdder_util_vector_logic_0_2,,,,,,,,
D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/ip/design_halfAdder_util_vector_logic_1_0/sim/design_halfAdder_util_vector_logic_1_0.v,1615847204,verilog,,D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/ip/design_halfAdder_util_vector_logic_0_2/sim/design_halfAdder_util_vector_logic_0_2.v,,design_halfAdder_util_vector_logic_1_0,,,,,,,,
D:/Laborator-CN/HalfAdder/HalfAdder.ip_user_files/bd/design_halfAdder/sim/design_halfAdder.v,1616565967,verilog,,D:/Laborator-CN/HalfAdder/HalfAdder.gen/sources_1/bd/design_halfAdder/hdl/design_halfAdder_wrapper.v,,design_halfAdder,,,,,,,,
D:/Laborator-CN/HalfAdder/HalfAdder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Laborator-CN/HalfAdder/HalfAdder.srcs/sim_1/new/SIMULARE_HALFADDER.v,1615847062,verilog,,,,SIMULARE_HALFADDER,,,,,,,,
