INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_1/project_1/project_1.sim/sim_1/impl/timing/lab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_1/project_1/project_1.srcs/sim_1/imports/lab_1/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
