<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443703721336" xml:lang="en-us">
  <title class="- topic/title ">TRCDEVAFF0, Device Affinity Register 0</title>
  <shortdesc class="- topic/shortdesc ">The TRCDEVAFF0 provides an additional core identification mechanism for
    scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR accessible from the
    external debug interface.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">The TRCDEVAFF0 is a 32-bit register and is a copy of the MPIDR register. See <xref class="- topic/xref " href="lau1443447573920.xml" keyref="MpidrEl1MultiprocessorAffinityRegisterEl1" type="reference">MPIDR_EL1, Multiprocessor Affinity Register, EL1<desc class="- topic/desc ">The MPIDR_EL1 provides an additional core identification mechanism for     scheduling purposes in a cluster.</desc></xref> for full bit field descriptions.</p>
      
    </section>
  </refbody>
</reference>