

================================================================
== Vivado HLS Report for 'theta'
================================================================
* Date:           Thu May 14 18:41:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.808 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80| 0.800 us | 0.800 us |   80|   80|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- theta_label16    |       15|       15|         4|          3|          1|     5|    yes   |
        |- Loop 2           |       10|       10|         2|          -|          -|     5|    no    |
        |- L_theta_label17  |       50|       50|         3|          2|          1|    25|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     681|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|     256|      10|    0|
|Multiplexer      |        -|      -|       -|     227|    -|
|Register         |        -|      -|     387|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     643|     918|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |C_U    |theta_C  |        0|  128|   5|    0|     5|   64|     1|          320|
    |D_U    |theta_D  |        0|  128|   5|    0|     5|   64|     1|          320|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |         |        0|  256|  10|    0|    10|  128|     2|          640|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln339_1_fu_278_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln339_2_fu_288_p2     |     +    |      0|  0|  15|           5|           4|
    |add_ln339_3_fu_298_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln339_fu_267_p2       |     +    |      0|  0|  13|           4|           3|
    |add_ln342_1_fu_370_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln342_2_fu_382_p2     |     +    |      0|  0|  12|           2|           3|
    |add_ln343_fu_443_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln345_1_fu_532_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln345_2_fu_487_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln345_3_fu_508_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln345_fu_542_p2       |     +    |      0|  0|  15|           5|           5|
    |x_3_fu_248_p2             |     +    |      0|  0|  12|           3|           1|
    |x_5_fu_449_p2             |     +    |      0|  0|  12|           3|           1|
    |x_fu_339_p2               |     +    |      0|  0|  12|           3|           1|
    |y_fu_553_p2               |     +    |      0|  0|  12|           3|           1|
    |icmp_ln336_fu_242_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln341_fu_333_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln342_1_fu_376_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln342_fu_345_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln343_fu_437_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln344_fu_455_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln345_1_fu_503_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln345_fu_482_p2      |   icmp   |      0|  0|   9|           3|           3|
    |select_ln342_1_fu_392_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln342_fu_357_p3    |  select  |      0|  0|   3|           1|           3|
    |select_ln345_1_fu_469_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln345_2_fu_492_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln345_3_fu_513_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln345_fu_461_p3    |  select  |      0|  0|   3|           1|           1|
    |A_d1                      |    xor   |      0|  0|  64|          64|          64|
    |C_d0                      |    xor   |      0|  0|  64|          64|          64|
    |D_d0                      |    xor   |      0|  0|  64|          64|          64|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln339_1_fu_312_p2     |    xor   |      0|  0|  64|          64|          64|
    |xor_ln339_2_fu_317_p2     |    xor   |      0|  0|  64|          64|          64|
    |xor_ln339_fu_308_p2       |    xor   |      0|  0|  64|          64|          64|
    |xor_ln342_1_fu_351_p2     |    xor   |      0|  0|   4|           3|           4|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 681|         477|         475|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |A_address0                               |  27|          5|    5|         25|
    |A_address1                               |  21|          4|    5|         20|
    |C_address0                               |  15|          3|    3|          9|
    |D_address0                               |  15|          3|    3|          9|
    |ap_NS_fsm                                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_213_p4  |   9|          2|    5|         10|
    |ap_phi_mux_x_0_phi_fu_190_p4             |   9|          2|    3|          6|
    |ap_phi_mux_x_2_phi_fu_224_p4             |   9|          2|    3|          6|
    |ap_phi_mux_y_1_phi_fu_235_p4             |   9|          2|    3|          6|
    |indvar_flatten_reg_209                   |   9|          2|    5|         10|
    |x_0_reg_186                              |   9|          2|    3|          6|
    |x_1_reg_197                              |   9|          2|    3|          6|
    |x_2_reg_220                              |   9|          2|    3|          6|
    |y_1_reg_231                              |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 227|         48|   50|        140|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_addr_5_reg_688         |   5|   0|    5|          0|
    |A_load_2_reg_619         |  64|   0|   64|          0|
    |A_load_3_reg_624         |  64|   0|   64|          0|
    |A_load_5_reg_604         |  64|   0|   64|          0|
    |A_load_reg_599           |  64|   0|   64|          0|
    |D_load_reg_683           |  64|   0|   64|          0|
    |add_ln343_reg_657        |   5|   0|    5|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |icmp_ln336_reg_564       |   1|   0|    1|          0|
    |icmp_ln343_reg_653       |   1|   0|    1|          0|
    |indvar_flatten_reg_209   |   5|   0|    5|          0|
    |select_ln345_1_reg_670   |   3|   0|    3|          0|
    |select_ln345_reg_662     |   3|   0|    3|          0|
    |x_0_reg_186              |   3|   0|    3|          0|
    |x_1_reg_197              |   3|   0|    3|          0|
    |x_2_reg_220              |   3|   0|    3|          0|
    |x_3_reg_568              |   3|   0|    3|          0|
    |x_reg_638                |   3|   0|    3|          0|
    |y_1_reg_231              |   3|   0|    3|          0|
    |y_reg_694                |   3|   0|    3|          0|
    |zext_ln337_reg_573       |   3|   0|   64|         61|
    |zext_ln339_5_reg_584     |   3|   0|    4|          1|
    |zext_ln339_reg_578       |   3|   0|    5|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 387|   0|  451|         64|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     theta    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     theta    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     theta    | return value |
|A_address0  | out |    5|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   64|  ap_memory |       A      |     array    |
|A_address1  | out |    5|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_we1       | out |    1|  ap_memory |       A      |     array    |
|A_d1        | out |   64|  ap_memory |       A      |     array    |
|A_q1        |  in |   64|  ap_memory |       A      |     array    |
+------------+-----+-----+------------+--------------+--------------+

