Analysis & Synthesis report for DWT_sym2_3_Level
Mon Apr 22 12:31:05 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd"
 13. Port Connectivity Checks: "alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even"
 14. Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd"
 15. Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even"
 16. Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd"
 17. Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even"
 18. Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even"
 19. Port Connectivity Checks: "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd"
 20. Port Connectivity Checks: "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even"
 21. Port Connectivity Checks: "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even"
 22. Port Connectivity Checks: "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24"
 23. Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd"
 24. Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even"
 25. Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even"
 26. Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd"
 27. Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even"
 28. Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 22 12:31:05 2024      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; DWT_sym2_3_Level                           ;
; Top-level Entity Name           ; DWT_sym2_3_Level                           ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1283                                       ;
; Total pins                      ; 36                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 61                                         ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; DWT_sym2_3_Level   ; DWT_sym2_3_Level   ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                                               ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Threshold_Estimator.v            ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Threshold_Estimator.v    ;         ;
; Soft_Thresholding3.v             ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Soft_Thresholding3.v     ;         ;
; Soft_Thresholding2.v             ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Soft_Thresholding2.v     ;         ;
; Soft_Thresholding1.v             ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Soft_Thresholding1.v     ;         ;
; Median2.v                        ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Median2.v                ;         ;
; LoR_Odd_block1.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoR_Odd_block1.v         ;         ;
; LoR_Odd_block.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoR_Odd_block.v          ;         ;
; LoR_Odd.v                        ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoR_Odd.v                ;         ;
; LoR_Even_block1.v                ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoR_Even_block1.v        ;         ;
; LoR_Even_block.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoR_Even_block.v         ;         ;
; LoR_Even.v                       ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoR_Even.v               ;         ;
; LoD_Odd_block1.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoD_Odd_block1.v         ;         ;
; LoD_Odd_block.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoD_Odd_block.v          ;         ;
; LoD_Odd.v                        ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoD_Odd.v                ;         ;
; LoD_Even_block1.v                ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoD_Even_block1.v        ;         ;
; LoD_Even_block.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoD_Even_block.v         ;         ;
; LoD_Even.v                       ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/LoD_Even.v               ;         ;
; HiR_Odd_block1.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiR_Odd_block1.v         ;         ;
; HiR_Odd_block.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiR_Odd_block.v          ;         ;
; HiR_Odd.v                        ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiR_Odd.v                ;         ;
; HiR_Even_block1.v                ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiR_Even_block1.v        ;         ;
; HiR_Even_block.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiR_Even_block.v         ;         ;
; HiR_Even.v                       ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiR_Even.v               ;         ;
; HiD_Odd_block1.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiD_Odd_block1.v         ;         ;
; HiD_Odd_block.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiD_Odd_block.v          ;         ;
; HiD_Odd.v                        ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiD_Odd.v                ;         ;
; HiD_Even_block1.v                ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiD_Even_block1.v        ;         ;
; HiD_Even_block.v                 ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiD_Even_block.v         ;         ;
; HiD_Even.v                       ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/HiD_Even.v               ;         ;
; DWT_sym2_3_Level_tc.v            ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/DWT_sym2_3_Level_tc.v    ;         ;
; DWT_sym2_3_Level.v               ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/DWT_sym2_3_Level.v       ;         ;
; Data_Sorter9.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter9.v           ;         ;
; Data_Sorter8.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter8.v           ;         ;
; Data_Sorter7.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter7.v           ;         ;
; Data_Sorter6.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter6.v           ;         ;
; Data_Sorter5.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter5.v           ;         ;
; Data_Sorter4.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter4.v           ;         ;
; Data_Sorter3.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter3.v           ;         ;
; Data_Sorter24.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter24.v          ;         ;
; Data_Sorter23.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter23.v          ;         ;
; Data_Sorter22.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter22.v          ;         ;
; Data_Sorter21.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter21.v          ;         ;
; Data_Sorter20.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter20.v          ;         ;
; Data_Sorter2.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter2.v           ;         ;
; Data_Sorter19.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter19.v          ;         ;
; Data_Sorter18.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter18.v          ;         ;
; Data_Sorter17.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter17.v          ;         ;
; Data_Sorter16.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter16.v          ;         ;
; Data_Sorter15.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter15.v          ;         ;
; Data_Sorter14.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter14.v          ;         ;
; Data_Sorter13.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter13.v          ;         ;
; Data_Sorter12.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter12.v          ;         ;
; Data_Sorter11.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter11.v          ;         ;
; Data_Sorter10.v                  ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter10.v          ;         ;
; Data_Sorter1.v                   ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Data_Sorter1.v           ;         ;
; alpha1st_Level_Recon2.v          ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/alpha1st_Level_Recon2.v  ;         ;
; alpha1st_Level_Recon1.v          ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/alpha1st_Level_Recon1.v  ;         ;
; alpha1st_Level_Recon.v           ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/alpha1st_Level_Recon.v   ;         ;
; alpha1st_Level_Decomp2.v         ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/alpha1st_Level_Decomp2.v ;         ;
; alpha1st_Level_Decomp1.v         ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/alpha1st_Level_Decomp1.v ;         ;
; alpha1st_Level_Decomp.v          ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/alpha1st_Level_Decomp.v  ;         ;
; Absolute_Value1.v                ; yes             ; User Verilog HDL File  ; C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/Absolute_Value1.v        ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 730         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 747         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 39          ;
;     -- 5 input functions                    ; 4           ;
;     -- 4 input functions                    ; 211         ;
;     -- <=3 input functions                  ; 493         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1283        ;
;                                             ;             ;
; I/O pins                                    ; 36          ;
; Total DSP Blocks                            ; 61          ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 1285        ;
; Total fan-out                               ; 8652        ;
; Average fan-out                             ; 4.00        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |DWT_sym2_3_Level                               ; 747 (97)          ; 1283 (240)   ; 0                 ; 61         ; 36   ; 0            ; |DWT_sym2_3_Level                                                                                           ; work         ;
;    |DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|  ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc                                                 ; work         ;
;    |Soft_Thresholding1:u_Soft_Thresholding1|    ; 87 (87)           ; 50 (50)      ; 0                 ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Soft_Thresholding1:u_Soft_Thresholding1                                                   ; work         ;
;    |Soft_Thresholding2:u_Soft_Thresholding2|    ; 104 (104)         ; 50 (50)      ; 0                 ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Soft_Thresholding2:u_Soft_Thresholding2                                                   ; work         ;
;    |Soft_Thresholding3:u_Soft_Thresholding3|    ; 90 (90)           ; 50 (50)      ; 0                 ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Soft_Thresholding3:u_Soft_Thresholding3                                                   ; work         ;
;    |Threshold_Estimator:u_Threshold_Estimator|  ; 31 (0)            ; 212 (0)      ; 0                 ; 1          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator                                                 ; work         ;
;       |Absolute_Value1:u_Absolute_Value1|       ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1               ; work         ;
;       |Median2:u_Median2|                       ; 17 (17)           ; 212 (77)     ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2                               ; work         ;
;          |Data_Sorter10:u_Data_Sorter10|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10 ; work         ;
;          |Data_Sorter13:u_Data_Sorter13|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13 ; work         ;
;          |Data_Sorter17:u_Data_Sorter17|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17 ; work         ;
;          |Data_Sorter20:u_Data_Sorter20|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20 ; work         ;
;          |Data_Sorter23:u_Data_Sorter23|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23 ; work         ;
;          |Data_Sorter24:u_Data_Sorter24|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24 ; work         ;
;          |Data_Sorter2:u_Data_Sorter2|          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2   ; work         ;
;          |Data_Sorter3:u_Data_Sorter3|          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3   ; work         ;
;          |Data_Sorter6:u_Data_Sorter6|          ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6   ; work         ;
;    |alpha1st_Level_Decomp1:u_1st_Level_Decomp1| ; 35 (0)            ; 103 (32)     ; 0                 ; 10         ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1                                                ; work         ;
;       |HiD_Even_block:u_HiD_Even|               ; 5 (5)             ; 21 (21)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even                      ; work         ;
;       |HiD_Odd_block:u_HiD_Odd|                 ; 5 (5)             ; 21 (21)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd                        ; work         ;
;       |LoD_Even_block:u_LoD_Even|               ; 8 (8)             ; 14 (14)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even                      ; work         ;
;       |LoD_Odd_block:u_LoD_Odd|                 ; 17 (17)           ; 15 (15)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd                        ; work         ;
;    |alpha1st_Level_Decomp2:u_1st_Level_Decomp2| ; 35 (0)            ; 103 (32)     ; 0                 ; 10         ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2                                                ; work         ;
;       |HiD_Even_block1:u_HiD_Even|              ; 5 (5)             ; 21 (21)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even                     ; work         ;
;       |HiD_Odd_block1:u_HiD_Odd|                ; 5 (5)             ; 21 (21)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd                       ; work         ;
;       |LoD_Even_block1:u_LoD_Even|              ; 8 (8)             ; 14 (14)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even                     ; work         ;
;       |LoD_Odd_block1:u_LoD_Odd|                ; 17 (17)           ; 15 (15)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd                       ; work         ;
;    |alpha1st_Level_Decomp:u_1st_Level_Decomp|   ; 38 (0)            ; 109 (32)     ; 0                 ; 10         ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp                                                  ; work         ;
;       |HiD_Even:u_HiD_Even|                     ; 7 (7)             ; 23 (23)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even                              ; work         ;
;       |HiD_Odd:u_HiD_Odd|                       ; 7 (7)             ; 23 (23)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd                                ; work         ;
;       |LoD_Even:u_LoD_Even|                     ; 8 (8)             ; 15 (15)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even                              ; work         ;
;       |LoD_Odd:u_LoD_Odd|                       ; 16 (16)           ; 16 (16)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd                                ; work         ;
;    |alpha1st_Level_Recon1:u_1st_Level_Recon1|   ; 64 (0)            ; 122 (31)     ; 0                 ; 9          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1                                                  ; work         ;
;       |HiR_Even_block:u_HiR_Even|               ; 16 (16)           ; 32 (32)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even                        ; work         ;
;       |HiR_Odd_block:u_HiR_Odd|                 ; 16 (16)           ; 16 (16)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd                          ; work         ;
;       |LoR_Even_block:u_LoR_Even|               ; 16 (16)           ; 30 (30)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even                        ; work         ;
;       |LoR_Odd_block:u_LoR_Odd|                 ; 16 (16)           ; 13 (13)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd                          ; work         ;
;    |alpha1st_Level_Recon2:u_1st_Level_Recon2|   ; 70 (1)            ; 122 (31)     ; 0                 ; 9          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2                                                  ; work         ;
;       |HiR_Even_block1:u_HiR_Even|              ; 16 (16)           ; 32 (32)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even                       ; work         ;
;       |HiR_Odd_block1:u_HiR_Odd|                ; 0 (0)             ; 15 (15)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd                         ; work         ;
;       |LoR_Even_block1:u_LoR_Even|              ; 16 (16)           ; 30 (30)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even                       ; work         ;
;       |LoR_Odd_block1:u_LoR_Odd|                ; 37 (37)           ; 14 (14)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd                         ; work         ;
;    |alpha1st_Level_Recon:u_1st_Level_Recon|     ; 88 (32)           ; 115 (31)     ; 0                 ; 9          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon                                                    ; work         ;
;       |HiR_Even:u_HiR_Even|                     ; 16 (16)           ; 32 (32)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even                                ; work         ;
;       |HiR_Odd:u_HiR_Odd|                       ; 16 (16)           ; 16 (16)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd                                  ; work         ;
;       |LoR_Even:u_LoR_Even|                     ; 16 (16)           ; 30 (30)      ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even                                ; work         ;
;       |LoR_Odd:u_LoR_Odd|                       ; 8 (8)             ; 6 (6)        ; 0                 ; 2          ; 0    ; 0            ; |DWT_sym2_3_Level|alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd                                  ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                          ;
+-------------------------------+-------------+---------------------+-------------------+
; Statistic                     ; Number Used ; Available per Block ; Maximum Available ;
+-------------------------------+-------------+---------------------+-------------------+
; Independent 18x18             ; 61          ; 2.00                ; --                ;
; DSP Block                     ; 61          ; --                  ; --                ;
; DSP 18-bit Element            ; 61          ; 2.00                ; --                ;
; Signed Multiplier             ; 15          ; --                  ; --                ;
; Unsigned Multiplier           ; 14          ; --                  ; --                ;
; Mixed Sign Multiplier         ; 32          ; --                  ; --                ;
; Dedicated Pre-Adder           ; 4           ; --                  ; --                ;
; Dedicated Coefficient Storage ; 4           ; --                  ; --                ;
+-------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay3_out1[5..7]                     ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay3_out1[5..15]                  ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[5..7]                      ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[5..15]                   ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[7,8]                               ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[7..15]                           ; Lost fanout                                                                                                           ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[0]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[0]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[1]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[1]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[2]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[2]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[3]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[3]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[4]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[4]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[5]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[5]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[6]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[6]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[7]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[7]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[8]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[8]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[9]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[9]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[10]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[10]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[11]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[11]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[12]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[12]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[13]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[13]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[14]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[14]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd|Delay_out1[15]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even|Delay_out1[15]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[0]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[0]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[1]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[1]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[2]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[2]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[3]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[3]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[4]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[4]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[5]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[5]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[6]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[6]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[7]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[7]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[8]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[8]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[9]                           ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[9]                         ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[10]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[10]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[11]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[11]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[12]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[12]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[13]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[13]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[14]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[14]                        ;
; alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd|Delay_out1[15]                          ; Merged with alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even|Delay_out1[15]                        ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[0]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[0]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[1]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[1]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[2]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[2]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[3]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[3]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[4]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[4]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[5]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[5]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[6]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[6]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[7]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[7]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[8]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[8]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[9]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[9]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[10]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[10]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[11]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[11]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[12]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[12]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[13]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[13]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[14]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[14]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd|Delay_out1[15]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even|Delay_out1[15]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[0]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[0]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[1]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[1]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[2]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[2]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[3]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[3]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[4]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[4]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[5]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[5]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[6]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[6]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[7]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[7]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[8]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[8]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[9]                            ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[9]                          ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[10]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[10]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[11]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[11]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[12]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[12]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[13]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[13]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[14]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[14]                         ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd|Delay_out1[15]                           ; Merged with alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even|Delay_out1[15]                         ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[15] ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[6,7]                                 ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay3_out1[5]                                   ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[0]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[0]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[1]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[1]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[2]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[2]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[3]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[3]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[4]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[4]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[5]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[5]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[6]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[6]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[7]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[7]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[8]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[8]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[9]                                ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[9]                                ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[10]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[10]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[11]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[11]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[12]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[12]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[13]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[13]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[14]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[14]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay_out1[15]                               ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay_out1[15]                               ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[0]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[0]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[1]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[1]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[2]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[2]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[3]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[3]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[4]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[4]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[5]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[5]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[6]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[6]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[7]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[7]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[8]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[8]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[9]                                  ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[9]                                  ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[10]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[10]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[11]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[11]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[12]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[12]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[13]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[13]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[14]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[14]                                 ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay_out1[15]                                 ; Merged with alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay_out1[15]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[0]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[0]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[1]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[1]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[2]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[2]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[3]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[3]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[4]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[4]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[5]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[5]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[6]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[6]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[7]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[7]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[8]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[8]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[9]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[9]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[10]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[10]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[11]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[11]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[12]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[12]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[13]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[13]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[14]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[14]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd|Delay_out1[15]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even|Delay_out1[15]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[0]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[0]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[1]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[1]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[2]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[2]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[3]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[3]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[4]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[4]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[5]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[5]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[6]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[6]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[7]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[7]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[8]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[8]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[9]                                    ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[9]                                  ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[10]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[10]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[11]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[11]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[12]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[12]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[13]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[13]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[14]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[14]                                 ;
; alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd|Delay_out1[15]                                   ; Merged with alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even|Delay_out1[15]                                 ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[0]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[0]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[1]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[1]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[2]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[2]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[3]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[3]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[4]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[4]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[5]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[5]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[6]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[6]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[7]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[7]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[8]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[8]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[9]                        ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[9]                        ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[10]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[10]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[11]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[11]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[12]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[12]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[13]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[13]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[14]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[14]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay_out1[15]                       ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay_out1[15]                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[0]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[0]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[1]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[1]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[2]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[2]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[3]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[3]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[4]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[4]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[5]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[5]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[6]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[6]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[7]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[7]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[8]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[8]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[9]                          ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[9]                          ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[10]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[10]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[11]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[11]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[12]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[12]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[13]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[13]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[14]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[14]                         ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay_out1[15]                         ; Merged with alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay_out1[15]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[0]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[0]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[1]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[1]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[2]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[2]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[3]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[3]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[4]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[4]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[5]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[5]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[6]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[6]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[7]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[7]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[8]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[8]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[9]                         ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[9]                         ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[10]                        ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[10]                        ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[11]                        ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[11]                        ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[12]                        ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[12]                        ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[13]                        ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[13]                        ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[14]                        ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[14]                        ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd|Delay_out1[15]                        ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd|Delay_out1[15]                        ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[0]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[0]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[1]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[1]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[2]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[2]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[3]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[3]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[4]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[4]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[5]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[5]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[6]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[6]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[7]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[7]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[8]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[8]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[9]                       ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[9]                       ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[10]                      ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[10]                      ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[11]                      ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[11]                      ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[12]                      ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[12]                      ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[13]                      ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[13]                      ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[14]                      ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[14]                      ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay_out1[15]                      ; Merged with alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even|Delay_out1[15]                      ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[15]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[15]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[14]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[14]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[13]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[13]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[12]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[12]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[11]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[11]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[10]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[10]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[9]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[9]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[8]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[8]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[7]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[7]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[6]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[6]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[5]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[5]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[4]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[4]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[3]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[3]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[2]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[2]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9|Delay2_out1[1]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[1]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[15]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[15]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[14]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[14]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[13]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[13]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[12]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[12]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[11]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[11]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[10]   ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[10]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[9]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[9]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[8]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[8]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[7]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[7]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[6]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[6]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[5]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[5]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[4]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[4]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[3]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[3]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[2]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[2]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay1_out1[1]    ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[1]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[15]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[15]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[14]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[14]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[13]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[13]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[12]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[12]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[11]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[11]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[10]                               ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[10]   ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[9]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[9]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[8]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[8]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[7]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[7]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[6]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[6]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[5]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[5]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[4]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[4]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[3]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[3]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[2]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[2]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay5_out1[1]                                ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[1]    ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay1_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[1]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16|Delay2_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[1]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay1_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[1]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[15] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[15] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22|Delay2_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[1]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[14] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[14] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[13] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[13] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[12] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[12] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[11] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[11] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[10] ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[10] ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[9]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[9]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[8]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[8]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[7]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[7]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[6]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[6]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[5]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[5]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[4]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[4]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[3]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[3]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[2]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[2]  ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay1_out1[1]  ; Merged with Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[1]  ;
; alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even|Delay3_out1[1]                      ; Lost fanout                                                                                                           ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[1]                       ; Lost fanout                                                                                                           ;
; Total Number of Removed Registers = 355                                                                   ;                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1283  ;
; Number of registers using Synchronous Clear  ; 1277  ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1184  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 1072 bits ; 2144 LEs      ; 0 LEs                ; 2144 LEs               ; Yes        ; |DWT_sym2_3_Level|alpha1st_Level_Recon2:u_1st_Level_Recon2|Delay1_out1[0]                    ;
; 3:1                ; 96 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |DWT_sym2_3_Level|Rate_Transition3_out1[1]                                                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DWT_sym2_3_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[5] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DWT_sym2_3_Level|DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc|count30[4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DWT_sym2_3_Level|Soft_Thresholding2:u_Soft_Thresholding2|Threshold_Switch2_out1[2]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DWT_sym2_3_Level|Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1[8]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DWT_sym2_3_Level|Soft_Thresholding3:u_Soft_Thresholding3|Threshold_Switch2_out1[6]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd"                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_o[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even"                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_e[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd"                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_o[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even"                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_e[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd"                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_o[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even"                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoR_e[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even"                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiR_e[4..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd"                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even"                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_e[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even"                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiD_e[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24"  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; High_Data[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Low_Data[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd"                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even"                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_e[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even"                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiD_e[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd"                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even"                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_LoD_e[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even"                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Out_HiD_e[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Apr 22 12:31:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DWT_sym2_3_Level -c DWT_sym2_3_Level
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file threshold_estimator.v
    Info (12023): Found entity 1: Threshold_Estimator
Info (12021): Found 1 design units, including 1 entities, in source file soft_thresholding3.v
    Info (12023): Found entity 1: Soft_Thresholding3
Info (12021): Found 1 design units, including 1 entities, in source file soft_thresholding2.v
    Info (12023): Found entity 1: Soft_Thresholding2
Info (12021): Found 1 design units, including 1 entities, in source file soft_thresholding1.v
    Info (12023): Found entity 1: Soft_Thresholding1
Info (12021): Found 1 design units, including 1 entities, in source file median2.v
    Info (12023): Found entity 1: Median2
Info (12021): Found 1 design units, including 1 entities, in source file lor_odd_block1.v
    Info (12023): Found entity 1: LoR_Odd_block1
Info (12021): Found 1 design units, including 1 entities, in source file lor_odd_block.v
    Info (12023): Found entity 1: LoR_Odd_block
Info (12021): Found 1 design units, including 1 entities, in source file lor_odd.v
    Info (12023): Found entity 1: LoR_Odd
Info (12021): Found 1 design units, including 1 entities, in source file lor_even_block1.v
    Info (12023): Found entity 1: LoR_Even_block1
Info (12021): Found 1 design units, including 1 entities, in source file lor_even_block.v
    Info (12023): Found entity 1: LoR_Even_block
Info (12021): Found 1 design units, including 1 entities, in source file lor_even.v
    Info (12023): Found entity 1: LoR_Even
Info (12021): Found 1 design units, including 1 entities, in source file lod_odd_block1.v
    Info (12023): Found entity 1: LoD_Odd_block1
Info (12021): Found 1 design units, including 1 entities, in source file lod_odd_block.v
    Info (12023): Found entity 1: LoD_Odd_block
Info (12021): Found 1 design units, including 1 entities, in source file lod_odd.v
    Info (12023): Found entity 1: LoD_Odd
Info (12021): Found 1 design units, including 1 entities, in source file lod_even_block1.v
    Info (12023): Found entity 1: LoD_Even_block1
Info (12021): Found 1 design units, including 1 entities, in source file lod_even_block.v
    Info (12023): Found entity 1: LoD_Even_block
Info (12021): Found 1 design units, including 1 entities, in source file lod_even.v
    Info (12023): Found entity 1: LoD_Even
Info (12021): Found 1 design units, including 1 entities, in source file hir_odd_block1.v
    Info (12023): Found entity 1: HiR_Odd_block1
Info (12021): Found 1 design units, including 1 entities, in source file hir_odd_block.v
    Info (12023): Found entity 1: HiR_Odd_block
Info (12021): Found 1 design units, including 1 entities, in source file hir_odd.v
    Info (12023): Found entity 1: HiR_Odd
Info (12021): Found 1 design units, including 1 entities, in source file hir_even_block1.v
    Info (12023): Found entity 1: HiR_Even_block1
Info (12021): Found 1 design units, including 1 entities, in source file hir_even_block.v
    Info (12023): Found entity 1: HiR_Even_block
Info (12021): Found 1 design units, including 1 entities, in source file hir_even.v
    Info (12023): Found entity 1: HiR_Even
Info (12021): Found 1 design units, including 1 entities, in source file hid_odd_block1.v
    Info (12023): Found entity 1: HiD_Odd_block1
Info (12021): Found 1 design units, including 1 entities, in source file hid_odd_block.v
    Info (12023): Found entity 1: HiD_Odd_block
Info (12021): Found 1 design units, including 1 entities, in source file hid_odd.v
    Info (12023): Found entity 1: HiD_Odd
Info (12021): Found 1 design units, including 1 entities, in source file hid_even_block1.v
    Info (12023): Found entity 1: HiD_Even_block1
Info (12021): Found 1 design units, including 1 entities, in source file hid_even_block.v
    Info (12023): Found entity 1: HiD_Even_block
Info (12021): Found 1 design units, including 1 entities, in source file hid_even.v
    Info (12023): Found entity 1: HiD_Even
Info (12021): Found 1 design units, including 1 entities, in source file dwt_sym2_3_level_tc.v
    Info (12023): Found entity 1: DWT_sym2_3_Level_tc
Info (12021): Found 1 design units, including 1 entities, in source file dwt_sym2_3_level_tb.v
    Info (12023): Found entity 1: DWT_sym2_3_Level_tb
Info (12021): Found 1 design units, including 1 entities, in source file dwt_sym2_3_level.v
    Info (12023): Found entity 1: DWT_sym2_3_Level
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter9.v
    Info (12023): Found entity 1: Data_Sorter9
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter8.v
    Info (12023): Found entity 1: Data_Sorter8
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter7.v
    Info (12023): Found entity 1: Data_Sorter7
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter6.v
    Info (12023): Found entity 1: Data_Sorter6
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter5.v
    Info (12023): Found entity 1: Data_Sorter5
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter4.v
    Info (12023): Found entity 1: Data_Sorter4
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter3.v
    Info (12023): Found entity 1: Data_Sorter3
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter24.v
    Info (12023): Found entity 1: Data_Sorter24
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter23.v
    Info (12023): Found entity 1: Data_Sorter23
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter22.v
    Info (12023): Found entity 1: Data_Sorter22
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter21.v
    Info (12023): Found entity 1: Data_Sorter21
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter20.v
    Info (12023): Found entity 1: Data_Sorter20
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter2.v
    Info (12023): Found entity 1: Data_Sorter2
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter19.v
    Info (12023): Found entity 1: Data_Sorter19
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter18.v
    Info (12023): Found entity 1: Data_Sorter18
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter17.v
    Info (12023): Found entity 1: Data_Sorter17
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter16.v
    Info (12023): Found entity 1: Data_Sorter16
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter15.v
    Info (12023): Found entity 1: Data_Sorter15
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter14.v
    Info (12023): Found entity 1: Data_Sorter14
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter13.v
    Info (12023): Found entity 1: Data_Sorter13
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter12.v
    Info (12023): Found entity 1: Data_Sorter12
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter11.v
    Info (12023): Found entity 1: Data_Sorter11
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter10.v
    Info (12023): Found entity 1: Data_Sorter10
Info (12021): Found 1 design units, including 1 entities, in source file data_sorter1.v
    Info (12023): Found entity 1: Data_Sorter1
Info (12021): Found 1 design units, including 1 entities, in source file alpha1st_level_recon2.v
    Info (12023): Found entity 1: alpha1st_Level_Recon2
Info (12021): Found 1 design units, including 1 entities, in source file alpha1st_level_recon1.v
    Info (12023): Found entity 1: alpha1st_Level_Recon1
Info (12021): Found 1 design units, including 1 entities, in source file alpha1st_level_recon.v
    Info (12023): Found entity 1: alpha1st_Level_Recon
Info (12021): Found 1 design units, including 1 entities, in source file alpha1st_level_decomp2.v
    Info (12023): Found entity 1: alpha1st_Level_Decomp2
Info (12021): Found 1 design units, including 1 entities, in source file alpha1st_level_decomp1.v
    Info (12023): Found entity 1: alpha1st_Level_Decomp1
Info (12021): Found 1 design units, including 1 entities, in source file alpha1st_level_decomp.v
    Info (12023): Found entity 1: alpha1st_Level_Decomp
Info (12021): Found 1 design units, including 1 entities, in source file absolute_value1.v
    Info (12023): Found entity 1: Absolute_Value1
Info (12127): Elaborating entity "DWT_sym2_3_Level" for the top level hierarchy
Info (12128): Elaborating entity "DWT_sym2_3_Level_tc" for hierarchy "DWT_sym2_3_Level_tc:u_DWT_sym2_3_Level_tc"
Info (12128): Elaborating entity "alpha1st_Level_Decomp" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp"
Info (12128): Elaborating entity "HiD_Even" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even"
Info (12128): Elaborating entity "HiD_Odd" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd"
Info (12128): Elaborating entity "LoD_Even" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even"
Info (12128): Elaborating entity "LoD_Odd" for hierarchy "alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd"
Info (12128): Elaborating entity "alpha1st_Level_Decomp1" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1"
Info (12128): Elaborating entity "HiD_Even_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even"
Info (12128): Elaborating entity "HiD_Odd_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd"
Info (12128): Elaborating entity "LoD_Even_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even"
Info (12128): Elaborating entity "LoD_Odd_block" for hierarchy "alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd"
Info (12128): Elaborating entity "Threshold_Estimator" for hierarchy "Threshold_Estimator:u_Threshold_Estimator"
Info (12128): Elaborating entity "Absolute_Value1" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1"
Info (12128): Elaborating entity "Median2" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2"
Info (12128): Elaborating entity "Data_Sorter1" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter1:u_Data_Sorter1"
Info (12128): Elaborating entity "Data_Sorter2" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2"
Info (12128): Elaborating entity "Data_Sorter5" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter5:u_Data_Sorter5"
Info (12128): Elaborating entity "Data_Sorter8" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter8:u_Data_Sorter8"
Info (12128): Elaborating entity "Data_Sorter3" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3"
Info (12128): Elaborating entity "Data_Sorter6" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6"
Info (12128): Elaborating entity "Data_Sorter9" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter9:u_Data_Sorter9"
Info (12128): Elaborating entity "Data_Sorter12" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter12:u_Data_Sorter12"
Info (12128): Elaborating entity "Data_Sorter15" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter15:u_Data_Sorter15"
Info (12128): Elaborating entity "Data_Sorter4" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter4:u_Data_Sorter4"
Info (12128): Elaborating entity "Data_Sorter7" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter7:u_Data_Sorter7"
Info (12128): Elaborating entity "Data_Sorter10" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10"
Info (12128): Elaborating entity "Data_Sorter13" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13"
Info (12128): Elaborating entity "Data_Sorter16" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter16:u_Data_Sorter16"
Info (12128): Elaborating entity "Data_Sorter19" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter19:u_Data_Sorter19"
Info (12128): Elaborating entity "Data_Sorter11" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter11:u_Data_Sorter11"
Info (12128): Elaborating entity "Data_Sorter14" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter14:u_Data_Sorter14"
Info (12128): Elaborating entity "Data_Sorter17" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17"
Info (12128): Elaborating entity "Data_Sorter20" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20"
Info (12128): Elaborating entity "Data_Sorter22" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter22:u_Data_Sorter22"
Info (12128): Elaborating entity "Data_Sorter18" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter18:u_Data_Sorter18"
Info (12128): Elaborating entity "Data_Sorter21" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter21:u_Data_Sorter21"
Info (12128): Elaborating entity "Data_Sorter23" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23"
Info (12128): Elaborating entity "Data_Sorter24" for hierarchy "Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24"
Info (12128): Elaborating entity "Soft_Thresholding2" for hierarchy "Soft_Thresholding2:u_Soft_Thresholding2"
Warning (10036): Verilog HDL or VHDL warning at Soft_Thresholding2.v(75): object "Threshold_Switch1_out1" assigned a value but never read
Info (12128): Elaborating entity "Soft_Thresholding1" for hierarchy "Soft_Thresholding1:u_Soft_Thresholding1"
Warning (10036): Verilog HDL or VHDL warning at Soft_Thresholding1.v(79): object "Threshold_Switch1_out1" assigned a value but never read
Info (12128): Elaborating entity "alpha1st_Level_Decomp2" for hierarchy "alpha1st_Level_Decomp2:u_1st_Level_Decomp2"
Info (12128): Elaborating entity "HiD_Even_block1" for hierarchy "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Even_block1:u_HiD_Even"
Info (12128): Elaborating entity "HiD_Odd_block1" for hierarchy "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|HiD_Odd_block1:u_HiD_Odd"
Info (12128): Elaborating entity "LoD_Even_block1" for hierarchy "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Even_block1:u_LoD_Even"
Info (12128): Elaborating entity "LoD_Odd_block1" for hierarchy "alpha1st_Level_Decomp2:u_1st_Level_Decomp2|LoD_Odd_block1:u_LoD_Odd"
Info (12128): Elaborating entity "Soft_Thresholding3" for hierarchy "Soft_Thresholding3:u_Soft_Thresholding3"
Warning (10036): Verilog HDL or VHDL warning at Soft_Thresholding3.v(79): object "Threshold_Switch1_out1" assigned a value but never read
Info (12128): Elaborating entity "alpha1st_Level_Recon" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon"
Info (12128): Elaborating entity "HiR_Even" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Even:u_HiR_Even"
Info (12128): Elaborating entity "LoR_Even" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Even:u_LoR_Even"
Info (12128): Elaborating entity "HiR_Odd" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|HiR_Odd:u_HiR_Odd"
Info (12128): Elaborating entity "LoR_Odd" for hierarchy "alpha1st_Level_Recon:u_1st_Level_Recon|LoR_Odd:u_LoR_Odd"
Info (12128): Elaborating entity "alpha1st_Level_Recon1" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1"
Info (12128): Elaborating entity "HiR_Even_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even_block:u_HiR_Even"
Info (12128): Elaborating entity "LoR_Even_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even_block:u_LoR_Even"
Info (12128): Elaborating entity "HiR_Odd_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd_block:u_HiR_Odd"
Info (12128): Elaborating entity "LoR_Odd_block" for hierarchy "alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd_block:u_LoR_Odd"
Info (12128): Elaborating entity "alpha1st_Level_Recon2" for hierarchy "alpha1st_Level_Recon2:u_1st_Level_Recon2"
Info (12128): Elaborating entity "HiR_Even_block1" for hierarchy "alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Even_block1:u_HiR_Even"
Info (12128): Elaborating entity "LoR_Even_block1" for hierarchy "alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Even_block1:u_LoR_Even"
Info (12128): Elaborating entity "HiR_Odd_block1" for hierarchy "alpha1st_Level_Recon2:u_1st_Level_Recon2|HiR_Odd_block1:u_HiR_Odd"
Info (12128): Elaborating entity "LoR_Odd_block1" for hierarchy "alpha1st_Level_Recon2:u_1st_Level_Recon2|LoR_Odd_block1:u_LoR_Odd"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/output_files/DWT_sym2_3_Level.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1944 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 1847 logic cells
    Info (21062): Implemented 61 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Mon Apr 22 12:31:05 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.1/quartus/bin/0_Final Sym Files/0_Final Sym Files (Heart)/1_HeartSound_Fixed/sym2_heart_fixed/sym2_heart_3_Level_hdl/output_files/DWT_sym2_3_Level.map.smsg.


