#VHDL Exercises

MSc Course: "Design of Digital Systems with VHDL" (Lab Exercises) 

MSc Title: "Electronics & Information Processing" @ University of Patras, Greece 

Author: Dimos Katsimardos 

Period: 2015 November - 2016 February

Description: VHDL lab exercises from simple behavioral and sequential circuits to a simple CPU design with hardwired and microprogrammed logic

Tool/CAD used: Altera Quartus 7.2

URL: https://dimkatsi91.github.io/VHDL_Lab/

-----------------------------------------------------------------------------------------------------------------------------


Lab 01: Simple Combinational Circuits

Lab 02: Advanced Combinational Circuits

Lab 03: Sequential Circuits

Lab 04: Serial Adders/Subtractors

Lab 05: Arithmetic & Logic Unit ( ALU )

Lab 06: Up Down Presetable Counter - Universal Shift Register - Combinational Shift Circuit

Lab 07: A very simple CPU
