

================================================================
== Vitis HLS Report for 'CnnKernel'
================================================================
* Date:           Fri May 27 19:40:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3338516585|  3379972201|  13.354 sec|  13.520 sec|  3338516586|  3379972202|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247]   --->   Operation 4 'read' 'output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247]   --->   Operation 5 'read' 'weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247]   --->   Operation 6 'read' 'input_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 7 [2/2] (2.92ns)   --->   "%call_ln257 = call void @CnnKernel_YourCode, i512 %gmem, i64 %input_read, i64 %weight_read, i64 %output_read, i8 %weight_V_0_0, i8 %weight_V_0_1, i8 %weight_V_0_2, i8 %weight_V_0_3, i8 %weight_V_0_4, i8 %weight_V_1_0, i8 %weight_V_1_1, i8 %weight_V_1_2, i8 %weight_V_1_3, i8 %weight_V_1_4, i8 %weight_V_2_0, i8 %weight_V_2_1, i8 %weight_V_2_2, i8 %weight_V_2_3, i8 %weight_V_2_4, i8 %weight_V_3_0, i8 %weight_V_3_1, i8 %weight_V_3_2, i8 %weight_V_3_3, i8 %weight_V_3_4, i8 %weight_V_4_0, i8 %weight_V_4_1, i8 %weight_V_4_2, i8 %weight_V_4_3, i8 %weight_V_4_4, i8 %input_V_0_0, i8 %input_V_0_1, i8 %input_V_0_2, i8 %input_V_0_3, i8 %input_V_0_4, i8 %input_V_1_0, i8 %input_V_1_1, i8 %input_V_1_2, i8 %input_V_1_3, i8 %input_V_1_4, i8 %input_V_2_0, i8 %input_V_2_1, i8 %input_V_2_2, i8 %input_V_2_3, i8 %input_V_2_4, i8 %input_V_3_0, i8 %input_V_3_1, i8 %input_V_3_2, i8 %input_V_3_3, i8 %input_V_3_4, i8 %input_V_4_0, i8 %input_V_4_1, i8 %input_V_4_2, i8 %input_V_4_3, i8 %input_V_4_4, i17 %C_V, i8 %output_V" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:257]   --->   Operation 7 'call' 'call_ln257' <Predicate = true> <Delay = 2.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_22, void @empty_4, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_12, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_26, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln257 = call void @CnnKernel_YourCode, i512 %gmem, i64 %input_read, i64 %weight_read, i64 %output_read, i8 %weight_V_0_0, i8 %weight_V_0_1, i8 %weight_V_0_2, i8 %weight_V_0_3, i8 %weight_V_0_4, i8 %weight_V_1_0, i8 %weight_V_1_1, i8 %weight_V_1_2, i8 %weight_V_1_3, i8 %weight_V_1_4, i8 %weight_V_2_0, i8 %weight_V_2_1, i8 %weight_V_2_2, i8 %weight_V_2_3, i8 %weight_V_2_4, i8 %weight_V_3_0, i8 %weight_V_3_1, i8 %weight_V_3_2, i8 %weight_V_3_3, i8 %weight_V_3_4, i8 %weight_V_4_0, i8 %weight_V_4_1, i8 %weight_V_4_2, i8 %weight_V_4_3, i8 %weight_V_4_4, i8 %input_V_0_0, i8 %input_V_0_1, i8 %input_V_0_2, i8 %input_V_0_3, i8 %input_V_0_4, i8 %input_V_1_0, i8 %input_V_1_1, i8 %input_V_1_2, i8 %input_V_1_3, i8 %input_V_1_4, i8 %input_V_2_0, i8 %input_V_2_1, i8 %input_V_2_2, i8 %input_V_2_3, i8 %input_V_2_4, i8 %input_V_3_0, i8 %input_V_3_1, i8 %input_V_3_2, i8 %input_V_3_3, i8 %input_V_3_4, i8 %input_V_4_0, i8 %input_V_4_1, i8 %input_V_4_2, i8 %input_V_4_3, i8 %input_V_4_4, i17 %C_V, i8 %output_V" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:257]   --->   Operation 21 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln258 = ret" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:258]   --->   Operation 22 'ret' 'ret_ln258' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('output_read', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247) on port 'output_r' (/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247) [71]  (1 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'call' operation ('call_ln257', /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:257) to 'CnnKernel_YourCode' [74]  (2.92 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
