// Seed: 2599022712
module module_0 ();
  wire id_2, id_3, id_4, id_5;
  always @(*) begin
    if (1) begin
      {1, 1, 1 & id_1} <= 1 == 1'h0;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin
    begin
      id_4 <= 1;
    end
  end
  wire id_14;
  assign id_13 = id_12 & id_2[1==1 : 1];
  always force id_9 = 1'b0;
  module_0();
endmodule
