/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [36:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~((celloutsig_1_2z[2] | celloutsig_1_11z) & celloutsig_1_10z[1]);
  assign celloutsig_0_1z = ~((in_data[35] | celloutsig_0_0z[2]) & in_data[4]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z[0] | celloutsig_0_5z[1]) & celloutsig_0_1z);
  assign celloutsig_0_11z = ~((in_data[16] | celloutsig_0_7z) & celloutsig_0_6z[0]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[4] | celloutsig_1_1z[1]) & celloutsig_1_2z[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_6z) & celloutsig_1_4z);
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_8z) & celloutsig_1_3z[1]);
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_12z[4]) & in_data[130]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z[2] | celloutsig_1_17z) & (celloutsig_1_15z[10] | celloutsig_1_10z[2]));
  assign celloutsig_0_4z = ~((celloutsig_0_3z[2] | celloutsig_0_1z) & (celloutsig_0_0z[6] | celloutsig_0_1z));
  assign celloutsig_1_4z = ~((in_data[181] | in_data[117]) & (celloutsig_1_3z[1] | celloutsig_1_2z[3]));
  reg [2:0] _14_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 3'h0;
    else _14_ <= in_data[78:76];
  assign { _00_, _02_[1], _01_ } = _14_;
  assign celloutsig_0_12z = { in_data[46:15], celloutsig_0_9z, _00_, _02_[1], _01_, celloutsig_0_7z } & { celloutsig_0_6z[3:0], celloutsig_0_8z, celloutsig_0_4z, _00_, _02_[1], _01_, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_12z } == { celloutsig_1_5z[4:1], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_18z };
  assign celloutsig_0_7z = { in_data[53:51], celloutsig_0_4z } == { in_data[83], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_0z[15:0], celloutsig_0_4z } == { in_data[55:50], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[168:138] == in_data[158:128];
  assign celloutsig_1_6z = { in_data[152:148], celloutsig_1_2z, celloutsig_1_0z } == { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_7z = in_data[103:99] == celloutsig_1_2z;
  assign celloutsig_0_0z = - in_data[42:26];
  assign celloutsig_1_15z = - { celloutsig_1_14z[9:8], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_8z = - celloutsig_0_0z[14:11];
  assign celloutsig_1_3z = - celloutsig_1_1z[3:0];
  assign celloutsig_0_3z = { in_data[58:53], celloutsig_0_1z } ~^ celloutsig_0_0z[9:3];
  assign celloutsig_1_2z = celloutsig_1_1z[5:1] ~^ { in_data[131:128], celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_0z[14:12] ^ { celloutsig_0_3z[6:5], celloutsig_0_4z };
  assign celloutsig_0_6z = { in_data[65:59], celloutsig_0_1z } ^ celloutsig_0_0z[9:2];
  assign celloutsig_1_1z = { in_data[119:116], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[176:170];
  assign celloutsig_1_10z = { in_data[122], celloutsig_1_0z, celloutsig_1_0z } ^ celloutsig_1_2z[4:2];
  assign celloutsig_1_12z = { celloutsig_1_10z[0], celloutsig_1_2z } ^ { celloutsig_1_3z[3:1], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_14z = { in_data[155:140], celloutsig_1_2z } ^ { celloutsig_1_12z[5:2], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_13z };
  assign { celloutsig_1_5z[3:0], celloutsig_1_5z[9:6], celloutsig_1_5z[4] } = { celloutsig_1_3z, celloutsig_1_1z[3:0], celloutsig_1_0z } ^ { celloutsig_1_2z[3:0], celloutsig_1_3z, celloutsig_1_2z[4] };
  assign { _02_[2], _02_[0] } = { _00_, _01_ };
  assign celloutsig_1_5z[5] = 1'h0;
  assign { out_data[128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z[36:5], celloutsig_0_13z };
endmodule
