Analysis & Synthesis report for Hermes
Mon Apr 07 19:11:52 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Hermes|IF_PWM_state
 12. State Machine - |Hermes|IF_SYNC_state
 13. State Machine - |Hermes|state
 14. State Machine - |Hermes|SPI:Alex_SPI_Tx|spi_state
 15. State Machine - |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_state
 16. State Machine - |Hermes|FirInterp8_1024:fi|rstate
 17. State Machine - |Hermes|Hermes_ADC:ADC_SPI|ADC_state
 18. State Machine - |Hermes|I2S_xmit:LR|TLV_state
 19. State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|PHY_state
 20. State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|state_Tx
 21. State Machine - |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state
 22. State Machine - |Hermes|TLV320_SPI:TLV|TLV
 23. State Machine - |Hermes|DHCP:DHCP_inst|DHCP_state
 24. Logic Cells Representing Combinational Loops
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Physical Synthesis Netlist Optimizations
 30. Registers Added for RAM Pass-Through Logic
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component
 33. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated
 34. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p
 35. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p
 36. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram
 37. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 38. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12
 39. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 40. Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15
 41. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated
 42. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p
 43. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p
 44. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram
 45. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_brp
 46. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_bwp
 47. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp
 48. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15
 49. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:ws_brp
 50. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ue9:ws_bwp
 51. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp
 52. Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19
 53. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated
 54. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p
 55. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p
 56. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram
 57. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp
 58. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14
 59. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_brp
 60. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_bwp
 61. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp
 62. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17
 63. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
 64. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated
 65. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p
 66. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p
 67. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram
 68. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp
 69. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp
 70. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 71. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13
 72. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp
 73. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
 74. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated
 75. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated
 76. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated
 77. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated
 78. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated
 79. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1
 80. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated
 81. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 82. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated
 83. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 84. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated
 85. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 86. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated
 87. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 88. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated
 89. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 90. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated
 91. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 92. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated
 93. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 94. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated
 95. Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 96. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated
 97. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
 98. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated
 99. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
100. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated
101. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
102. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated
103. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
104. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated
105. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
106. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated
107. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
108. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated
109. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
110. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated
111. Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
112. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated
113. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
114. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated
115. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
116. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated
117. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
118. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated
119. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
120. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated
121. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
122. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated
123. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
124. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated
125. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
126. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated
127. Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
128. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated
129. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
130. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated
131. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
132. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated
133. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
134. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated
135. Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
136. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated
137. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
138. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated
139. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
140. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated
141. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
142. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated
143. Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
144. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated
145. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
146. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated
147. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
148. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated
149. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
150. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated
151. Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated
152. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated
153. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
154. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated
155. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
156. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated
157. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
158. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated
159. Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated
160. Source assignments for FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated
161. Source assignments for FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated
162. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated
163. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p
164. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p
165. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram
166. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp
167. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp
168. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp
169. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10
170. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_brp
171. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_bwp
172. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp
173. Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13
174. Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated
175. Parameter Settings for User Entity Instance: Top-level Entity: |Hermes
176. Parameter Settings for User Entity Instance: cdc_sync:reset_C122
177. Parameter Settings for User Entity Instance: Hermes_clk_lrclk_gen:clrgen
178. Parameter Settings for User Entity Instance: PLL_IF:PLL_IF_inst|altpll:altpll_component
179. Parameter Settings for User Entity Instance: PLL_clocks:PLL_clocks_inst|altpll:altpll_component
180. Parameter Settings for User Entity Instance: Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component
181. Parameter Settings for User Entity Instance: Tx_MAC:Tx_MAC_inst
182. Parameter Settings for User Entity Instance: PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
183. Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component
184. Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
185. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr
186. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr
187. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr
188. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr
189. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr
190. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4
191. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5
192. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr
193. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr
194. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3
195. Parameter Settings for User Entity Instance: I2S_xmit:LR
196. Parameter Settings for User Entity Instance: I2S_rcv:MIC
197. Parameter Settings for User Entity Instance: cdc_sync:cdc_mic
198. Parameter Settings for User Entity Instance: cdc_sync:freq0
199. Parameter Settings for User Entity Instance: cdc_sync:freq1
200. Parameter Settings for User Entity Instance: cdc_sync:freq2
201. Parameter Settings for User Entity Instance: cdc_sync:freq3
202. Parameter Settings for User Entity Instance: cdc_sync:freq4
203. Parameter Settings for User Entity Instance: cdc_sync:freq5
204. Parameter Settings for User Entity Instance: cdc_sync:LR_audio
205. Parameter Settings for User Entity Instance: cdc_sync:rates
206. Parameter Settings for User Entity Instance: cdc_sync:Tx_I
207. Parameter Settings for User Entity Instance: cdc_sync:Tx_Q
208. Parameter Settings for User Entity Instance: cdc_sync:cdc_CRLCLK
209. Parameter Settings for User Entity Instance: pulsegen:cdc_m
210. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync
211. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy
212. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|pulsegen:pls
213. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack
214. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync
215. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:rdy
216. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|pulsegen:pls
217. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:ack
218. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync
219. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy
220. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|pulsegen:pls
221. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack
222. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync
223. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy
224. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|pulsegen:pls
225. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack
226. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync
227. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:rdy
228. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|pulsegen:pls
229. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:ack
230. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cordic:cordic_inst
231. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2
232. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
233. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
234. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
235. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
236. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
237. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
238. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2
239. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
240. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
241. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
242. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
243. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
244. Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
245. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1
246. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
247. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
248. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
249. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
250. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
251. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
252. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
253. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
254. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
255. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
256. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1
257. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
258. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
259. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
260. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
261. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
262. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
263. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
264. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
265. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
266. Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
267. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2
268. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A
269. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom
270. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
271. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
272. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B
273. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom
274. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
275. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
276. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C
277. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom
278. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
279. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
280. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D
281. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom
282. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
283. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
284. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E
285. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom
286. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
287. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
288. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F
289. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom
290. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
291. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
292. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G
293. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom
294. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
295. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
296. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H
297. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom
298. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
299. Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
300. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cordic:cordic_inst
301. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2
302. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
303. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
304. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
305. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
306. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
307. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
308. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2
309. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
310. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
311. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
312. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
313. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
314. Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
315. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1
316. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
317. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
318. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
319. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
320. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
321. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
322. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
323. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
324. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
325. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
326. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1
327. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
328. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
329. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
330. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
331. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
332. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
333. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
334. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
335. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
336. Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
337. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2
338. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A
339. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom
340. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
341. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
342. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B
343. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom
344. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
345. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
346. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C
347. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom
348. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
349. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
350. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D
351. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom
352. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
353. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
354. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E
355. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom
356. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
357. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
358. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F
359. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom
360. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
361. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
362. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G
363. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom
364. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
365. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
366. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H
367. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom
368. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
369. Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
370. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cordic:cordic_inst
371. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2
372. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
373. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
374. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
375. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
376. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
377. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
378. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2
379. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
380. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
381. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
382. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
383. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
384. Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
385. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1
386. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
387. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
388. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
389. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
390. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
391. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
392. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
393. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
394. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
395. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
396. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1
397. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
398. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
399. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
400. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
401. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
402. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
403. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
404. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
405. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
406. Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
407. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2
408. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A
409. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom
410. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
411. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
412. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B
413. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom
414. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
415. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
416. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C
417. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom
418. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
419. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
420. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D
421. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom
422. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
423. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
424. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E
425. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom
426. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
427. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
428. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F
429. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom
430. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
431. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
432. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G
433. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom
434. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
435. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
436. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H
437. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom
438. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
439. Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
440. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cordic:cordic_inst
441. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2
442. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
443. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
444. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
445. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
446. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
447. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
448. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2
449. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
450. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
451. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
452. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
453. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
454. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
455. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1
456. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
457. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
458. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
459. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
460. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
461. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
462. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
463. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
464. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
465. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
466. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1
467. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
468. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
469. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
470. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
471. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
472. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
473. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
474. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
475. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
476. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
477. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2
478. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A
479. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom
480. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component
481. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component
482. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B
483. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom
484. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component
485. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component
486. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C
487. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom
488. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component
489. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component
490. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D
491. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom
492. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component
493. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component
494. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3
495. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A
496. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma
497. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component
498. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component
499. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B
500. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma
501. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component
502. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component
503. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C
504. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma
505. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component
506. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component
507. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D
508. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma
509. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component
510. Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component
511. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cordic:cordic_inst
512. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2
513. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
514. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
515. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
516. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
517. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
518. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
519. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2
520. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
521. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
522. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
523. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
524. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
525. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
526. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1
527. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
528. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
529. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
530. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
531. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
532. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
533. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
534. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
535. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
536. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
537. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1
538. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
539. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
540. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
541. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
542. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
543. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
544. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
545. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
546. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
547. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
548. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2
549. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A
550. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom
551. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component
552. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component
553. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B
554. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom
555. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component
556. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component
557. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C
558. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom
559. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component
560. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component
561. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D
562. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom
563. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component
564. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component
565. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3
566. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A
567. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma
568. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component
569. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component
570. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B
571. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma
572. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component
573. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component
574. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C
575. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma
576. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component
577. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component
578. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D
579. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma
580. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component
581. Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component
582. Parameter Settings for User Entity Instance: Apollo:Apollo_inst
583. Parameter Settings for User Entity Instance: FirInterp8_1024:fi
584. Parameter Settings for User Entity Instance: FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component
585. Parameter Settings for User Entity Instance: FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component
586. Parameter Settings for User Entity Instance: CicInterpM5:in2
587. Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst
588. Parameter Settings for User Entity Instance: Hermes_Tx_fifo_ctrl:TXFC
589. Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
590. Parameter Settings for User Entity Instance: FIFO:RXF
591. Parameter Settings for User Entity Instance: debounce:de_PTT
592. Parameter Settings for User Entity Instance: debounce:de_dot
593. Parameter Settings for User Entity Instance: debounce:de_dash
594. Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component
595. Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component
596. Parameter Settings for User Entity Instance: Led_control:Control_LED0
597. Parameter Settings for User Entity Instance: Led_control:Control_LED1
598. Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0
599. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
600. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1
601. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1
602. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1
603. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1
604. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1
605. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1
606. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1
607. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1
608. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1
609. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1
610. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1
611. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1
612. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1
613. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1
614. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1
615. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1
616. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1
617. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1
618. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1
619. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1
620. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1
621. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1
622. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1
623. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1
624. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1
625. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1
626. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1
627. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1
628. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0
629. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0
630. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0
631. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0
632. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0
633. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0
634. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0
635. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0
636. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0
637. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0
638. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0
639. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0
640. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0
641. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0
642. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0
643. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0
644. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0
645. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0
646. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0
647. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0
648. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0
649. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0
650. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0
651. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0
652. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0
653. Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0
654. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0
655. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0
656. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
657. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
658. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
659. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
660. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1
661. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1
662. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0
663. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0
664. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1
665. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1
666. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0
667. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0
668. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1
669. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1
670. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1
671. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1
672. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1
673. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1
674. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0
675. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0
676. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0
677. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0
678. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0
679. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0
680. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
681. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
682. Parameter Settings for Inferred Entity Instance: FirInterp8_1024:fi|lpm_mult:Mult0
683. Parameter Settings for Inferred Entity Instance: FirInterp8_1024:fi|lpm_mult:Mult1
684. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
685. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
686. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
687. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
688. altpll Parameter Settings by Entity Instance
689. dcfifo Parameter Settings by Entity Instance
690. scfifo Parameter Settings by Entity Instance
691. altsyncram Parameter Settings by Entity Instance
692. lpm_mult Parameter Settings by Entity Instance
693. Port Connectivity Checks: "Led_flash:Flash_LED10"
694. Port Connectivity Checks: "Led_flash:Flash_LED9"
695. Port Connectivity Checks: "Led_flash:Flash_LED8"
696. Port Connectivity Checks: "Led_flash:Flash_LED6"
697. Port Connectivity Checks: "Led_flash:Flash_LED5"
698. Port Connectivity Checks: "Led_flash:Flash_LED3"
699. Port Connectivity Checks: "Led_flash:Flash_LED2"
700. Port Connectivity Checks: "Led_flash:Flash_LED1"
701. Port Connectivity Checks: "C122_PLL:PLL_inst"
702. Port Connectivity Checks: "C10_PLL:PLL2_inst"
703. Port Connectivity Checks: "SPI:Alex_SPI_Tx"
704. Port Connectivity Checks: "FIFO:RXF"
705. Port Connectivity Checks: "Tx_fifo:Tx_fifo_inst"
706. Port Connectivity Checks: "Hermes_Tx_fifo_ctrl:TXFC"
707. Port Connectivity Checks: "cpl_cordic:cordic_inst"
708. Port Connectivity Checks: "CicInterpM5:in2"
709. Port Connectivity Checks: "Apollo:Apollo_inst"
710. Port Connectivity Checks: "receiver2:receiver_inst4"
711. Port Connectivity Checks: "receiver2:receiver_inst3|varcic:varcic_inst_Q1"
712. Port Connectivity Checks: "receiver2:receiver_inst3|cic:cic_inst_Q2"
713. Port Connectivity Checks: "receiver2:receiver_inst3|cic:cic_inst_I2"
714. Port Connectivity Checks: "receiver2:receiver_inst3"
715. Port Connectivity Checks: "receiver:receiver_inst2"
716. Port Connectivity Checks: "receiver:receiver_inst1"
717. Port Connectivity Checks: "receiver:receiver_inst0|firX8R8:fir2"
718. Port Connectivity Checks: "receiver:receiver_inst0|varcic:varcic_inst_Q1"
719. Port Connectivity Checks: "receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst"
720. Port Connectivity Checks: "receiver:receiver_inst0|cic:cic_inst_Q2"
721. Port Connectivity Checks: "receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst"
722. Port Connectivity Checks: "receiver:receiver_inst0|cic:cic_inst_I2"
723. Port Connectivity Checks: "receiver:receiver_inst0"
724. Port Connectivity Checks: "cdc_mcp:MDC[4].IQ_sync"
725. Port Connectivity Checks: "cdc_mcp:MDC[3].IQ_sync"
726. Port Connectivity Checks: "cdc_mcp:MDC[2].IQ_sync"
727. Port Connectivity Checks: "cdc_mcp:MDC[1].IQ_sync"
728. Port Connectivity Checks: "I2S_rcv:MIC"
729. Port Connectivity Checks: "I2S_xmit:LR"
730. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"
731. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"
732. Port Connectivity Checks: "SP_fifo:SPF"
733. Port Connectivity Checks: "PHY_Rx_fifo:PHY_Rx_fifo_inst"
734. Port Connectivity Checks: "Tx_MAC:Tx_MAC_inst"
735. Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"
736. Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst"
737. Port Connectivity Checks: "MDIO:MDIO_inst"
738. Port Connectivity Checks: "PLL_clocks:PLL_clocks_inst"
739. Port Connectivity Checks: "Hermes_clk_lrclk_gen:clrgen"
740. Elapsed Time Per Partition
741. Analysis & Synthesis Messages
742. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 07 19:11:51 2014      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Hermes                                     ;
; Top-level Entity Name              ; Hermes                                     ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 44,233                                     ;
;     Total combinational functions  ; 33,245                                     ;
;     Dedicated logic registers      ; 29,724                                     ;
; Total registers                    ; 29724                                      ;
; Total pins                         ; 119                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 977,664                                    ;
; Embedded Multiplier 9-bit elements ; 252                                        ;
; Total PLLs                         ; 4                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                                      ; Hermes             ; Hermes             ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;   0.5%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------+---------+
; Polyphase_FIR/CicInterpM5.v      ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/CicInterpM5.v     ;         ;
; receiver2.v                      ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/receiver2.v                     ;         ;
; Polyphase_FIR/firromI_1024.v     ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromI_1024.v    ;         ;
; Polyphase_FIR/firram36I_1024.v   ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36I_1024.v  ;         ;
; Polyphase_FIR/FirInterp8_1024.v  ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/FirInterp8_1024.v ;         ;
; Polyphase_FIR/coefI8_1024.mif    ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefI8_1024.mif   ;         ;
; Polyphase_FIR/coefFb.mif         ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefFb.mif        ;         ;
; Polyphase_FIR/coefFa.mif         ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefFa.mif        ;         ;
; Polyphase_FIR/coefEb.mif         ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefEb.mif        ;         ;
; Polyphase_FIR/coefEa.mif         ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefEa.mif        ;         ;
; Polyphase_FIR/coefD.mif          ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefD.mif         ;         ;
; Polyphase_FIR/coefC.mif          ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefC.mif         ;         ;
; Polyphase_FIR/coefB.mif          ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefB.mif         ;         ;
; Polyphase_FIR/coefA.mif          ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefA.mif         ;         ;
; Polyphase_FIR/firram48.v         ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v        ;         ;
; Polyphase_FIR/firx4r4.v          ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firx4r4.v         ;         ;
; Polyphase_FIR/firx2r2.v          ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firx2r2.v         ;         ;
; Polyphase_FIR/firromH.v          ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v         ;         ;
; Polyphase_FIR/firram36.v         ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v        ;         ;
; Polyphase_FIR/firfilt.v          ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firfilt.v         ;         ;
; Polyphase_FIR/coefL8H.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8H.mif       ;         ;
; Polyphase_FIR/coefL8G.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8G.mif       ;         ;
; Polyphase_FIR/coefL8F.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8F.mif       ;         ;
; Polyphase_FIR/coefL8E.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8E.mif       ;         ;
; Polyphase_FIR/coefL8D.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8D.mif       ;         ;
; Polyphase_FIR/coefL8C.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8C.mif       ;         ;
; Polyphase_FIR/coefL8B.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8B.mif       ;         ;
; Polyphase_FIR/coefL8A.mif        ; yes             ; User Memory Initialization File  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefL8A.mif       ;         ;
; PHY_fifo.v                       ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PHY_fifo.v                      ;         ;
; sp_rcv_ctrl.v                    ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/sp_rcv_ctrl.v                   ;         ;
; Attenuator.v                     ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Attenuator.v                    ;         ;
; CRC32.v                          ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/CRC32.v                         ;         ;
; ASMI.v                           ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/ASMI.v                          ;         ;
; PHY_Rx_fifo.v                    ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PHY_Rx_fifo.v                   ;         ;
; Led_control.v                    ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Led_control.v                   ;         ;
; Led_flash.v                      ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Led_flash.v                     ;         ;
; MDIO.v                           ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/MDIO.v                          ;         ;
; Rx_MAC.v                         ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Rx_MAC.v                        ;         ;
; Tx_MAC.v                         ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Tx_MAC.v                        ;         ;
; ASMI_interface.v                 ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/ASMI_interface.v                ;         ;
; DHCP.v                           ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/DHCP.v                          ;         ;
; EEPROM.v                         ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/EEPROM.v                        ;         ;
; EPCS_fifo.v                      ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/EPCS_fifo.v                     ;         ;
; PLL_clocks.v                     ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PLL_clocks.v                    ;         ;
; Tx_fifo.v                        ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Tx_fifo.v                       ;         ;
; varcic.v                         ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/varcic.v                        ;         ;
; Apollo.v                         ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Apollo.v                        ;         ;
; C10_PLL.v                        ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/C10_PLL.v                       ;         ;
; C122_PLL.v                       ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/C122_PLL.v                      ;         ;
; cdc_mcp.v                        ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/cdc_mcp.v                       ;         ;
; cdc_sync.v                       ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/cdc_sync.v                      ;         ;
; cic.v                            ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/cic.v                           ;         ;
; cic_comb.v                       ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/cic_comb.v                      ;         ;
; cic_integrator.v                 ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/cic_integrator.v                ;         ;
; cordic.v                         ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/cordic.v                        ;         ;
; cpl_cordic.v                     ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/cpl_cordic.v                    ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/debounce.v                      ;         ;
; FIFO.v                           ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/FIFO.v                          ;         ;
; Hermes.v                         ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes.v                        ;         ;
; Hermes_ADC.v                     ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes_ADC.v                    ;         ;
; Hermes_clk_lrclk_gen.v           ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes_clk_lrclk_gen.v          ;         ;
; Hermes_Tx_fifo_ctrl.v            ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes_Tx_fifo_ctrl.v           ;         ;
; HPF_select.v                     ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/HPF_select.v                    ;         ;
; I2S_rcv.v                        ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/I2S_rcv.v                       ;         ;
; I2S_xmit.v                       ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/I2S_xmit.v                      ;         ;
; LPF_select.v                     ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/LPF_select.v                    ;         ;
; pulsegen.v                       ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/pulsegen.v                      ;         ;
; receiver.v                       ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/receiver.v                      ;         ;
; SPI.v                            ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/SPI.v                           ;         ;
; TLV320_SPI.v                     ; yes             ; User Verilog HDL File            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/TLV320_SPI.v                    ;         ;
; PLL_IF.vhd                       ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PLL_IF.vhd                      ;         ;
; SP_fifo.v                        ; yes             ; User Wizard-Generated File       ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/SP_fifo.v                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/pll_if_altpll.v               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/pll_if_altpll.v              ;         ;
; db/pll_clocks_altpll.v           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/pll_clocks_altpll.v          ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc         ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc              ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc            ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc               ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc           ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;         ;
; db/dcfifo_kah1.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dcfifo_kah1.tdf              ;         ;
; db/a_graycounter_h47.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_h47.tdf        ;         ;
; db/a_graycounter_dic.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_dic.tdf        ;         ;
; db/altsyncram_ff31.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_ff31.tdf          ;         ;
; db/alt_synch_pipe_fkd.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_fkd.tdf       ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_ed9.tdf              ;         ;
; db/alt_synch_pipe_gkd.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_gkd.tdf       ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_fd9.tdf              ;         ;
; db/cmpr_356.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cmpr_356.tdf                 ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf   ;         ;
; db/dcfifo_nhk1.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dcfifo_nhk1.tdf              ;         ;
; db/a_gray2bin_1hb.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_gray2bin_1hb.tdf           ;         ;
; db/a_graycounter_067.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_067.tdf        ;         ;
; db/a_graycounter_rjc.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_rjc.tdf        ;         ;
; db/altsyncram_tj31.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_tj31.tdf          ;         ;
; db/decode_177.tdf                ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/decode_177.tdf               ;         ;
; db/mux_038.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/mux_038.tdf                  ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_se9.tdf              ;         ;
; db/alt_synch_pipe_uld.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_uld.tdf       ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_te9.tdf              ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_ue9.tdf              ;         ;
; db/alt_synch_pipe_vld.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_vld.tdf       ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_ve9.tdf              ;         ;
; db/cmpr_i66.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cmpr_i66.tdf                 ;         ;
; db/cntr_s2e.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cntr_s2e.tdf                 ;         ;
; db/dcfifo_atj1.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dcfifo_atj1.tdf              ;         ;
; db/a_gray2bin_2hb.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_gray2bin_2hb.tdf           ;         ;
; db/a_graycounter_167.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_167.tdf        ;         ;
; db/a_graycounter_tjc.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_tjc.tdf        ;         ;
; db/altsyncram_vj31.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_vj31.tdf          ;         ;
; db/decode_477.tdf                ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/decode_477.tdf               ;         ;
; db/mux_k18.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/mux_k18.tdf                  ;         ;
; db/alt_synch_pipe_0md.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_0md.tdf       ;         ;
; db/dffpipe_0f9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_0f9.tdf              ;         ;
; db/alt_synch_pipe_1md.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_1md.tdf       ;         ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_1f9.tdf              ;         ;
; db/cmpr_j66.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cmpr_j66.tdf                 ;         ;
; db/dcfifo_7gh1.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dcfifo_7gh1.tdf              ;         ;
; db/a_gray2bin_ugb.tdf            ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_gray2bin_ugb.tdf           ;         ;
; db/a_graycounter_t57.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_t57.tdf        ;         ;
; db/a_graycounter_pjc.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_pjc.tdf        ;         ;
; db/altsyncram_7i31.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_7i31.tdf          ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_pe9.tdf              ;         ;
; db/alt_synch_pipe_rld.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_rld.tdf       ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_qe9.tdf              ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_sld.tdf       ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_re9.tdf              ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cmpr_f66.tdf                 ;         ;
; a_graycounter.tdf                ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.tdf         ;         ;
; db/a_graycounter_cfg.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_cfg.tdf        ;         ;
; db/a_graycounter_bfg.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_bfg.tdf        ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf           ;         ;
; comptree.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/comptree.inc              ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/cmpr_und.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cmpr_und.tdf                 ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf           ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc              ;         ;
; dffeea.inc                       ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc   ;         ;
; db/cntr_kqi.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cntr_kqi.tdf                 ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf                ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_regfifo.inc             ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_dpfifo.inc              ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_i2fifo.inc              ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_fffifo.inc              ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_f2fifo.inc              ;         ;
; db/scfifo_6ul.tdf                ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/scfifo_6ul.tdf               ;         ;
; db/a_dpfifo_1as.tdf              ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_dpfifo_1as.tdf             ;         ;
; db/a_fefifo_48e.tdf              ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_fefifo_48e.tdf             ;         ;
; db/cntr_7n7.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cntr_7n7.tdf                 ;         ;
; db/dpram_flt.tdf                 ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dpram_flt.tdf                ;         ;
; db/altsyncram_jvj1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_jvj1.tdf          ;         ;
; db/cntr_rmb.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cntr_rmb.tdf                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/altram.inc                ;         ;
; db/altsyncram_a991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_a991.tdf          ;         ;
; db/altsyncram_nhn1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_nhn1.tdf          ;         ;
; db/altsyncram_b991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_b991.tdf          ;         ;
; db/altsyncram_c991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_c991.tdf          ;         ;
; db/altsyncram_d991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_d991.tdf          ;         ;
; db/altsyncram_e991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_e991.tdf          ;         ;
; db/altsyncram_f991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_f991.tdf          ;         ;
; db/altsyncram_g991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_g991.tdf          ;         ;
; db/altsyncram_h991.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_h991.tdf          ;         ;
; db/altsyncram_6491.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_6491.tdf          ;         ;
; db/altsyncram_7491.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_7491.tdf          ;         ;
; db/altsyncram_8491.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_8491.tdf          ;         ;
; db/altsyncram_9491.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_9491.tdf          ;         ;
; db/altsyncram_b791.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_b791.tdf          ;         ;
; db/altsyncram_thn1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_thn1.tdf          ;         ;
; db/altsyncram_c791.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_c791.tdf          ;         ;
; db/altsyncram_d791.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_d791.tdf          ;         ;
; db/altsyncram_e791.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_e791.tdf          ;         ;
; db/altsyncram_vh91.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_vh91.tdf          ;         ;
; db/altsyncram_hhn1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_hhn1.tdf          ;         ;
; db/dcfifo_a9l1.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dcfifo_a9l1.tdf              ;         ;
; db/a_graycounter_s57.tdf         ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/a_graycounter_s57.tdf        ;         ;
; db/altsyncram_nj31.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_nj31.tdf          ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_2f9.tdf              ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_tld.tdf       ;         ;
; db/dffpipe_3f9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_3f9.tdf              ;         ;
; db/alt_synch_pipe_2md.tdf        ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/alt_synch_pipe_2md.tdf       ;         ;
; db/dffpipe_4f9.tdf               ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/dffpipe_4f9.tdf              ;         ;
; db/cmpr_g66.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/cmpr_g66.tdf                 ;         ;
; db/c10_pll_altpll.v              ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/c10_pll_altpll.v             ;         ;
; db/c122_pll_altpll.v             ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/c122_pll_altpll.v            ;         ;
; db/altsyncram_15h1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/altsyncram_15h1.tdf          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; e:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; db/mult_ift.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/mult_ift.tdf                 ;         ;
; db/mult_s4t.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/mult_s4t.tdf                 ;         ;
; db/mult_35t.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/mult_35t.tdf                 ;         ;
; db/mult_gft.tdf                  ; yes             ; Auto-Generated Megafunction      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/db/mult_gft.tdf                 ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 44,233               ;
;                                             ;                      ;
; Total combinational functions               ; 33245                ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 6239                 ;
;     -- 3 input functions                    ; 19007                ;
;     -- <=2 input functions                  ; 7999                 ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 12204                ;
;     -- arithmetic mode                      ; 21041                ;
;                                             ;                      ;
; Total registers                             ; 29724                ;
;     -- Dedicated logic registers            ; 29724                ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 119                  ;
; Total memory bits                           ; 977664               ;
; Embedded Multiplier 9-bit elements          ; 252                  ;
; Total PLLs                                  ; 4                    ;
;     -- PLLs                                 ; 4                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; LTC2208_122MHz~input ;
; Maximum fan-out                             ; 24697                ;
; Total fan-out                               ; 224214               ;
; Average fan-out                             ; 3.43                 ;
+---------------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Hermes                                                                    ; 33245 (2233)      ; 29724 (1211) ; 977664      ; 252          ; 0       ; 126       ; 119  ; 0            ; |Hermes                                                                                                                                                                                                                        ;              ;
;    |ASMI_interface:ASMI_int_inst|                                          ; 349 (173)         ; 211 (77)     ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst                                                                                                                                                                                           ;              ;
;       |ASMI:ASMI_inst|                                                     ; 176 (0)           ; 134 (0)      ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                                                                                                                                            ;              ;
;          |ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component| ; 176 (100)         ; 134 (73)     ; 4096        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component                                                                                                            ;              ;
;             |a_graycounter:addbyte_cntr|                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr                                                                                 ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated                                                ;              ;
;             |a_graycounter:gen_cntr|                                       ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr                                                                                     ;              ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated                                                    ;              ;
;             |a_graycounter:stage_cntr|                                     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr                                                                                   ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated                                                  ;              ;
;             |a_graycounter:wrstage_cntr|                                   ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr                                                                                 ;              ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated                                                ;              ;
;             |lpm_compare:cmpr4|                                            ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_compare:cmpr5|                                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5                                                                                          ;              ;
;                |cmpr_und:auto_generated|                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5|cmpr_und:auto_generated                                                                  ;              ;
;             |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr                                                                                 ;              ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated                                                         ;              ;
;             |scfifo:scfifo3|                                               ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3                                                                                             ;              ;
;                |scfifo_6ul:auto_generated|                                 ; 37 (0)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated                                                                   ;              ;
;                   |a_dpfifo_1as:dpfifo|                                    ; 37 (1)            ; 29 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo                                               ;              ;
;                      |a_fefifo_48e:fifo_state|                             ; 18 (9)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state                       ;              ;
;                         |cntr_7n7:count_usedw|                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw  ;              ;
;                      |cntr_rmb:rd_ptr_count|                               ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count                         ;              ;
;                      |cntr_rmb:wr_ptr|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr                               ;              ;
;                      |dpram_flt:FIFOram|                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram                             ;              ;
;                         |altsyncram_jvj1:altsyncram1|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;              ;
;    |Apollo:Apollo_inst|                                                    ; 139 (139)         ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Apollo:Apollo_inst                                                                                                                                                                                                     ;              ;
;    |Attenuator:Attenuator_inst|                                            ; 27 (27)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Attenuator:Attenuator_inst                                                                                                                                                                                             ;              ;
;    |C10_PLL:PLL2_inst|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C10_PLL:PLL2_inst                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component                                                                                                                                                                              ;              ;
;          |C10_PLL_altpll:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated                                                                                                                                                ;              ;
;    |C122_PLL:PLL_inst|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C122_PLL:PLL_inst                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                              ;              ;
;          |C122_PLL_altpll:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                                                               ;              ;
;    |CicInterpM5:in2|                                                       ; 827 (827)         ; 1022 (1022)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|CicInterpM5:in2                                                                                                                                                                                                        ;              ;
;    |DHCP:DHCP_inst|                                                        ; 45 (45)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|DHCP:DHCP_inst                                                                                                                                                                                                         ;              ;
;    |EEPROM:EEPROM_inst|                                                    ; 177 (177)         ; 167 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EEPROM:EEPROM_inst                                                                                                                                                                                                     ;              ;
;    |EPCS_fifo:EPCS_fifo_inst|                                              ; 91 (0)            ; 127 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst                                                                                                                                                                                               ;              ;
;       |dcfifo:dcfifo_component|                                            ; 91 (0)            ; 127 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                       ;              ;
;          |dcfifo_7gh1:auto_generated|                                      ; 91 (15)           ; 127 (33)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated                                                                                                                                            ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                            ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                            ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                ;              ;
;             |a_graycounter_t57:rdptr_g1p|                                  ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                ;              ;
;             |alt_synch_pipe_rld:rs_dgwp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                 ;              ;
;                |dffpipe_qe9:dffpipe13|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                           ;              ;
;             |alt_synch_pipe_sld:ws_dgrp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                 ;              ;
;                |dffpipe_re9:dffpipe16|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                           ;              ;
;             |altsyncram_7i31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram                                                                                                                   ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                   ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                    ;              ;
;             |dffpipe_pe9:rs_brp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                         ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                         ;              ;
;    |FIFO:RXF|                                                              ; 75 (75)           ; 93 (93)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FIFO:RXF                                                                                                                                                                                                               ;              ;
;       |altsyncram:mem_rtl_0|                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0                                                                                                                                                                                          ;              ;
;          |altsyncram_15h1:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated                                                                                                                                                           ;              ;
;    |FirInterp8_1024:fi|                                                    ; 139 (139)         ; 221 (221)    ; 23040       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi                                                                                                                                                                                                     ;              ;
;       |firram36I_1024:ram|                                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram                                                                                                                                                                                  ;              ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                                                                                                                                  ;              ;
;             |altsyncram_hhn1:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated                                                                                                                   ;              ;
;       |firromI_1024:rom|                                                   ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom                                                                                                                                                                                    ;              ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                                                                                                                                    ;              ;
;             |altsyncram_vh91:auto_generated|                               ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated                                                                                                                     ;              ;
;       |lpm_mult:Mult0|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult0                                                                                                                                                                                      ;              ;
;          |mult_35t:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                                              ;              ;
;       |lpm_mult:Mult1|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult1                                                                                                                                                                                      ;              ;
;          |mult_35t:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                                              ;              ;
;    |HPF_select:Alex_HPF_select|                                            ; 45 (45)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|HPF_select:Alex_HPF_select                                                                                                                                                                                             ;              ;
;    |Hermes_ADC:ADC_SPI|                                                    ; 127 (127)         ; 184 (184)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Hermes_ADC:ADC_SPI                                                                                                                                                                                                     ;              ;
;    |Hermes_Tx_fifo_ctrl:TXFC|                                              ; 323 (323)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC                                                                                                                                                                                               ;              ;
;    |Hermes_clk_lrclk_gen:clrgen|                                           ; 40 (40)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Hermes_clk_lrclk_gen:clrgen                                                                                                                                                                                            ;              ;
;    |I2S_rcv:MIC|                                                           ; 25 (25)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|I2S_rcv:MIC                                                                                                                                                                                                            ;              ;
;    |I2S_xmit:LR|                                                           ; 33 (33)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|I2S_xmit:LR                                                                                                                                                                                                            ;              ;
;    |LPF_select:Alex_LPF_select|                                            ; 55 (55)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|LPF_select:Alex_LPF_select                                                                                                                                                                                             ;              ;
;    |Led_control:Control_LED0|                                              ; 46 (46)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_control:Control_LED0                                                                                                                                                                                               ;              ;
;    |Led_control:Control_LED1|                                              ; 52 (52)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_control:Control_LED1                                                                                                                                                                                               ;              ;
;    |Led_flash:Flash_LED10|                                                 ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED10                                                                                                                                                                                                  ;              ;
;    |Led_flash:Flash_LED1|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED1                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED2|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED2                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED3|                                                  ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED3                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED5|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED5                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED6|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED6                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED8|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED8                                                                                                                                                                                                   ;              ;
;    |Led_flash:Flash_LED9|                                                  ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Led_flash:Flash_LED9                                                                                                                                                                                                   ;              ;
;    |MDIO:MDIO_inst|                                                        ; 133 (133)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|MDIO:MDIO_inst                                                                                                                                                                                                         ;              ;
;    |PHY_Rx_fifo:PHY_Rx_fifo_inst|                                          ; 96 (0)            ; 141 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst                                                                                                                                                                                           ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 96 (0)            ; 141 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                         ;              ;
;          |dcfifo_nhk1:auto_generated|                                      ; 96 (5)            ; 141 (43)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated                                                                                                              ;              ;
;             |a_graycounter_067:rdptr_g1p|                                  ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p                                                                                  ;              ;
;             |a_graycounter_rjc:wrptr_g1p|                                  ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p                                                                                  ;              ;
;             |alt_synch_pipe_uld:rs_dgwp|                                   ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp                                                                                   ;              ;
;                |dffpipe_te9:dffpipe15|                                     ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15                                                             ;              ;
;             |alt_synch_pipe_vld:ws_dgrp|                                   ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp                                                                                   ;              ;
;                |dffpipe_ve9:dffpipe19|                                     ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19                                                             ;              ;
;             |altsyncram_tj31:fifo_ram|                                     ; 19 (1)            ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram                                                                                     ;              ;
;                |decode_177:decode12|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12                                                                 ;              ;
;                |mux_038:mux13|                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13                                                                       ;              ;
;             |cmpr_i66:rdempty_eq_comp|                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp                                                                                     ;              ;
;             |cmpr_i66:wrfull_eq_comp|                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:wrfull_eq_comp                                                                                      ;              ;
;             |cntr_s2e:cntr_b|                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b                                                                                              ;              ;
;    |PLL_IF:PLL_IF_inst|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_IF:PLL_IF_inst                                                                                                                                                                                                     ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component                                                                                                                                                                             ;              ;
;          |PLL_IF_altpll:auto_generated|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated                                                                                                                                                ;              ;
;    |PLL_clocks:PLL_clocks_inst|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_clocks:PLL_clocks_inst                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component                                                                                                                                                                     ;              ;
;          |PLL_clocks_altpll:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated                                                                                                                                    ;              ;
;    |Rx_MAC:Rx_MAC_inst|                                                    ; 829 (795)         ; 1541 (1481)  ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |PHY_fifo:PHY_fifo_inst|                                             ; 34 (0)            ; 60 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst                                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                                         ; 34 (0)            ; 60 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                      ;              ;
;             |dcfifo_kah1:auto_generated|                                   ; 34 (5)            ; 60 (18)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated                                                                                                                           ;              ;
;                |a_graycounter_dic:wrptr_g1p|                               ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p                                                                                               ;              ;
;                |a_graycounter_h47:rdptr_g1p|                               ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p                                                                                               ;              ;
;                |alt_synch_pipe_fkd:rs_dgwp|                                ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                                                ;              ;
;                   |dffpipe_ed9:dffpipe12|                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12                                                                          ;              ;
;                |alt_synch_pipe_gkd:ws_dgrp|                                ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                                                ;              ;
;                   |dffpipe_fd9:dffpipe15|                                  ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15                                                                          ;              ;
;                |altsyncram_ff31:fifo_ram|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram                                                                                                  ;              ;
;                |cmpr_356:rdempty_eq_comp|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp                                                                                                  ;              ;
;                |cmpr_356:wrfull_eq_comp|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:wrfull_eq_comp                                                                                                   ;              ;
;    |SPI:Alex_SPI_Tx|                                                       ; 70 (70)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SPI:Alex_SPI_Tx                                                                                                                                                                                                        ;              ;
;    |SP_fifo:SPF|                                                           ; 97 (0)            ; 152 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF                                                                                                                                                                                                            ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 97 (0)            ; 152 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                          ;              ;
;          |dcfifo_atj1:auto_generated|                                      ; 97 (7)            ; 152 (45)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated                                                                                                                               ;              ;
;             |a_graycounter_167:rdptr_g1p|                                  ; 28 (28)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p                                                                                                   ;              ;
;             |a_graycounter_tjc:wrptr_g1p|                                  ; 29 (29)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p                                                                                                   ;              ;
;             |alt_synch_pipe_0md:rs_dgwp|                                   ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp                                                                                                    ;              ;
;                |dffpipe_0f9:dffpipe14|                                     ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14                                                                              ;              ;
;             |alt_synch_pipe_1md:ws_dgrp|                                   ; 0 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp                                                                                                    ;              ;
;                |dffpipe_1f9:dffpipe17|                                     ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17                                                                              ;              ;
;             |altsyncram_vj31:fifo_ram|                                     ; 22 (2)            ; 6 (6)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram                                                                                                      ;              ;
;                |decode_477:decode12|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12                                                                                  ;              ;
;                |mux_k18:mux13|                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|mux_k18:mux13                                                                                        ;              ;
;             |cmpr_j66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:rdempty_eq_comp                                                                                                      ;              ;
;             |cmpr_j66:wrfull_eq_comp|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:wrfull_eq_comp                                                                                                       ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cntr_s2e:cntr_b                                                                                                               ;              ;
;    |TLV320_SPI:TLV|                                                        ; 76 (76)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|TLV320_SPI:TLV                                                                                                                                                                                                         ;              ;
;    |Tx_MAC:Tx_MAC_inst|                                                    ; 3544 (3500)       ; 352 (320)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_MAC:Tx_MAC_inst                                                                                                                                                                                                     ;              ;
;       |CRC32:CRC32_inst|                                                   ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst                                                                                                                                                                                    ;              ;
;    |Tx_fifo:Tx_fifo_inst|                                                  ; 95 (0)            ; 130 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst                                                                                                                                                                                                   ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 95 (0)            ; 130 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                 ;              ;
;          |dcfifo_a9l1:auto_generated|                                      ; 95 (18)           ; 130 (34)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated                                                                                                                      ;              ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                      ;              ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                      ;              ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                          ;              ;
;             |a_graycounter_s57:rdptr_g1p|                                  ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                          ;              ;
;             |alt_synch_pipe_2md:ws_dgrp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp                                                                                           ;              ;
;                |dffpipe_4f9:dffpipe13|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13                                                                     ;              ;
;             |alt_synch_pipe_tld:rs_dgwp|                                   ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                                           ;              ;
;                |dffpipe_3f9:dffpipe10|                                     ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10                                                                     ;              ;
;             |altsyncram_nj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram                                                                                             ;              ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                             ;              ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                              ;              ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b                                                                                                      ;              ;
;             |dffpipe_2f9:rs_brp|                                           ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp                                                                                                   ;              ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                   ;              ;
;    |cdc_mcp:MDC[0].IQ_sync|                                                ; 50 (48)           ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[0].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[1].IQ_sync|                                                ; 46 (46)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[1].IQ_sync                                                                                                                                                                                                 ;              ;
;    |cdc_mcp:MDC[2].IQ_sync|                                                ; 47 (47)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[2].IQ_sync                                                                                                                                                                                                 ;              ;
;    |cdc_mcp:MDC[3].IQ_sync|                                                ; 52 (50)           ; 54 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[3].IQ_sync                                                                                                                                                                                                 ;              ;
;       |cdc_sync:ack|                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ;              ;
;       |cdc_sync:rdy|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ;              ;
;    |cdc_mcp:MDC[4].IQ_sync|                                                ; 49 (49)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_mcp:MDC[4].IQ_sync                                                                                                                                                                                                 ;              ;
;    |cdc_sync:LR_audio|                                                     ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:LR_audio                                                                                                                                                                                                      ;              ;
;    |cdc_sync:Tx_I|                                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:Tx_I                                                                                                                                                                                                          ;              ;
;    |cdc_sync:Tx_Q|                                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:Tx_Q                                                                                                                                                                                                          ;              ;
;    |cdc_sync:cdc_CRLCLK|                                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:cdc_CRLCLK                                                                                                                                                                                                    ;              ;
;    |cdc_sync:cdc_mic|                                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:cdc_mic                                                                                                                                                                                                       ;              ;
;    |cdc_sync:freq0|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq0                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq1|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq1                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq2|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq2                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq3|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq3                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq4|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq4                                                                                                                                                                                                         ;              ;
;    |cdc_sync:freq5|                                                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:freq5                                                                                                                                                                                                         ;              ;
;    |cdc_sync:rates|                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cdc_sync:rates                                                                                                                                                                                                         ;              ;
;    |cpl_cordic:cordic_inst|                                                ; 1724 (1724)       ; 1052 (1052)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|cpl_cordic:cordic_inst                                                                                                                                                                                                 ;              ;
;    |debounce:de_PTT|                                                       ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|debounce:de_PTT                                                                                                                                                                                                        ;              ;
;    |debounce:de_dash|                                                      ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|debounce:de_dash                                                                                                                                                                                                       ;              ;
;    |debounce:de_dot|                                                       ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|debounce:de_dot                                                                                                                                                                                                        ;              ;
;    |lpm_mult:Mult0|                                                        ; 66 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult0                                                                                                                                                                                                         ;              ;
;       |mult_ift:auto_generated|                                            ; 66 (66)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult0|mult_ift:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult1|                                                        ; 72 (0)            ; 63 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult1                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)           ; 63 (63)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult1|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult2|                                                        ; 72 (0)            ; 63 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult2                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)           ; 63 (63)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult2|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult3|                                                        ; 72 (0)            ; 63 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult3                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)           ; 63 (63)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult3|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult4|                                                        ; 72 (0)            ; 63 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult4                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)           ; 63 (63)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult4|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult5|                                                        ; 72 (0)            ; 63 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult5                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)           ; 63 (63)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult5|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |lpm_mult:Mult6|                                                        ; 72 (0)            ; 63 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult6                                                                                                                                                                                                         ;              ;
;       |mult_gft:auto_generated|                                            ; 72 (72)           ; 63 (63)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|lpm_mult:Mult6|mult_gft:auto_generated                                                                                                                                                                                 ;              ;
;    |pulsegen:cdc_m|                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|pulsegen:cdc_m                                                                                                                                                                                                         ;              ;
;    |receiver2:receiver_inst3|                                              ; 4517 (0)          ; 4423 (0)     ; 122880      ; 48           ; 0       ; 24        ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3                                                                                                                                                                                               ;              ;
;       |cic:cic_inst_I2|                                                    ; 225 (39)          ; 283 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cic:cic_inst_Q2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cordic:cordic_inst|                                                 ; 1562 (1562)       ; 1062 (1062)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|cordic:cordic_inst                                                                                                                                                                            ;              ;
;       |firX2R2:fir3|                                                       ; 679 (168)         ; 661 (69)     ; 67584       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3                                                                                                                                                                                  ;              ;
;          |fir256d:A|                                                       ; 141 (127)         ; 160 (160)    ; 16896       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_b791:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:B|                                                       ; 114 (100)         ; 136 (136)    ; 16896       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_c791:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:C|                                                       ; 141 (127)         ; 160 (160)    ; 16896       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_d791:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:D|                                                       ; 115 (101)         ; 136 (136)    ; 16896       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |firromH:roma|                                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_e791:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;       |firX4R4:fir2|                                                       ; 591 (264)         ; 765 (61)     ; 55296       ; 16           ; 0       ; 8         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2                                                                                                                                                                                  ;              ;
;          |fir256a:A|                                                       ; 82 (82)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_6491:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:B|                                                       ; 82 (82)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_7491:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:C|                                                       ; 82 (82)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_8491:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:D|                                                       ; 81 (81)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom                                                                                                                                                            ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ;              ;
;                   |altsyncram_9491:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated                                                                                             ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;       |varcic:varcic_inst_I1|                                              ; 644 (194)         ; 701 (35)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;    |receiver2:receiver_inst4|                                              ; 4232 (0)          ; 4128 (0)     ; 86016       ; 48           ; 0       ; 24        ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4                                                                                                                                                                                               ;              ;
;       |cic:cic_inst_I2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cic:cic_inst_Q2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2                                                                                                                                                                               ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ;              ;
;       |cordic:cordic_inst|                                                 ; 1566 (1566)       ; 1050 (1050)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|cordic:cordic_inst                                                                                                                                                                            ;              ;
;       |firX2R2:fir3|                                                       ; 593 (144)         ; 592 (48)     ; 49152       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3                                                                                                                                                                                  ;              ;
;          |fir256d:A|                                                       ; 112 (98)          ; 136 (136)    ; 12288       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:B|                                                       ; 113 (99)          ; 136 (136)    ; 12288       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:C|                                                       ; 112 (98)          ; 136 (136)    ; 12288       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;          |fir256d:D|                                                       ; 112 (98)          ; 136 (136)    ; 12288       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D                                                                                                                                                                        ;              ;
;             |firram48:rama|                                                ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama                                                                                                                                                          ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ;              ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ;              ;
;             |lpm_mult:Mult0|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 7 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ;              ;
;       |firX4R4:fir2|                                                       ; 441 (240)         ; 584 (48)     ; 36864       ; 16           ; 0       ; 8         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2                                                                                                                                                                                  ;              ;
;          |fir256a:A|                                                       ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:B|                                                       ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:C|                                                       ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;          |fir256a:D|                                                       ; 51 (51)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D                                                                                                                                                                        ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram                                                                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1                                                                                                                                                         ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ;              ;
;       |varcic:varcic_inst_I1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1                                                                                                                                                                         ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ;              ;
;    |receiver:receiver_inst0|                                               ; 4129 (0)          ; 4431 (0)     ; 110592      ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver:receiver_inst0                                                                                                                                                                                                ;              ;
;       |cic:cic_inst_I2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cic:cic_inst_Q2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cordic:cordic_inst|                                                 ; 1578 (1578)       ; 1060 (1060)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|cordic:cordic_inst                                                                                                                                                                             ;              ;
;       |firX8R8:fir2|                                                       ; 919 (273)         ; 1469 (61)    ; 110592      ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2                                                                                                                                                                                   ;              ;
;          |fir256:A|                                                        ; 80 (80)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_a991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:B|                                                        ; 82 (82)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_b991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:C|                                                        ; 80 (80)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_c991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:D|                                                        ; 82 (82)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_d991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:E|                                                        ; 82 (82)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_e991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:F|                                                        ; 80 (80)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_f991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:G|                                                        ; 80 (80)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_g991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:H|                                                        ; 80 (80)           ; 176 (176)    ; 13824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |firromH:rom|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom                                                                                                                                                              ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ;              ;
;                   |altsyncram_h991:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated                                                                                               ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;       |varcic:varcic_inst_I1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;    |receiver:receiver_inst1|                                               ; 3836 (0)          ; 4083 (0)     ; 73728       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver:receiver_inst1                                                                                                                                                                                                ;              ;
;       |cic:cic_inst_I2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cic:cic_inst_Q2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cordic:cordic_inst|                                                 ; 1560 (1560)       ; 1061 (1061)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|cordic:cordic_inst                                                                                                                                                                             ;              ;
;       |firX8R8:fir2|                                                       ; 644 (240)         ; 1120 (48)    ; 73728       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2                                                                                                                                                                                   ;              ;
;          |fir256:A|                                                        ; 52 (52)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:B|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:C|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:D|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:E|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:F|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:G|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:H|                                                        ; 52 (52)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;       |varcic:varcic_inst_I1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;    |receiver:receiver_inst2|                                               ; 3840 (0)          ; 4084 (0)     ; 73728       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver:receiver_inst2                                                                                                                                                                                                ;              ;
;       |cic:cic_inst_I2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cic:cic_inst_Q2|                                                    ; 204 (18)          ; 267 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2                                                                                                                                                                                ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 31 (31)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 31 (31)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ;              ;
;       |cordic:cordic_inst|                                                 ; 1560 (1560)       ; 1062 (1062)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|cordic:cordic_inst                                                                                                                                                                             ;              ;
;       |firX8R8:fir2|                                                       ; 648 (242)         ; 1120 (48)    ; 73728       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2                                                                                                                                                                                   ;              ;
;          |fir256:A|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:B|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:C|                                                        ; 52 (52)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:D|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:E|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:F|                                                        ; 52 (52)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:G|                                                        ; 52 (52)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;          |fir256:H|                                                        ; 50 (50)           ; 134 (134)    ; 9216        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H                                                                                                                                                                          ;              ;
;             |firram36:ram|                                                 ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ;              ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ;              ;
;             |lpm_mult:Mult0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ;              ;
;             |lpm_mult:Mult1|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ;              ;
;                |mult_35t:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ;              ;
;       |varcic:varcic_inst_I1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;       |varcic:varcic_inst_Q1|                                              ; 612 (162)         ; 684 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1                                                                                                                                                                          ;              ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 45 (45)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 45 (45)           ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ;              ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ;              ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ;              ;
;    |sp_rcv_ctrl:SPC|                                                       ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Hermes|sp_rcv_ctrl:SPC                                                                                                                                                                                                        ;              ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None            ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None            ;
; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None            ;
; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 36           ; 128          ; 36           ; 4608   ; None            ;
; FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 1024         ; 18           ; --           ; --           ; 18432  ; coefI8_1024.mif ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 8192         ; 16           ; 131072 ; None            ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; None            ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 32768        ; 8            ; 262144 ; None            ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 2048         ; 8            ; 16384  ; None            ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefEa.mif      ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefEb.mif      ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefFa.mif      ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefFb.mif      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefA.mif       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefB.mif       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefC.mif       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefD.mif       ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288  ; None            ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8A.mif     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8B.mif     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8C.mif     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8D.mif     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8E.mif     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8F.mif     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8G.mif     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608   ; coefL8H.mif     ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 36           ; 256          ; 36           ; 9216   ; None            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 126         ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 252         ;
; Signed Embedded Multipliers           ; 82          ;
; Unsigned Embedded Multipliers         ; 28          ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                               ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name     ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File                                                         ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Altera ; ALTASMI_PARALLEL ; N/A     ; N/A          ; N/A          ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/ASMI.v                         ;
; Altera ; FIFO             ; N/A     ; N/A          ; N/A          ; |Hermes|EPCS_fifo:EPCS_fifo_inst                                      ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/EPCS_fifo.v                    ;
; Altera ; FIFO             ; N/A     ; N/A          ; N/A          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst                                  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PHY_Rx_fifo.v                  ;
; Altera ; ALTPLL           ; N/A     ; N/A          ; N/A          ; |Hermes|C10_PLL:PLL2_inst                                             ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/C10_PLL.v                      ;
; Altera ; ALTPLL           ; 12.1    ; N/A          ; N/A          ; |Hermes|PLL_IF:PLL_IF_inst                                            ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PLL_IF.vhd                     ;
; Altera ; ALTPLL           ; 9.1     ; N/A          ; N/A          ; |Hermes|PLL_clocks:PLL_clocks_inst                                    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PLL_clocks.v                   ;
; Altera ; ALTPLL           ; N/A     ; N/A          ; N/A          ; |Hermes|C122_PLL:PLL_inst                                             ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/C122_PLL.v                     ;
; Altera ; FIFO             ; 11.1    ; N/A          ; N/A          ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst                     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/PHY_fifo.v                     ;
; Altera ; FIFO             ; 11.1    ; N/A          ; N/A          ; |Hermes|SP_fifo:SPF                                                   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/SP_fifo.v                      ;
; Altera ; FIFO             ; N/A     ; N/A          ; N/A          ; |Hermes|Tx_fifo:Tx_fifo_inst                                          ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Tx_fifo.v                      ;
; Altera ; RAM: 2-PORT      ; 13.1    ; N/A          ; N/A          ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram                         ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36I_1024.v ;
; Altera ; ROM: 1-PORT      ; 13.1    ; N/A          ; N/A          ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom                           ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromI_1024.v   ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram    ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom     ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram36.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom   ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
; Altera ; RAM: 2-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firram48.v       ;
; Altera ; ROM: 1-PORT      ; N/A     ; N/A          ; N/A          ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma  ; E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/firromH.v        ;
+--------+------------------+---------+--------------+--------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------+
; State Machine - |Hermes|IF_PWM_state                                        ;
+--------------------------+----------------+----------------+----------------+
; Name                     ; IF_PWM_state~4 ; IF_PWM_state~3 ; IF_PWM_state~2 ;
+--------------------------+----------------+----------------+----------------+
; IF_PWM_state.PWM_IDLE    ; 0              ; 0              ; 0              ;
; IF_PWM_state.PWM_START   ; 0              ; 0              ; 1              ;
; IF_PWM_state.PWM_LEFT    ; 0              ; 1              ; 0              ;
; IF_PWM_state.PWM_RIGHT   ; 0              ; 1              ; 1              ;
; IF_PWM_state.PWM_I_AUDIO ; 1              ; 0              ; 0              ;
; IF_PWM_state.PWM_Q_AUDIO ; 1              ; 0              ; 1              ;
+--------------------------+----------------+----------------+----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------+
; State Machine - |Hermes|IF_SYNC_state                                           ;
+---------------------------+-----------------+-----------------+-----------------+
; Name                      ; IF_SYNC_state~4 ; IF_SYNC_state~3 ; IF_SYNC_state~2 ;
+---------------------------+-----------------+-----------------+-----------------+
; IF_SYNC_state.SYNC_IDLE   ; 0               ; 0               ; 0               ;
; IF_SYNC_state.SYNC_START  ; 0               ; 0               ; 1               ;
; IF_SYNC_state.SYNC_RX_1_2 ; 0               ; 1               ; 0               ;
; IF_SYNC_state.SYNC_RX_3_4 ; 0               ; 1               ; 1               ;
; IF_SYNC_state.SYNC_FINISH ; 1               ; 0               ; 0               ;
+---------------------------+-----------------+-----------------+-----------------+


Encoding Type:  User-Encoded
+--------------------------------+
; State Machine - |Hermes|state  ;
+------------+---------+---------+
; Name       ; state~6 ; state~5 ;
+------------+---------+---------+
; state.IDLE ; 0       ; 0       ;
; state.ARP  ; 0       ; 1       ;
; state.PING ; 1       ; 0       ;
+------------+---------+---------+


Encoding Type:  User-Encoded
+----------------------------------------------------------+
; State Machine - |Hermes|SPI:Alex_SPI_Tx|spi_state        ;
+----------------+-------------+-------------+-------------+
; Name           ; spi_state~4 ; spi_state~3 ; spi_state~2 ;
+----------------+-------------+-------------+-------------+
; spi_state.0000 ; 0           ; 0           ; 0           ;
; spi_state.0001 ; 0           ; 0           ; 1           ;
; spi_state.0010 ; 0           ; 1           ; 0           ;
; spi_state.0011 ; 0           ; 1           ; 1           ;
; spi_state.0100 ; 1           ; 0           ; 0           ;
; spi_state.0101 ; 1           ; 0           ; 1           ;
; spi_state.0110 ; 1           ; 1           ; 0           ;
+----------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------+
; State Machine - |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_state                   ;
+-------------------------+------------+------------+------------+------------+
; Name                    ; AD_state~5 ; AD_state~4 ; AD_state~3 ; AD_state~2 ;
+-------------------------+------------+------------+------------+------------+
; AD_state.AD_IDLE        ; 0          ; 0          ; 0          ; 0          ;
; AD_state.AD_SEND_SYNC1  ; 0          ; 0          ; 0          ; 1          ;
; AD_state.AD_SEND_SYNC2  ; 0          ; 0          ; 1          ; 0          ;
; AD_state.AD_SEND_CTL1_2 ; 0          ; 0          ; 1          ; 1          ;
; AD_state.AD_SEND_CTL3_4 ; 0          ; 1          ; 0          ; 0          ;
; AD_state.AD_SEND_MJ_RDY ; 0          ; 1          ; 0          ; 1          ;
; AD_state.AD_SEND_MJ1    ; 0          ; 1          ; 1          ; 0          ;
; AD_state.AD_SEND_MJ2    ; 0          ; 1          ; 1          ; 1          ;
; AD_state.AD_SEND_MJ3    ; 1          ; 0          ; 0          ; 0          ;
; AD_state.AD_SEND_PJ     ; 1          ; 0          ; 0          ; 1          ;
; AD_state.AD_WAIT        ; 1          ; 0          ; 1          ; 0          ;
; AD_state.AD_LOOP_CHK    ; 1          ; 0          ; 1          ; 1          ;
; AD_state.AD_PAD_CHK     ; 1          ; 1          ; 0          ; 0          ;
; AD_state.AD_ERR         ; 1          ; 1          ; 0          ; 1          ;
+-------------------------+------------+------------+------------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Hermes|FirInterp8_1024:fi|rstate             ;
+---------------+-----------+-----------+-----------+-----------+
; Name          ; rstate~15 ; rstate~14 ; rstate~13 ; rstate~12 ;
+---------------+-----------+-----------+-----------+-----------+
; rstate.rWait  ; 0         ; 0         ; 0         ; 0         ;
; rstate.rAddr  ; 0         ; 0         ; 0         ; 1         ;
; rstate.rAddrA ; 0         ; 0         ; 1         ; 0         ;
; rstate.rAddrB ; 0         ; 0         ; 1         ; 1         ;
; rstate.rRun   ; 0         ; 1         ; 0         ; 0         ;
; rstate.rDone  ; 0         ; 1         ; 0         ; 1         ;
; rstate.rEnd1  ; 0         ; 1         ; 1         ; 0         ;
; rstate.rEnd2  ; 0         ; 1         ; 1         ; 1         ;
; rstate.rEnd3  ; 1         ; 0         ; 0         ; 0         ;
; rstate.rEnd4  ; 1         ; 0         ; 0         ; 1         ;
+---------------+-----------+-----------+-----------+-----------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |Hermes|Hermes_ADC:ADC_SPI|ADC_state    ;
+---------------+-------------+-------------+-------------+
; Name          ; ADC_state~4 ; ADC_state~3 ; ADC_state~2 ;
+---------------+-------------+-------------+-------------+
; ADC_state.000 ; 0           ; 0           ; 0           ;
; ADC_state.001 ; 0           ; 0           ; 1           ;
; ADC_state.010 ; 0           ; 1           ; 0           ;
; ADC_state.011 ; 0           ; 1           ; 1           ;
; ADC_state.100 ; 1           ; 0           ; 0           ;
+---------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |Hermes|I2S_xmit:LR|TLV_state                 ;
+---------------------+-------------+-------------+-------------+
; Name                ; TLV_state~4 ; TLV_state~3 ; TLV_state~2 ;
+---------------------+-------------+-------------+-------------+
; TLV_state.TLV_IDLE  ; 0           ; 0           ; 0           ;
; TLV_state.TLV_WH    ; 0           ; 0           ; 1           ;
; TLV_state.TLV_LR_LO ; 0           ; 1           ; 0           ;
; TLV_state.TLV_WL    ; 0           ; 1           ; 1           ;
; TLV_state.TLV_LR_HI ; 1           ; 0           ; 0           ;
+---------------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+------------------------------------------------------+
; State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|PHY_state ;
+-----------------+------------------------------------+
; Name            ; PHY_state~2                        ;
+-----------------+------------------------------------+
; PHY_state.00000 ; 0                                  ;
; PHY_state.00001 ; 1                                  ;
+-----------------+------------------------------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------------------------------+
; State Machine - |Hermes|Tx_MAC:Tx_MAC_inst|state_Tx                                 ;
+-----------------------------+-------------+-------------+-------------+-------------+
; Name                        ; state_Tx~16 ; state_Tx~15 ; state_Tx~14 ; state_Tx~13 ;
+-----------------------------+-------------+-------------+-------------+-------------+
; state_Tx.RESET              ; 0           ; 0           ; 0           ; 0           ;
; state_Tx.UDP                ; 0           ; 0           ; 0           ; 1           ;
; state_Tx.METIS_DISCOVERY    ; 0           ; 0           ; 1           ; 0           ;
; state_Tx.ARP                ; 0           ; 0           ; 1           ; 1           ;
; state_Tx.PING1              ; 0           ; 1           ; 0           ; 0           ;
; state_Tx.PING2              ; 0           ; 1           ; 0           ; 1           ;
; state_Tx.DHCP_DISCOVER      ; 0           ; 1           ; 1           ; 0           ;
; state_Tx.DHCP_REQUEST       ; 0           ; 1           ; 1           ; 1           ;
; state_Tx.DHCP_REQUEST_RENEW ; 1           ; 0           ; 0           ; 0           ;
; state_Tx.PRINTF             ; 1           ; 0           ; 0           ; 1           ;
; state_Tx.SPECTRUM           ; 1           ; 0           ; 1           ; 0           ;
; state_Tx.CRC                ; 1           ; 1           ; 0           ; 0           ;
+-----------------------------+-------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------------------------------------------------+
; State Machine - |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                              ;
+------------------------------+-----------------+-----------------+-----------------+-----------------+
; Name                         ; PHY_Rx_state~18 ; PHY_Rx_state~17 ; PHY_Rx_state~16 ; PHY_Rx_state~15 ;
+------------------------------+-----------------+-----------------+-----------------+-----------------+
; PHY_Rx_state.START           ; 0               ; 0               ; 0               ; 0               ;
; PHY_Rx_state.GET_TYPE        ; 0               ; 0               ; 0               ; 1               ;
; PHY_Rx_state.ARP             ; 0               ; 0               ; 1               ; 0               ;
; PHY_Rx_state.UDP             ; 0               ; 0               ; 1               ; 1               ;
; PHY_Rx_state.METIS_DISCOVERY ; 0               ; 1               ; 0               ; 0               ;
; PHY_Rx_state.SEND_TO_FIFO    ; 0               ; 1               ; 0               ; 1               ;
; PHY_Rx_state.DHCP            ; 0               ; 1               ; 1               ; 0               ;
; PHY_Rx_state.PING            ; 0               ; 1               ; 1               ; 1               ;
; PHY_Rx_state.PROGRAM_FIFO    ; 1               ; 0               ; 0               ; 0               ;
; PHY_Rx_state.ERASE           ; 1               ; 0               ; 0               ; 1               ;
; PHY_Rx_state.WRITEIP         ; 1               ; 0               ; 1               ; 1               ;
; PHY_Rx_state.WRITEIP_DONE    ; 1               ; 1               ; 0               ; 0               ;
; PHY_Rx_state.RETURN          ; 1               ; 1               ; 0               ; 1               ;
+------------------------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  User-Encoded
+--------------------------------------------+
; State Machine - |Hermes|TLV320_SPI:TLV|TLV ;
+----------+-------+-------+-----------------+
; Name     ; TLV~4 ; TLV~3 ; TLV~2           ;
+----------+-------+-------+-----------------+
; TLV.0000 ; 0     ; 0     ; 0               ;
; TLV.0001 ; 0     ; 0     ; 1               ;
; TLV.0010 ; 0     ; 1     ; 0               ;
; TLV.0011 ; 0     ; 1     ; 1               ;
; TLV.0100 ; 1     ; 0     ; 0               ;
; TLV.0101 ; 1     ; 0     ; 1               ;
+----------+-------+-------+-----------------+


Encoding Type:  User-Encoded
+---------------------------------------------------+
; State Machine - |Hermes|DHCP:DHCP_inst|DHCP_state ;
+-----------------+--------------+------------------+
; Name            ; DHCP_state~3 ; DHCP_state~2     ;
+-----------------+--------------+------------------+
; DHCP_state.0000 ; 0            ; 0                ;
; DHCP_state.0001 ; 0            ; 1                ;
; DHCP_state.0010 ; 1            ; 0                ;
; DHCP_state.0011 ; 1            ; 1                ;
+-----------------+--------------+------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Tx_MAC:Tx_MAC_inst|DISchecksum2[0]~0                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[0]~0       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[0]~0                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[0]~0                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[8]~8                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[7]~7                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[6]~6                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[5]~5                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[4]~4                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[3]~3                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[2]~2                   ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[1]~1                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[8]~8       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[7]~7       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[6]~6       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[5]~5       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[4]~4       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[3]~3       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[2]~2       ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[1]~1       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[8]~8                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[7]~7                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[6]~6                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[5]~5                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[4]~4                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[3]~3                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[2]~2                    ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[1]~1                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[8]~8                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[7]~7                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[6]~6                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[5]~5                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[4]~4                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[3]~3                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[2]~2                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[1]~1                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[12]~12                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[11]~11                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[10]~10                 ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[9]~9                   ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[12]~12     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[11]~11     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[10]~10     ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[9]~9       ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[12]~12                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[11]~11                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[10]~10                  ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[9]~9                    ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[12]~12                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[11]~11                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[10]~10                ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[9]~9                  ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[13]~13                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[13]~13     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[13]~13                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[13]~13                ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[14]~14                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[14]~14     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[14]~14                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[14]~14                ;    ;
; Tx_MAC:Tx_MAC_inst|DISchecksum2[15]~15                 ;    ;
; Tx_MAC:Tx_MAC_inst|DHCP_req_renew_checksum2[15]~15     ;    ;
; Tx_MAC:Tx_MAC_inst|IPchecksum2[15]~15                  ;    ;
; Tx_MAC:Tx_MAC_inst|ICMPchecksum2[15]~15                ;    ;
; Number of logic cells representing combinational loops ; 64 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; temp_DACD[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; SPI:Alex_SPI_Tx|previous_Alex_data[7,16..18]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; Attenuator:Attenuator_inst|previous_data[5]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; FirInterp8_1024:fi|y_real[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; FirInterp8_1024:fi|y_imag[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|bulk_erase_reg                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2                                                               ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                                ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Tx_MAC:Tx_MAC_inst|end_point[0,3..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; Tx_MAC:Tx_MAC_inst|ck_count[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|write[4,5]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[5][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[4][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[3][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[2][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[1][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][4]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][8]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][11]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][12]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][14]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_data[0][15]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[5][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[4][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[4][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[4][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[3][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[3][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[2][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[2][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[2][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[1][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[1][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[0][1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[0][2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|REG_address[0][4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; cdc_sync:reset_C122|q1[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2                                                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg                                                              ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg                                                           ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2                                                              ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg                                                               ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_read_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sprot_rstat_reg                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg                                                           ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg                                                           ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0..7]                                                          ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg                                                             ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0,1] ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1        ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2                                                           ; Lost fanout                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg                                                            ; Lost fanout                                                                                                                           ;
; cdc_sync:reset_C122|sigb[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; Led_control:Control_LED1|period[0..4,6,9,14,16,22,24]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; Led_control:Control_LED0|period[0..4,6,9,14,16,22,24]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|q0[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|x0[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; Hermes_ADC:ADC_SPI|ADC_address[0..10]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|address[0..7]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; MDIO:MDIO_inst|previous_speed                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dq0[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dx0[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0..7]                                                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                       ; Lost fanout                                                                                                                           ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[11]                                                        ; Lost fanout                                                                                                                           ;
; cpl_cordic:cordic_inst|X[18][22]                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; cpl_cordic:cordic_inst|X[18][21]                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                                             ; Lost fanout                                                                                                                           ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                                             ; Lost fanout                                                                                                                           ;
; cpl_cordic:cordic_inst|X[17][22]                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; cpl_cordic:cordic_inst|X[17][21]                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; SPI:Alex_SPI_Tx|previous_Alex_data[19]                                                                                                                                                 ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[0]                                                                                     ;
; cpl_cordic:cordic_inst|Z[0][19]                                                                                                                                                        ; Merged with cpl_cordic:cordic_inst|Z[0][18]                                                                                           ;
; CicInterpM5:in2|q0[20..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|q0[19]                                                                                                    ;
; CicInterpM5:in2|x0[20..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|x0[19]                                                                                                    ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z[0][19]                                                                                                                                   ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|Z[0][18]                                                                      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[0][19]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|Z[0][18]                                                                      ;
; receiver:receiver_inst2|cordic:cordic_inst|Z[0][19]                                                                                                                                    ; Merged with receiver:receiver_inst2|cordic:cordic_inst|Z[0][18]                                                                       ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[0][19]                                                                                                                                    ; Merged with receiver:receiver_inst1|cordic:cordic_inst|Z[0][18]                                                                       ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[0][19]                                                                                                                                    ; Merged with receiver:receiver_inst0|cordic:cordic_inst|Z[0][18]                                                                       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_op_hdlyreg                                                             ; Merged with ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg ;
; CicInterpM5:in2|dq0[20..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dq0[19]                                                                                                   ;
; CicInterpM5:in2|dx0[20..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dx0[19]                                                                                                   ;
; start_up[4]                                                                                                                                                                            ; Merged with start_up[3]                                                                                                               ;
; Led_control:Control_LED1|period[5,13,17,18,21]                                                                                                                                         ; Merged with Led_control:Control_LED1|period[10]                                                                                       ;
; Led_control:Control_LED1|period[8]                                                                                                                                                     ; Merged with Led_control:Control_LED1|period[7]                                                                                        ;
; Led_control:Control_LED1|period[12,15,19,20,23]                                                                                                                                        ; Merged with Led_control:Control_LED1|period[11]                                                                                       ;
; Led_control:Control_LED0|period[5,13,17,18,21]                                                                                                                                         ; Merged with Led_control:Control_LED0|period[10]                                                                                       ;
; Led_control:Control_LED0|period[8]                                                                                                                                                     ; Merged with Led_control:Control_LED0|period[7]                                                                                        ;
; Led_control:Control_LED0|period[12,15,19,20,23]                                                                                                                                        ; Merged with Led_control:Control_LED0|period[11]                                                                                       ;
; SPI:Alex_SPI_Tx|previous_Alex_data[28]                                                                                                                                                 ; Merged with SPI:Alex_SPI_Tx|previous_Alex_data[15]                                                                                    ;
; cpl_cordic:cordic_inst|X[0][1]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                            ;
; cpl_cordic:cordic_inst|X[0][2]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                            ;
; cpl_cordic:cordic_inst|X[0][3]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                            ;
; cpl_cordic:cordic_inst|Y[0][0]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                            ;
; cpl_cordic:cordic_inst|Y[0][1]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                            ;
; cpl_cordic:cordic_inst|Y[0][2]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                            ;
; cpl_cordic:cordic_inst|Y[0][3]                                                                                                                                                         ; Merged with cpl_cordic:cordic_inst|X[0][0]                                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[0]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[0]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[1]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[1]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[2]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[2]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[3]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[3]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[4]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[4]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[5]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[5]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[6]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[6]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|raddr[7]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|raddr[7]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[0]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[0]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[1]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[1]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[2]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[2]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[3]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[3]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[4]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[4]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[5]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[5]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[6]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[6]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|waddr[7]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX2R2:fir3|waddr[7]                                                                            ;
; receiver2:receiver_inst4|firX2R2:fir3|wstate[0]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|wstate[0]                                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|wstate[1]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|wstate[1]                                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|wstate[2]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|wstate[2]                                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|wstate[3]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|wstate[3]                                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|wstate[4]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|wstate[4]                                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[17]                                                              ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[1]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[2]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[3]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[4]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[5]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[6]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[7]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[0]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[0]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[0]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[0]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[1]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[1]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[1]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[1]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[2]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[2]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[2]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[2]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[3]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[3]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[3]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[3]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[4]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[4]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[4]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[4]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[5]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[5]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[5]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[5]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[6]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[6]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[6]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[6]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|read_address[7]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[7]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|read_address[7]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[7]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|read_address[7]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[7]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[0]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[0]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[0]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[1]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[1]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[1]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[2]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[2]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[2]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[3]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[3]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[3]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[4]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[4]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[4]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[5]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[5]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[5]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[6]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[6]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[6]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[7]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[7]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[7]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[8]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[8]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[8]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[17]                                                              ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[0]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[1]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[2]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[3]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[4]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[5]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[6]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[7]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[0]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[0]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[0]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[0]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[0]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[0]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[1]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[1]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[1]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[1]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[1]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[1]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[2]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[2]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[2]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[2]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[2]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[2]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[3]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[3]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[3]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[3]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[3]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[3]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[4]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[4]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[4]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[4]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[4]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[4]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[5]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[5]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[5]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[5]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[5]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[5]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[6]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[6]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[6]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[6]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[6]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[6]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|read_address[7]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[7]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|read_address[7]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[7]                                                           ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|read_address[7]                                                                                                                        ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[7]                                                           ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[0]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[0]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[0]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[1]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[1]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[1]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[2]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[2]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[2]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[3]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[3]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[3]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[4]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[4]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[4]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[5]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[5]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[5]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[6]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[6]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[6]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[7]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[7]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[7]                                                                ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[8]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[8]                                                                ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[8]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[0]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[0]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[1]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[1]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[2]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[2]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[3]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[3]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[4]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[4]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[5]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[5]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[6]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[6]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|waddr[7]                                                                                                                                         ; Merged with receiver2:receiver_inst3|firX4R4:fir2|waddr[7]                                                                            ;
; receiver2:receiver_inst4|firX4R4:fir2|wstate[0]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX4R4:fir2|wstate[0]                                                                           ;
; receiver2:receiver_inst4|firX4R4:fir2|wstate[1]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX4R4:fir2|wstate[1]                                                                           ;
; receiver2:receiver_inst4|firX4R4:fir2|wstate[2]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX4R4:fir2|wstate[2]                                                                           ;
; receiver2:receiver_inst4|firX4R4:fir2|wstate[3]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX4R4:fir2|wstate[3]                                                                           ;
; receiver2:receiver_inst4|firX4R4:fir2|wstate[4]                                                                                                                                        ; Merged with receiver2:receiver_inst3|firX4R4:fir2|wstate[4]                                                                           ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|raddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[0]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[1]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[2]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[3]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[4]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[5]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[6]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[7]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[8]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|raddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[0]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[1]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[2]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[3]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[4]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[5]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[6]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[7]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[8]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|raddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[0]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[1]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[2]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[3]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[4]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[5]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[6]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[7]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[8]                                                                ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_strobe                                                                                                                              ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|out_strobe                                                                                                                               ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_strobe                                                                                                                               ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|out_strobe                                                                                                                               ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|out_strobe                                                                                                                               ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|out_strobe                                                                                                                               ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|out_strobe                                                                                                                               ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|out_strobe                                                                 ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[0]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[1]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[2]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[3]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[4]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[5]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[6]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[7]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[8]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[9]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[9]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[9]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[9]                                                                                                                             ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[9]                                                               ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[10]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[10]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[10]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[10]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[10]                                                              ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[11]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[11]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[11]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[11]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[11]                                                              ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[12]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[12]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[12]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[12]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[12]                                                              ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[13]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[13]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[13]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[13]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[13]                                                              ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[14]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[14]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[14]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[14]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[14]                                                              ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|sample_no[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[15]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|sample_no[15]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|sample_no[15]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|sample_no[15]                                                                                                                            ; Merged with receiver2:receiver_inst3|varcic:varcic_inst_I1|sample_no[15]                                                              ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[0]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[0]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[0]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|out_strobe                                                                                                                                    ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver2:receiver_inst4|cic:cic_inst_I2|out_strobe                                                                                                                                    ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|out_strobe                                                                                                                                    ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver:receiver_inst0|cic:cic_inst_I2|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver:receiver_inst0|cic:cic_inst_Q2|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver:receiver_inst1|cic:cic_inst_I2|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver:receiver_inst1|cic:cic_inst_Q2|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver:receiver_inst2|cic:cic_inst_I2|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver:receiver_inst2|cic:cic_inst_Q2|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|out_strobe                                                                       ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[1]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[1]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[1]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[1]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[2]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[2]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[2]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[2]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[3]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[3]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[3]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[3]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[4]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[4]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[4]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[4]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[5]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[5]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[5]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[5]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[5]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[5]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[5]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[5]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[5]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[5]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[6]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[6]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[6]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[6]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[6]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[6]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[6]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[6]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[6]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[6]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[7]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[7]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[7]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[7]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[7]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[7]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[7]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[7]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[7]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[7]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[8]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[8]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[8]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[8]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[8]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[8]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[8]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[8]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[8]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[8]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[9]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[9]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[9]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[9]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[9]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[9]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[9]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[9]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[9]                                                                                                                                   ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[9]                                                                     ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[10]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[10]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[10]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[10]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[10]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[10]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[10]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[10]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[10]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[10]                                                                    ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[11]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[11]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[11]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[11]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[11]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[11]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[11]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[11]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[11]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[11]                                                                    ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[12]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[12]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[12]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[12]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[12]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[12]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[12]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[12]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[12]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[12]                                                                    ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[13]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[13]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[13]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[13]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[13]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[13]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[13]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[13]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[13]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[13]                                                                    ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[14]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[14]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[14]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[14]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[14]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[14]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[14]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[14]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[14]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[14]                                                                    ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|sample_no[15]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_I2|sample_no[15]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver2:receiver_inst4|cic:cic_inst_Q2|sample_no[15]                                                                                                                                 ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_I2|sample_no[15]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver:receiver_inst0|cic:cic_inst_Q2|sample_no[15]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_I2|sample_no[15]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver:receiver_inst1|cic:cic_inst_Q2|sample_no[15]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_I2|sample_no[15]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver:receiver_inst2|cic:cic_inst_Q2|sample_no[15]                                                                                                                                  ; Merged with receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[15]                                                                    ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[0][1]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[0][2]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[0][3]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[0][4]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[0][0]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[0][1]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[0][2]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[0][3]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[0][4]                                                                                                                                    ; Merged with receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[0][1]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[0][2]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[0][3]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[0][4]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[0][0]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[0][1]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[0][2]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[0][3]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[0][4]                                                                                                                                    ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[8]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[8]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[8]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[8]                                                                  ;
; receiver:receiver_inst2|cordic:cordic_inst|X[0][1]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|X[0][2]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|X[0][3]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|X[0][4]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[0][0]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[0][1]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[0][2]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[0][3]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[0][4]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|X[0][1]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|X[0][2]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|X[0][3]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|X[0][4]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[0][0]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[0][1]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[0][2]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[0][3]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[0][4]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|X[0][1]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|X[0][2]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|X[0][3]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|X[0][4]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[0][0]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[0][1]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[0][2]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[0][3]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[0][4]                                                                                                                                     ; Merged with receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                        ;
; cdc_mcp:MDC[4].IQ_sync|a_rdy                                                                                                                                                           ; Merged with cdc_mcp:MDC[3].IQ_sync|a_rdy                                                                                              ;
; cdc_mcp:MDC[3].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[3].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[4].IQ_sync|b_data_ack                                                                                                                                                      ; Merged with cdc_mcp:MDC[3].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[4].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[3].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[4].IQ_sync|cdc_sync:ack|q1[0]                                                                                                                                              ; Merged with cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack|q1[0]                                                                                 ;
; cdc_mcp:MDC[4].IQ_sync|cdc_sync:ack|sigb[0]                                                                                                                                            ; Merged with cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack|sigb[0]                                                                               ;
; cdc_mcp:MDC[4].IQ_sync|cdc_sync:rdy|q1[0]                                                                                                                                              ; Merged with cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|q1[0]                                                                                 ;
; cdc_mcp:MDC[4].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                                                            ; Merged with cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                               ;
; cdc_mcp:MDC[1].IQ_sync|a_rdy                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].IQ_sync|a_rdy                                                                                              ;
; cdc_mcp:MDC[2].IQ_sync|a_rdy                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].IQ_sync|a_rdy                                                                                              ;
; cdc_mcp:MDC[0].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[1].IQ_sync|b_data_ack                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[1].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[2].IQ_sync|b_data_ack                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[2].IQ_sync|pulsegen:pls|p1                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data_ack                                                                                         ;
; cdc_mcp:MDC[2].IQ_sync|b_data[23]                                                                                                                                                      ; Merged with cdc_mcp:MDC[2].IQ_sync|b_data[22]                                                                                         ;
; cdc_mcp:MDC[1].IQ_sync|cdc_sync:ack|q1[0]                                                                                                                                              ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack|q1[0]                                                                                 ;
; cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack|q1[0]                                                                                                                                              ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack|q1[0]                                                                                 ;
; cdc_mcp:MDC[1].IQ_sync|cdc_sync:ack|sigb[0]                                                                                                                                            ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack|sigb[0]                                                                               ;
; cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack|sigb[0]                                                                                                                                            ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack|sigb[0]                                                                               ;
; cdc_mcp:MDC[1].IQ_sync|cdc_sync:rdy|q1[0]                                                                                                                                              ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy|q1[0]                                                                                 ;
; cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy|q1[0]                                                                                                                                              ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy|q1[0]                                                                                 ;
; cdc_mcp:MDC[1].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                                                            ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy|sigb[0]                                                                               ;
; cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                                                            ; Merged with cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy|sigb[0]                                                                               ;
; sp_rcv_ctrl:SPC|wrenable                                                                                                                                                               ; Merged with sp_rcv_ctrl:SPC|state                                                                                                     ;
; Tx_MAC:Tx_MAC_inst|frame[4..7]                                                                                                                                                         ; Merged with Tx_MAC:Tx_MAC_inst|frame[3]                                                                                               ;
; MDIO:MDIO_inst|read[4]                                                                                                                                                                 ; Merged with MDIO:MDIO_inst|read[3]                                                                                                    ;
; MDIO:MDIO_inst|REG_address[0][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[1][0]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[1][1]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[1][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[2][2]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[2][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[3][0]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[3][1]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[3][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[4][2]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_address[4][3]                                                                                                                                                       ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[1][15]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[1][2]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[1][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][0]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][15]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][2]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[3][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[5][12]                                                                                                                                                         ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[5][8]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; MDIO:MDIO_inst|REG_data[5][9]                                                                                                                                                          ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                                          ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[17]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[17]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_coef[17]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_coef[17]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[13]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[13]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_coef[17]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|caddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[0]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[0]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[1]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[1]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[2]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[2]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[3]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[3]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[4]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[4]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[5]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[5]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[6]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[6]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|raddr[7]                                                                                                                               ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[7]                                                                  ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[0]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[1]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[1]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[2]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[2]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[3]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[3]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[4]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[4]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[5]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[5]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[6]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[6]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[7]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[7]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|counter[8]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[8]                                                                ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[12]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[12]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[11]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[11]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[0]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[0]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[10]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[10]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[9]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[9]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[8]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[8]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[7]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[7]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[6]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[6]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[5]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[5]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[4]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[4]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[3]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[3]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[2]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[2]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[1]                                                                                                                            ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[1]                                                               ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[14]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[14]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[15]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[15]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[16]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[16]                                                              ;
; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|reg_coef[17]                                                                                                                           ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_coef[17]                                                              ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[0]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[0]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[1]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[1]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[1]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[1]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[2]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[2]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[2]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[2]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[3]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[3]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[3]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[3]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[4]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[4]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[4]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[4]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[5]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[5]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[5]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[5]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[6]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[6]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[6]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[6]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|waddr[7]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[7]                                                                             ;
; receiver:receiver_inst2|firX8R8:fir2|waddr[7]                                                                                                                                          ; Merged with receiver:receiver_inst0|firX8R8:fir2|waddr[7]                                                                             ;
; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[0]                                                                            ;
; receiver:receiver_inst2|firX8R8:fir2|wstate[0]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[0]                                                                            ;
; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                                            ;
; receiver:receiver_inst2|firX8R8:fir2|wstate[1]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                                            ;
; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[2]                                                                            ;
; receiver:receiver_inst2|firX8R8:fir2|wstate[2]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[2]                                                                            ;
; receiver:receiver_inst1|firX8R8:fir2|wstate[3]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                                            ;
; receiver:receiver_inst2|firX8R8:fir2|wstate[3]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                                            ;
; receiver:receiver_inst1|firX8R8:fir2|wstate[4]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[4]                                                                            ;
; receiver:receiver_inst2|firX8R8:fir2|wstate[4]                                                                                                                                         ; Merged with receiver:receiver_inst0|firX8R8:fir2|wstate[4]                                                                            ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:H|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:G|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:F|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[8]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:E|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:D|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[8]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:C|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[8]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[16]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[0]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[0]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[0]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[1]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[1]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[1]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[2]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[2]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[2]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[3]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[3]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[3]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[4]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[4]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[4]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[5]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[5]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[5]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[6]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[6]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[6]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[7]                                                                    ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|raddr[7]                                                                                                                                 ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[7]                                                                    ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[0]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[0]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[1]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[1]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[1]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[2]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[2]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[2]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[3]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[3]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[3]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[4]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[4]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[4]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[5]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[5]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[5]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[6]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[6]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[6]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[7]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[7]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[7]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[8]                                                                  ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:B|counter[8]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[8]                                                                  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[15]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[14]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[13]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[3]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[2]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[1]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[0]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[12]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[11]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[10]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]                                                                ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[9]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[8]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[7]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[6]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[5]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]                                                                 ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[4]                                                                                                                              ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]                                                                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]                                                                ;
; receiver:receiver_inst2|firX8R8:fir2|fir256:A|reg_coef[17]                                                                                                                             ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]                                                                ;
; cdc_mcp:MDC[2].IQ_sync|b_data[47]                                                                                                                                                      ; Merged with cdc_mcp:MDC[2].IQ_sync|b_data[46]                                                                                         ;
; cdc_mcp:MDC[1].IQ_sync|b_data[47]                                                                                                                                                      ; Merged with cdc_mcp:MDC[1].IQ_sync|b_data[46]                                                                                         ;
; cdc_mcp:MDC[0].IQ_sync|b_data[47]                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data[46]                                                                                         ;
; cdc_mcp:MDC[1].IQ_sync|b_data[23]                                                                                                                                                      ; Merged with cdc_mcp:MDC[1].IQ_sync|b_data[22]                                                                                         ;
; cdc_mcp:MDC[0].IQ_sync|b_data[23]                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].IQ_sync|b_data[22]                                                                                         ;
; Tx_MAC:Tx_MAC_inst|frame[3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[0][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|q1[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|x1[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|Y[1][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|Y[1][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|Y[1][2]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[1][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[1][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[1][2]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dq1[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|q2[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dx1[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|x2[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[1][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[1][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[1][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[1][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[1][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[1][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[1][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[1][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[1][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[1][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[1][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[1][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|X[1][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|X[1][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|X[1][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|X[1][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[1][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[1][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[1][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[1][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|X[1][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|X[1][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|X[1][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|X[1][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[1][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[1][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[1][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[1][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|X[1][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|X[1][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|X[1][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|X[1][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|Y[2][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[2][0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|Y[0][4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[0][4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dq2[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|q3[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dx2[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|x3[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[2][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[2][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[2][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[2][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[2][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|X[2][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[2][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|X[2][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[2][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|X[2][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|Y[1][3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[1][3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dq3[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|q4[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dx3[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|x4[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|Y[2][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[2][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[2][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[2][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[2][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst2|cordic:cordic_inst|X[2][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[2][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst1|cordic:cordic_inst|X[2][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[2][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; receiver:receiver_inst0|cordic:cordic_inst|X[2][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|Y[2][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; cpl_cordic:cordic_inst|X[2][1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dq4[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|dx4[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|q5[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|x5[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|s1[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|y1[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|s2[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|y2[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|s3[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|y3[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|s4[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|y4[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|s5[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|y5[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|q1[21..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|q1[20]                                                                                                    ;
; CicInterpM5:in2|x1[21..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|x1[20]                                                                                                    ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]                                                                  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[0]                                                                  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[0]                                                                  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[0]                                                                  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[0]                                                                  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|counter[0]                                                                                                                             ; Merged with receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[0]                                                                  ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[0][5]                                                                                                                                     ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|Y[0][5]                                                                       ;
; receiver:receiver_inst1|cordic:cordic_inst|Y[0][5]                                                                                                                                     ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|Y[0][5]                                                                       ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[0][5]                                                                                                                                     ; Merged with receiver2:receiver_inst3|cordic:cordic_inst|Y[0][5]                                                                       ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[1][4]                                                                                                                                    ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[1][4]                                                                        ;
; receiver:receiver_inst1|cordic:cordic_inst|X[1][4]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[1][4]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|X[1][4]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[1][4]                                                                        ;
; receiver:receiver_inst2|cordic:cordic_inst|Y[2][2]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|Y[2][2]                                                                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[2][2]                                                                                                                                    ; Merged with receiver:receiver_inst1|cordic:cordic_inst|Y[2][2]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Y[2][2]                                                                                                                                     ; Merged with receiver:receiver_inst1|cordic:cordic_inst|Y[2][2]                                                                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[0]                                                                    ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]                                                                    ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[0]                                                                    ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[0]                                                                    ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[0]                                                                    ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[0]                                                                    ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[0]                                                                    ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[0]                                                                                                                               ; Merged with receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[0]                                                                    ;
; CicInterpM5:in2|dq1[21..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dq1[20]                                                                                                   ;
; CicInterpM5:in2|dx1[21..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dx1[20]                                                                                                   ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                     ; Lost fanout                                                                                                                           ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                     ; Lost fanout                                                                                                                           ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                     ; Lost fanout                                                                                                                           ;
; receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                     ; Lost fanout                                                                                                                           ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                      ; Lost fanout                                                                                                                           ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                      ; Lost fanout                                                                                                                           ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                      ; Lost fanout                                                                                                                           ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                      ; Lost fanout                                                                                                                           ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                      ; Lost fanout                                                                                                                           ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[4..8]                                                                                      ; Lost fanout                                                                                                                           ;
; CicInterpM5:in2|q2[22..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|q2[21]                                                                                                    ;
; CicInterpM5:in2|x2[22..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|x2[21]                                                                                                    ;
; CicInterpM5:in2|dq2[22..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dq2[21]                                                                                                   ;
; CicInterpM5:in2|dx2[22..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dx2[21]                                                                                                   ;
; CicInterpM5:in2|q3[23..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|q3[22]                                                                                                    ;
; CicInterpM5:in2|x3[23..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|x3[22]                                                                                                    ;
; CicInterpM5:in2|dq3[23..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dq3[22]                                                                                                   ;
; CicInterpM5:in2|dx3[23..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dx3[22]                                                                                                   ;
; CicInterpM5:in2|q4[24..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|q4[23]                                                                                                    ;
; CicInterpM5:in2|x4[24..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|x4[23]                                                                                                    ;
; CicInterpM5:in2|dq4[24..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dq4[23]                                                                                                   ;
; CicInterpM5:in2|dx4[24..53]                                                                                                                                                            ; Merged with CicInterpM5:in2|dx4[23]                                                                                                   ;
; C122_HPF_freq[0]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_freq_min[0]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_HPF_freq[1]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_freq_min[1]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_HPF_freq[2]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_freq_min[2]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_HPF_freq[3]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_freq_min[3]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_HPF_freq[4]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; C122_freq_min[4]                                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; MDIO:MDIO_inst|read[3]                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; Attenuator:Attenuator_inst|state[3]                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; EEPROM:EEPROM_inst|EEPROM_write_enable[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; EEPROM:EEPROM_inst|EEPROM_read[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; DHCP_retries[2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; start_up[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; CicInterpM5:in2|x5[25..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|x5[24]                                                                                                    ;
; CicInterpM5:in2|q5[25..53]                                                                                                                                                             ; Merged with CicInterpM5:in2|q5[24]                                                                                                    ;
; SPI:Alex_SPI_Tx|spi_state~5                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~3                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~4                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~5                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|PHY_state~6                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~17                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~18                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Tx_MAC:Tx_MAC_inst|state_Tx~19                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~19                                                                                                                                                     ; Lost fanout                                                                                                                           ;
; TLV320_SPI:TLV|TLV~5                                                                                                                                                                   ; Lost fanout                                                                                                                           ;
; DHCP:DHCP_inst|DHCP_state~4                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; DHCP:DHCP_inst|DHCP_state~5                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; CicInterpM5:in2|counter[0]                                                                                                                                                             ; Merged with PWM_count[0]                                                                                                              ;
; receiver2:receiver_inst3|cic:cic_inst_I2|sample_no[0]                                                                                                                                  ; Merged with Hermes_clk_lrclk_gen:clrgen|BCLK_cnt[0]                                                                                   ;
; Apollo:Apollo_inst|state[4]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; FirInterp8_1024:fi|Rmult[33..35]                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; FirInterp8_1024:fi|Imult[33..35]                                                                                                                                                       ; Lost fanout                                                                                                                           ;
; HB_counter[26]                                                                                                                                                                         ; Lost fanout                                                                                                                           ;
; FirInterp8_1024:fi|Raccum[21..23]                                                                                                                                                      ; Lost fanout                                                                                                                           ;
; FirInterp8_1024:fi|Iaccum[21..23]                                                                                                                                                      ; Lost fanout                                                                                                                           ;
; receiver:receiver_inst1|cordic:cordic_inst|X[0][5]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][5]                                                                        ;
; receiver:receiver_inst0|cordic:cordic_inst|X[0][5]                                                                                                                                     ; Merged with receiver:receiver_inst2|cordic:cordic_inst|X[0][5]                                                                        ;
; TLV320_SPI:TLV|load[3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; Total Number of Removed Registers = 2732                                                                                                                                               ;                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_reg                                                                 ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_prot_reg,                                                       ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg,                                                         ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|dvalid_reg2,                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_rbyte_reg,                                                      ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_endrbyte_reg,                                                   ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg2,                                                      ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_read_reg,                                                       ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_read_reg,                                                       ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg2,                                                   ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_secprot_reg,                                                    ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[0],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[1],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[2],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[3],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[4],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[5],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[6],                                                        ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[7]                                                         ;
; CicInterpM5:in2|q1[0]                                                                                                                                                                ; Stuck at GND                   ; CicInterpM5:in2|dq1[0], CicInterpM5:in2|q2[0], CicInterpM5:in2|dq2[0],                                                                                                          ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; CicInterpM5:in2|q3[0], CicInterpM5:in2|dq3[0], CicInterpM5:in2|q4[0],                                                                                                           ;
;                                                                                                                                                                                      ;                                ; CicInterpM5:in2|dq4[0], CicInterpM5:in2|q5[0], CicInterpM5:in2|s1[0],                                                                                                           ;
;                                                                                                                                                                                      ;                                ; CicInterpM5:in2|s2[0], CicInterpM5:in2|s3[0], CicInterpM5:in2|s4[0],                                                                                                            ;
;                                                                                                                                                                                      ;                                ; CicInterpM5:in2|s5[0]                                                                                                                                                           ;
; CicInterpM5:in2|x1[0]                                                                                                                                                                ; Stuck at GND                   ; CicInterpM5:in2|dx1[0], CicInterpM5:in2|x2[0], CicInterpM5:in2|dx2[0],                                                                                                          ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; CicInterpM5:in2|x3[0], CicInterpM5:in2|dx3[0], CicInterpM5:in2|x4[0],                                                                                                           ;
;                                                                                                                                                                                      ;                                ; CicInterpM5:in2|dx4[0], CicInterpM5:in2|x5[0], CicInterpM5:in2|y1[0],                                                                                                           ;
;                                                                                                                                                                                      ;                                ; CicInterpM5:in2|y2[0], CicInterpM5:in2|y3[0], CicInterpM5:in2|y4[0],                                                                                                            ;
;                                                                                                                                                                                      ;                                ; CicInterpM5:in2|y5[0]                                                                                                                                                           ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|streg_datain_reg                                                         ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[7],                                                     ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[6],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[5],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[4],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[3],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[2],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[1],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wrstat_dreg[0],                                                     ;
;                                                                                                                                                                                      ;                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_opfdly_reg                                                      ;
; cpl_cordic:cordic_inst|X[0][0]                                                                                                                                                       ; Stuck at GND                   ; cpl_cordic:cordic_inst|Y[1][0], cpl_cordic:cordic_inst|Y[1][1],                                                                                                                 ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; cpl_cordic:cordic_inst|Y[1][2], cpl_cordic:cordic_inst|Y[2][0],                                                                                                                 ;
;                                                                                                                                                                                      ;                                ; cpl_cordic:cordic_inst|X[2][0], cpl_cordic:cordic_inst|Y[1][3],                                                                                                                 ;
;                                                                                                                                                                                      ;                                ; cpl_cordic:cordic_inst|Y[2][1], cpl_cordic:cordic_inst|X[2][1]                                                                                                                  ;
; receiver2:receiver_inst4|cordic:cordic_inst|X[0][0]                                                                                                                                  ; Stuck at GND                   ; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][0],                                                                                                                            ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][1],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][2],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst4|cordic:cordic_inst|Y[1][3],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst4|cordic:cordic_inst|Y[2][0],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst4|cordic:cordic_inst|X[2][0],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst4|cordic:cordic_inst|Y[2][1],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst4|cordic:cordic_inst|X[2][1]                                                                                                                             ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[0][0]                                                                                                                                  ; Stuck at GND                   ; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][0],                                                                                                                            ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][1],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][2],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst3|cordic:cordic_inst|Y[1][3],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst3|cordic:cordic_inst|Y[2][0],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst3|cordic:cordic_inst|X[2][0],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst3|cordic:cordic_inst|Y[2][1],                                                                                                                            ;
;                                                                                                                                                                                      ;                                ; receiver2:receiver_inst3|cordic:cordic_inst|X[2][1]                                                                                                                             ;
; receiver:receiver_inst2|cordic:cordic_inst|X[0][0]                                                                                                                                   ; Stuck at GND                   ; receiver:receiver_inst2|cordic:cordic_inst|Y[1][0],                                                                                                                             ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:receiver_inst2|cordic:cordic_inst|Y[1][1],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst2|cordic:cordic_inst|Y[1][2],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst2|cordic:cordic_inst|Y[1][3],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst2|cordic:cordic_inst|Y[2][0],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst2|cordic:cordic_inst|X[2][0],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst2|cordic:cordic_inst|Y[2][1],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst2|cordic:cordic_inst|X[2][1]                                                                                                                              ;
; receiver:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                                                                                   ; Stuck at GND                   ; receiver:receiver_inst1|cordic:cordic_inst|Y[1][0],                                                                                                                             ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:receiver_inst1|cordic:cordic_inst|Y[1][1],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst1|cordic:cordic_inst|Y[1][2],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst1|cordic:cordic_inst|Y[1][3],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst1|cordic:cordic_inst|Y[2][0],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst1|cordic:cordic_inst|X[2][0],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst1|cordic:cordic_inst|Y[2][1],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst1|cordic:cordic_inst|X[2][1]                                                                                                                              ;
; receiver:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                                                                                   ; Stuck at GND                   ; receiver:receiver_inst0|cordic:cordic_inst|Y[1][0],                                                                                                                             ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; receiver:receiver_inst0|cordic:cordic_inst|Y[1][1],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst0|cordic:cordic_inst|Y[1][2],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst0|cordic:cordic_inst|Y[1][3],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst0|cordic:cordic_inst|Y[2][0],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst0|cordic:cordic_inst|X[2][0],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst0|cordic:cordic_inst|Y[2][1],                                                                                                                             ;
;                                                                                                                                                                                      ;                                ; receiver:receiver_inst0|cordic:cordic_inst|X[2][1]                                                                                                                              ;
; FirInterp8_1024:fi|y_real[0]                                                                                                                                                         ; Stuck at GND                   ; CicInterpM5:in2|x0[0], CicInterpM5:in2|dx0[0]                                                                                                                                   ;
;                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; FirInterp8_1024:fi|y_imag[0]                                                                                                                                                         ; Stuck at GND                   ; CicInterpM5:in2|q0[0], CicInterpM5:in2|dq0[0]                                                                                                                                   ;
;                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_sid_reg                                                             ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg2,                                                       ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_sid_reg                                                         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sprot_rstat_reg                                                          ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg,                                                   ;
;                                                                                                                                                                                      ; due to stuck port data_in      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_sppoll_reg2                                                   ;
; cdc_sync:reset_C122|q1[0]                                                                                                                                                            ; Stuck at GND                   ; cdc_sync:reset_C122|sigb[0]                                                                                                                                                     ;
;                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; Stuck at GND                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated|parity1 ;
;                                                                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                 ;
; cpl_cordic:cordic_inst|Y[0][4]                                                                                                                                                       ; Stuck at GND                   ; cpl_cordic:cordic_inst|X[1][3]                                                                                                                                                  ;
;                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                 ;
; C122_HPF_freq[0]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[0]                                                                                                                                                                ;
; C122_HPF_freq[1]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[1]                                                                                                                                                                ;
; C122_HPF_freq[2]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[2]                                                                                                                                                                ;
; C122_HPF_freq[3]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[3]                                                                                                                                                                ;
; C122_HPF_freq[4]                                                                                                                                                                     ; Lost Fanouts                   ; C122_freq_min[4]                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29724 ;
; Number of registers using Synchronous Clear  ; 4154  ;
; Number of registers using Synchronous Load   ; 1588  ;
; Number of registers using Asynchronous Clear ; 660   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19926 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; EEPROM:EEPROM_inst|CS                                                                                                                                                           ; 5       ;
; Apollo:Apollo_inst|ApolloReset                                                                                                                                                  ; 2       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1 ; 2       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                                ; 7       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1   ; 2       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1     ; 3       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|parity6                                   ; 4       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1 ; 3       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                              ; 7       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p|counter5a0                                             ; 7       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                              ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                 ; 4       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|counter8a0                                                 ; 6       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; 6       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p|parity6                                                ; 4       ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a0                             ; 1       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p|counter8a0                                             ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                 ; 4       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|parity9                                                    ; 4       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|sub_parity6a0                                              ; 1       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                           ; 4       ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                     ; 1       ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p|parity9                                                ; 4       ;
; Total number of inverted registers = 23                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                 ; Action           ; Reason              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|do_wrmemadd_reg~0_OTERM595               ; Retimed Register ; Timing optimization ;
; ASMI_interface:ASMI_int_inst|Add0~1                                                                                                                  ; Modified         ; Timing optimization ;
; ASMI_interface:ASMI_int_inst|Add0~20                                                                                                                 ; Modified         ; Timing optimization ;
; ASMI_interface:ASMI_int_inst|Add3~1                                                                                                                  ; Modified         ; Timing optimization ;
; ASMI_interface:ASMI_int_inst|Add3~15                                                                                                                 ; Modified         ; Timing optimization ;
; Add1~1                                                                                                                                               ; Modified         ; Timing optimization ;
; Apollo:Apollo_inst|Add3~1                                                                                                                            ; Modified         ; Timing optimization ;
; Apollo:Apollo_inst|count[0]~5                                                                                                                        ; Modified         ; Timing optimization ;
; C122_freq_max~4                                                                                                                                      ; Deleted          ; Timing optimization ;
; C122_freq_max~5                                                                                                                                      ; Deleted          ; Timing optimization ;
; C122_freq_max~6                                                                                                                                      ; Modified         ; Timing optimization ;
; C122_freq_max~6_RESYN5686_BDD5687                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~6_RESYN5688_BDD5689                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~6_RESYN5690_BDD5691                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~6_RESYN5692_BDD5693                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~7                                                                                                                                      ; Deleted          ; Timing optimization ;
; C122_freq_max~8                                                                                                                                      ; Deleted          ; Timing optimization ;
; C122_freq_max~9                                                                                                                                      ; Modified         ; Timing optimization ;
; C122_freq_max~9_RESYN5694_BDD5695                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~9_RESYN5696_BDD5697                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~9_RESYN5698_BDD5699                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~9_RESYN5700_BDD5701                                                                                                                    ; Created          ; Timing optimization ;
; C122_freq_max~10                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~11                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~11_RESYN5702_BDD5703                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~11_RESYN5704_BDD5705                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~13                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~14                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~15                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~15_RESYN5706_BDD5707                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~15_RESYN5708_BDD5709                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~15_RESYN5710_BDD5711                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~15_RESYN5712_BDD5713                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~16                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~17                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~17_RESYN5714_BDD5715                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~17_RESYN5716_BDD5717                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~19                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~20                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~21                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~21_RESYN5718_BDD5719                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~21_RESYN5720_BDD5721                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~21_RESYN5722_BDD5723                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~21_RESYN5724_BDD5725                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~22                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~23                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~24                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~24_RESYN5726_BDD5727                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~24_RESYN5728_BDD5729                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~24_RESYN5730_BDD5731                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~24_RESYN5732_BDD5733                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~25                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~26                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~27                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~27_RESYN5734_BDD5735                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~27_RESYN5736_BDD5737                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~27_RESYN5738_BDD5739                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~27_RESYN5740_BDD5741                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~28                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~29                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~30                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~30_RESYN5742_BDD5743                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~30_RESYN5744_BDD5745                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~30_RESYN5746_BDD5747                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~30_RESYN5748_BDD5749                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~31                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~32                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~33                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~33_RESYN5750_BDD5751                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~33_RESYN5752_BDD5753                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~33_RESYN5754_BDD5755                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~33_RESYN5756_BDD5757                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~34                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~35                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~36                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~36_RESYN5758_BDD5759                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~36_RESYN5760_BDD5761                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~36_RESYN5762_BDD5763                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~36_RESYN5764_BDD5765                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~37                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~38                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~39                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~39_RESYN5766_BDD5767                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~39_RESYN5768_BDD5769                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~39_RESYN5770_BDD5771                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~39_RESYN5772_BDD5773                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~40                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~41                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~41_RESYN5774_BDD5775                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~41_RESYN5776_BDD5777                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~43                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~44                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~45                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~45_RESYN5778_BDD5779                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~45_RESYN5780_BDD5781                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~45_RESYN5782_BDD5783                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~45_RESYN5784_BDD5785                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~46                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~47                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~48                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~48_RESYN5786_BDD5787                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~48_RESYN5788_BDD5789                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~48_RESYN5790_BDD5791                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~48_RESYN5792_BDD5793                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~49                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~50                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~50_RESYN5794_BDD5795                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~50_RESYN5796_BDD5797                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~52                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~53                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~53_RESYN5798_BDD5799                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~53_RESYN5800_BDD5801                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~55                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~56                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~57                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~57_RESYN5802_BDD5803                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~57_RESYN5804_BDD5805                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~57_RESYN5806_BDD5807                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~57_RESYN5808_BDD5809                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~58                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~59                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~60                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~60_RESYN5810_BDD5811                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~60_RESYN5812_BDD5813                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~60_RESYN5814_BDD5815                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~60_RESYN5816_BDD5817                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~61                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~62                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~63                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~63_RESYN5818_BDD5819                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~63_RESYN5820_BDD5821                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~63_RESYN5822_BDD5823                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~63_RESYN5824_BDD5825                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~64                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~65                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~66                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~66_RESYN5826_BDD5827                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~66_RESYN5828_BDD5829                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~66_RESYN5830_BDD5831                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~66_RESYN5832_BDD5833                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~67                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~68                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~69                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~69_RESYN5834_BDD5835                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~69_RESYN5836_BDD5837                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~69_RESYN5838_BDD5839                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~69_RESYN5840_BDD5841                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~70                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~71                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~71_RESYN5842_BDD5843                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~71_RESYN5844_BDD5845                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~73                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~74                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~74_RESYN5846_BDD5847                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~74_RESYN5848_BDD5849                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~76                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~77                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~77_RESYN5850_BDD5851                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~77_RESYN5852_BDD5853                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~82                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~83                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~84                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~84_RESYN5854_BDD5855                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~84_RESYN5856_BDD5857                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~84_RESYN5858_BDD5859                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~84_RESYN5860_BDD5861                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~85                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~86                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~86_RESYN5862_BDD5863                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~86_RESYN5864_BDD5865                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~88                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~89                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~90                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~90_RESYN5866_BDD5867                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~90_RESYN5868_BDD5869                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~90_RESYN5870_BDD5871                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~90_RESYN5872_BDD5873                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~91                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~92                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~93                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~93_RESYN5874_BDD5875                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~93_RESYN5876_BDD5877                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~93_RESYN5878_BDD5879                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~93_RESYN5880_BDD5881                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~94                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~95                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~95_RESYN5882_BDD5883                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~95_RESYN5884_BDD5885                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~97                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~98                                                                                                                                     ; Deleted          ; Timing optimization ;
; C122_freq_max~99                                                                                                                                     ; Modified         ; Timing optimization ;
; C122_freq_max~99_RESYN5886_BDD5887                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~99_RESYN5888_BDD5889                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~99_RESYN5890_BDD5891                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_max~99_RESYN5892_BDD5893                                                                                                                   ; Created          ; Timing optimization ;
; C122_freq_min[5]_OTERM629                                                                                                                            ; Retimed Register ; Timing optimization ;
; C122_freq_min[6]_OTERM679                                                                                                                            ; Retimed Register ; Timing optimization ;
; C122_freq_min[7]_OTERM681                                                                                                                            ; Retimed Register ; Timing optimization ;
; C122_freq_min[8]_OTERM675                                                                                                                            ; Retimed Register ; Timing optimization ;
; C122_freq_min[9]_OTERM677                                                                                                                            ; Retimed Register ; Timing optimization ;
; C122_freq_min[10]_OTERM673                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[11]_OTERM669                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[12]_OTERM671                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[13]_OTERM665                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[14]_OTERM667                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[15]_OTERM661                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[16]_OTERM663                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[17]_OTERM659                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[18]_OTERM657                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[19]_OTERM655                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[20]_OTERM653                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[21]_OTERM635                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[22]_OTERM637                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[23]_OTERM639                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[24]_OTERM641                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[25]_OTERM645                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[26]_OTERM647                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[27]_OTERM649                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[28]_OTERM651                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[29]_OTERM643                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[30]_OTERM631                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_freq_min[31]_OTERM633                                                                                                                           ; Retimed Register ; Timing optimization ;
; C122_phase_word_Tx[0]~29                                                                                                                             ; Modified         ; Timing optimization ;
; C122_sync_phase_word[0][0]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1541                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1543                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1545                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1547                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1549                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1551                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM397_OTERM1553                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]_OTERM399_OTERM1539                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][0]~160                                                                                                                       ; Modified         ; Timing optimization ;
; C122_sync_phase_word[0][1]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][1]_OTERM401_OTERM1537                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][2]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][2]_OTERM403_OTERM1535                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][3]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][3]_OTERM405_OTERM1533                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][4]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][4]_OTERM407_OTERM1531                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][5]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][5]_OTERM409_OTERM1529                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][6]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][6]_OTERM411_OTERM1527                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][7]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][7]_OTERM413_OTERM1525                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][8]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][8]_OTERM415_OTERM1523                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][9]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][9]_OTERM417_OTERM1521                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][10]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][10]_OTERM419_OTERM1519                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][11]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][11]_OTERM421_OTERM1451                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][12]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][12]_OTERM423_OTERM1449                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][13]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][13]_OTERM425_OTERM1447                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][14]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][14]_OTERM427_OTERM1445                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][15]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][15]_OTERM429_OTERM1443                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][16]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][16]_OTERM431_OTERM1441                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][17]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][17]_OTERM433_OTERM1439                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][18]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][18]_OTERM435_OTERM1437                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][19]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][19]_OTERM437_OTERM1435                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][20]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][20]_OTERM439_OTERM1433                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][21]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][21]_OTERM441_OTERM1431                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][22]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][22]_OTERM443_OTERM1429                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][23]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][23]_OTERM445_OTERM1427                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][24]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][24]_OTERM447_OTERM1425                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][25]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][25]_OTERM449_OTERM1423                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][26]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][26]_OTERM451_OTERM1421                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][27]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][27]_OTERM453_OTERM1419                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][28]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][28]_OTERM455_OTERM1417                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][29]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][29]_OTERM457_OTERM1415                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][30]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][30]_OTERM459_OTERM1413                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[0][31]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[0][31]_OTERM461_OTERM1411                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM821                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM823                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM825                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM827                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM829                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM831                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM331_OTERM833                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][0]_OTERM333_OTERM819                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][1]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][1]_OTERM335_OTERM817                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][2]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][2]_OTERM337_OTERM815                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][3]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][3]_OTERM339_OTERM813                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][4]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][4]_OTERM341_OTERM811                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][5]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][5]_OTERM343_OTERM809                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][6]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][6]_OTERM345_OTERM807                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][7]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][7]_OTERM347_OTERM805                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][8]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][8]_OTERM349_OTERM803                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][9]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][9]_OTERM351_OTERM801                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][10]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][10]_OTERM353_OTERM799                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][11]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][11]_OTERM355_OTERM731                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][12]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][12]_OTERM357_OTERM729                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][13]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][13]_OTERM359_OTERM727                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][14]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][14]_OTERM361_OTERM725                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][15]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][15]_OTERM363_OTERM723                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][16]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][16]_OTERM365_OTERM721                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][17]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][17]_OTERM367_OTERM719                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][18]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][18]_OTERM369_OTERM717                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][19]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][19]_OTERM371_OTERM715                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][20]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][20]_OTERM373_OTERM713                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][21]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][21]_OTERM375_OTERM711                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][22]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][22]_OTERM377_OTERM709                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][23]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][23]_OTERM379_OTERM707                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][24]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][24]_OTERM381_OTERM705                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][25]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][25]_OTERM383_OTERM703                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][26]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][26]_OTERM385_OTERM701                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][27]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][27]_OTERM387_OTERM699                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][28]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][28]_OTERM389_OTERM697                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][29]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][29]_OTERM391_OTERM695                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][30]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][30]_OTERM393_OTERM693                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[1][31]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[1][31]_OTERM395_OTERM691                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1109                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1111                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1113                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1115                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1117                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1119                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM1121                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][0]_OTERM201_OTERM1107                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][1]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][1]_OTERM203_OTERM1105                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][2]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][2]_OTERM205_OTERM1103                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][3]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][3]_OTERM207_OTERM1101                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][4]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][4]_OTERM209_OTERM1099                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][5]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][5]_OTERM211_OTERM1097                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][6]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][6]_OTERM213_OTERM1095                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][7]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][7]_OTERM215_OTERM1093                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][8]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][8]_OTERM217_OTERM1091                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][9]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][9]_OTERM219_OTERM1089                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][10]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][10]_OTERM221_OTERM1087                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][11]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][11]_OTERM223_OTERM1019                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][12]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][12]_OTERM225_OTERM1017                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][13]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][13]_OTERM227_OTERM1015                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][14]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][14]_OTERM229_OTERM1013                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][15]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][15]_OTERM231_OTERM1011                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][16]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][16]_OTERM233_OTERM1009                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][17]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][17]_OTERM235_OTERM1007                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][18]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][18]_OTERM237_OTERM1005                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][19]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][19]_OTERM239_OTERM1003                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][20]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][20]_OTERM241_OTERM1001                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][21]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][21]_OTERM243_OTERM999                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][22]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][22]_OTERM245_OTERM997                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][23]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][23]_OTERM247_OTERM995                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][24]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][24]_OTERM249_OTERM993                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][25]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][25]_OTERM251_OTERM991                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][26]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][26]_OTERM253_OTERM989                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][27]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][27]_OTERM255_OTERM987                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][28]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][28]_OTERM257_OTERM985                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][29]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][29]_OTERM259_OTERM983                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][30]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][30]_OTERM261_OTERM981                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[2][31]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[2][31]_OTERM263_OTERM979                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM965                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM967                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM969                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM971                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM973                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM975                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM265_OTERM977                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][0]_OTERM267_OTERM963                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][1]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][1]_OTERM269_OTERM961                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][2]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][2]_OTERM271_OTERM959                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][3]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][3]_OTERM273_OTERM957                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][4]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][4]_OTERM275_OTERM955                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][5]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][5]_OTERM277_OTERM953                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][6]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][6]_OTERM279_OTERM951                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][7]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][7]_OTERM281_OTERM949                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][8]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][8]_OTERM283_OTERM947                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][9]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][9]_OTERM285_OTERM945                                                                                                         ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][10]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][10]_OTERM287_OTERM943                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][11]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][11]_OTERM289_OTERM875                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][12]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][12]_OTERM291_OTERM873                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][13]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][13]_OTERM293_OTERM871                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][14]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][14]_OTERM295_OTERM869                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][15]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][15]_OTERM297_OTERM867                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][16]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][16]_OTERM299_OTERM865                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][17]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][17]_OTERM301_OTERM863                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][18]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][18]_OTERM303_OTERM861                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][19]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][19]_OTERM305_OTERM859                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][20]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][20]_OTERM307_OTERM857                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][21]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][21]_OTERM309_OTERM855                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][22]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][22]_OTERM311_OTERM853                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][23]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][23]_OTERM313_OTERM851                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][24]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][24]_OTERM315_OTERM849                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][25]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][25]_OTERM317_OTERM847                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][26]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][26]_OTERM319_OTERM845                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][27]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][27]_OTERM321_OTERM843                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][28]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][28]_OTERM323_OTERM841                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][29]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][29]_OTERM325_OTERM839                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][30]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][30]_OTERM327_OTERM837                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[3][31]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[3][31]_OTERM329_OTERM835                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1253                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1255                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1257                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1259                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1261                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1263                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM463_OTERM1265                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][0]_OTERM465_OTERM1251                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][1]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][1]_OTERM467_OTERM1249                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][2]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][2]_OTERM469_OTERM1247                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][3]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][3]_OTERM471_OTERM1245                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][4]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][4]_OTERM473_OTERM1243                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][5]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][5]_OTERM475_OTERM1241                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][6]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][6]_OTERM477_OTERM1239                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][7]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][7]_OTERM479_OTERM1237                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][8]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][8]_OTERM481_OTERM1235                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][9]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][9]_OTERM483_OTERM1233                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][10]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][10]_OTERM485_OTERM1231                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][11]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][11]_OTERM487_OTERM1163                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][12]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][12]_OTERM489_OTERM1161                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][13]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][13]_OTERM491_OTERM1159                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][14]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][14]_OTERM493_OTERM1157                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][15]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][15]_OTERM495_OTERM1155                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][16]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][16]_OTERM497_OTERM1153                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][17]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][17]_OTERM499_OTERM1151                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][18]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][18]_OTERM501_OTERM1149                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][19]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][19]_OTERM503_OTERM1147                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][20]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][20]_OTERM505_OTERM1145                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][21]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][21]_OTERM507_OTERM1143                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][22]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][22]_OTERM509_OTERM1141                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][23]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][23]_OTERM511_OTERM1139                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][24]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][24]_OTERM513_OTERM1137                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][25]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][25]_OTERM515_OTERM1135                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][26]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][26]_OTERM517_OTERM1133                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][27]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][27]_OTERM519_OTERM1131                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][28]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][28]_OTERM521_OTERM1129                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][29]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][29]_OTERM523_OTERM1127                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][30]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][30]_OTERM525_OTERM1125                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word[4][31]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word[4][31]_OTERM527_OTERM1123                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1397                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1399                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1401                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1403                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1405                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1407                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM529_OTERM1409                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]_OTERM531_OTERM1395                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[0]~32                                                                                                                        ; Modified         ; Timing optimization ;
; C122_sync_phase_word_Tx[1]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[1]_OTERM533_OTERM1393                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[2]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[2]_OTERM535_OTERM1391                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[3]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[3]_OTERM537_OTERM1389                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[4]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[4]_OTERM539_OTERM1387                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[5]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[5]_OTERM541_OTERM1385                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[6]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[6]_OTERM543_OTERM1383                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[7]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[7]_OTERM545_OTERM1381                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[8]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[8]_OTERM547_OTERM1379                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[9]                                                                                                                           ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[9]_OTERM549_OTERM1377                                                                                                        ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[10]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[10]_OTERM551_OTERM1375                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[11]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[11]_OTERM553_OTERM1307                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[12]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[12]_OTERM555_OTERM1305                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[13]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[13]_OTERM557_OTERM1303                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[14]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[14]_OTERM559_OTERM1301                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[15]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[15]_OTERM561_OTERM1299                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[16]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[16]_OTERM563_OTERM1297                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[17]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[17]_OTERM565_OTERM1295                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[18]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[18]_OTERM567_OTERM1293                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[19]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[19]_OTERM569_OTERM1291                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[20]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[20]_OTERM571_OTERM1289                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[21]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[21]_OTERM573_OTERM1287                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[22]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[22]_OTERM575_OTERM1285                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[23]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[23]_OTERM577_OTERM1283                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[24]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[24]_OTERM579_OTERM1281                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[25]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[25]_OTERM581_OTERM1279                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[26]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[26]_OTERM583_OTERM1277                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[27]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[27]_OTERM585_OTERM1275                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[28]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[28]_OTERM587_OTERM1273                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[29]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[29]_OTERM589_OTERM1271                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[30]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[30]_OTERM591_OTERM1269                                                                                                       ; Retimed Register ; Timing optimization ;
; C122_sync_phase_word_Tx[31]                                                                                                                          ; Deleted          ; Timing optimization ;
; C122_sync_phase_word_Tx[31]_OTERM593_OTERM1267                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|Add0~15                                                                                                                              ; Modified         ; Timing optimization ;
; CicInterpM5:in2|Add1~15                                                                                                                              ; Modified         ; Timing optimization ;
; CicInterpM5:in2|s5[1]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[1]~53_OTERM4807_OTERM5665                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[2]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[2]~55_OTERM4805_OTERM5663                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[3]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[3]~57_OTERM4803_OTERM5661                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[4]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[4]~59_OTERM4801_OTERM5659                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[5]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[5]~61_OTERM4799_OTERM5657                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[6]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[6]~63_OTERM4797_OTERM5655                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[7]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[7]~65_OTERM4795_OTERM5653                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[8]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[8]~67_OTERM4793_OTERM5651                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[9]                                                                                                                                ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[9]~69_OTERM4791_OTERM5649                                                                                                         ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[10]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[10]~71_OTERM4789_OTERM5647                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[11]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[11]~73_OTERM4787_OTERM5645                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[12]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[12]~75_OTERM4785_OTERM5643                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[13]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[13]~77_OTERM4783_OTERM5641                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[14]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[14]~79_OTERM4781_OTERM5639                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[15]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[15]~81_OTERM4779_OTERM5637                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[16]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[16]~83_OTERM4777_OTERM5635                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[17]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[17]~85_OTERM4775_OTERM5633                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[18]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[18]~87_OTERM4773_OTERM5631                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[19]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[19]~89_OTERM4771_OTERM5629                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[20]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[20]~91_OTERM4769_OTERM5627                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[21]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[21]~93_OTERM4767_OTERM5625                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[22]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[22]~95_OTERM4765_OTERM5623                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[23]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[23]~97_OTERM4763_OTERM5621                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[24]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[24]~99_OTERM4761_OTERM5619                                                                                                        ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[25]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[25]~101_OTERM4759_OTERM5617                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[26]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[26]~103_OTERM4757_OTERM5615                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[27]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[27]~105_OTERM4755_OTERM5613                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[28]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[28]~107_OTERM4753_OTERM5611                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[29]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[29]~109_OTERM4751_OTERM5609                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[30]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[30]~111_OTERM4749_OTERM5607                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[31]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[31]~113_OTERM4747_OTERM5605                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[32]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[32]~115_OTERM4745_OTERM5603                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[33]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[33]~117_OTERM4743_OTERM5601                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[34]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[34]~119_OTERM4741_OTERM5599                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[35]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[35]~121_OTERM4739_OTERM5597                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[36]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[36]~123_OTERM4737_OTERM5595                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[37]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[37]~125_OTERM1587_OTERM3865                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[38]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[38]~127_OTERM1585_OTERM3863                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[39]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[39]~129_OTERM1583_OTERM3861                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[40]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[40]~131_OTERM1581_OTERM3859                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[41]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[41]~133_OTERM1579_OTERM3857                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[42]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[42]~135_OTERM1577_OTERM3855                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[43]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[43]~137_OTERM1575_OTERM3853                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[44]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[44]~139_OTERM1573_OTERM3851                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[45]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[45]~141_OTERM1571_OTERM3849                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[46]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[46]~143_OTERM1569_OTERM3847                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[47]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[47]~145_OTERM1567_OTERM3845                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[48]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[48]~147_OTERM1565_OTERM3843                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[49]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[49]~149_OTERM1563_OTERM3841                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[50]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[50]~151_OTERM1561_OTERM3839                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[51]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[51]~153_OTERM1559_OTERM3837                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[52]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[52]~155_OTERM1557_OTERM3835                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|s5[53]                                                                                                                               ; Deleted          ; Timing optimization ;
; CicInterpM5:in2|s5[53]~157_OTERM1555_OTERM3833                                                                                                       ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[0]~1                                                                                                                          ; Modified         ; Timing optimization ;
; CicInterpM5:in2|y_imag[1]~2_OTERM4837                                                                                                                ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[2]~4_OTERM4835                                                                                                                ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[3]~6_OTERM4833                                                                                                                ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[4]~8_OTERM4831                                                                                                                ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[5]~10_OTERM4829                                                                                                               ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[6]~12_OTERM4827                                                                                                               ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[7]~14_OTERM4825                                                                                                               ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[8]~16_OTERM4823                                                                                                               ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[9]~18_OTERM4821                                                                                                               ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[10]~20_OTERM4819                                                                                                              ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[11]~22_OTERM4817                                                                                                              ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[12]~24_OTERM4815                                                                                                              ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[13]~26_OTERM4813                                                                                                              ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[14]~28_OTERM4811                                                                                                              ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_imag[15]~30_OTERM4809                                                                                                              ; Retimed Register ; Timing optimization ;
; CicInterpM5:in2|y_real[0]~1                                                                                                                          ; Modified         ; Timing optimization ;
; FIFO:RXF|Add1~1                                                                                                                                      ; Modified         ; Timing optimization ;
; FIFO:RXF|Add1~2                                                                                                                                      ; Modified         ; Timing optimization ;
; HPF_select:Alex_HPF_select|HPF~1                                                                                                                     ; Deleted          ; Timing optimization ;
; HPF_select:Alex_HPF_select|HPF~2                                                                                                                     ; Modified         ; Timing optimization ;
; HPF_select:Alex_HPF_select|HPF~2_RESYN5666_BDD5667                                                                                                   ; Created          ; Timing optimization ;
; HPF_select:Alex_HPF_select|HPF~3                                                                                                                     ; Deleted          ; Timing optimization ;
; HPF_select:Alex_HPF_select|HPF~4                                                                                                                     ; Modified         ; Timing optimization ;
; HPF_select:Alex_HPF_select|HPF~4_RESYN5668_BDD5669                                                                                                   ; Created          ; Timing optimization ;
; HPF_select:Alex_HPF_select|LessThan0~0                                                                                                               ; Deleted          ; Timing optimization ;
; HPF_select:Alex_HPF_select|LessThan0~1                                                                                                               ; Deleted          ; Timing optimization ;
; HPF_select:Alex_HPF_select|LessThan0~2                                                                                                               ; Modified         ; Timing optimization ;
; HPF_select:Alex_HPF_select|LessThan0~2_RESYN5894_BDD5895                                                                                             ; Created          ; Timing optimization ;
; HPF_select:Alex_HPF_select|LessThan0~2_RESYN5896_BDD5897                                                                                             ; Created          ; Timing optimization ;
; HPF_select:Alex_HPF_select|LessThan0~2_RESYN5898_BDD5899                                                                                             ; Created          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[0]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[0]_OTERM171                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[1]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[1]_OTERM133                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[2]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[2]_OTERM111                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[3]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[3]_OTERM65                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[3]_OTERM69                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[4]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[4]_OTERM183                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[5]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[5]_OTERM161                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[6]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[6]_OTERM131                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[7]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[7]_OTERM101                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[8]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[8]_OTERM181                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[9]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[9]_OTERM151                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[10]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[10]_OTERM121                                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[11]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_1[11]_OTERM91                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[0]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[0]_OTERM165                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[1]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[1]_OTERM135                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[2]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[2]_OTERM103                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[3]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[3]_OTERM53                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[3]_OTERM57                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[4]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[4]_OTERM185                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[5]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[5]_OTERM153                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[6]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[6]_OTERM123                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[7]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[7]_OTERM93                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[8]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[8]_OTERM177                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[9]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[9]_OTERM147                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[10]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[10]_OTERM115                                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[11]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_2[11]_OTERM87                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[0]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[0]_OTERM169                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[1]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[1]_OTERM139                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[2]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[2]_OTERM107                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[3]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[3]_OTERM71                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[3]_OTERM75                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[4]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[4]_OTERM189                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[5]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[5]_OTERM157                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[6]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[6]_OTERM125                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[7]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[7]_OTERM95                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[8]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[8]_OTERM179                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[9]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[9]_OTERM149                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[10]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[10]_OTERM119                                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[11]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_3[11]_OTERM89                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[0]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[0]_OTERM167                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[1]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[1]_OTERM137                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[2]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[2]_OTERM105                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[3]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[3]_OTERM77                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[3]_OTERM81                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[4]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[4]_OTERM187                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[5]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[5]_OTERM155                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[6]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[6]_OTERM129                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[7]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[7]_OTERM99                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[8]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[8]_OTERM173                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[9]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[9]_OTERM143                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[10]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[10]_OTERM113                                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[11]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_4[11]_OTERM83                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[0]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[0]_OTERM163                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[1]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[1]_OTERM141                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[2]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[2]_OTERM109                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[3]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[3]_OTERM59                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[3]_OTERM63                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[4]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[4]_OTERM191                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[5]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[5]_OTERM159                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[6]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[6]_OTERM127                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[7]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[7]_OTERM97                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[8]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[8]_OTERM175                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[9]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[9]_OTERM145                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[10]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[10]_OTERM117                                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[11]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_5[11]_OTERM85                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[0]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[0]_OTERM41                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[0]_OTERM43                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[1]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[1]_OTERM29                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[1]_OTERM31                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[2]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[2]_OTERM17                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[2]_OTERM19                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM1                                                                                                                  ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM683                                                                                                         ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM685                                                                                                         ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM687                                                                                                         ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM689_OTERM1661                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM689_OTERM1663                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM689_OTERM1665                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM3_OTERM689_OTERM1667                                                                                               ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM5                                                                                                                  ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM7                                                                                                                  ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[4]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[4]_OTERM49                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[4]_OTERM51                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[5]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[5]_OTERM37                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[5]_OTERM39                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[6]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[6]_OTERM25                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[6]_OTERM27                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[7]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[7]_OTERM13                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[7]_OTERM15                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[8]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[8]_OTERM45                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[8]_OTERM47                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[9]                                                                                                                         ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[9]_OTERM33                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[9]_OTERM35                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[10]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[10]_OTERM21                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[10]_OTERM23                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[11]                                                                                                                        ; Deleted          ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[11]_OTERM9                                                                                                                 ; Retimed Register ; Timing optimization ;
; Hermes_ADC:ADC_SPI|temp_6[11]_OTERM11                                                                                                                ; Retimed Register ; Timing optimization ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_timer~12                                                                                                                 ; Modified         ; Timing optimization ;
; Hermes_Tx_fifo_ctrl:TXFC|Add3~1                                                                                                                      ; Modified         ; Timing optimization ;
; Hermes_clk_lrclk_gen:clrgen|Add1~1                                                                                                                   ; Modified         ; Timing optimization ;
; Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[0]~1                                                                                                           ; Modified         ; Timing optimization ;
; IF_Rx_fifo_rreq~1_wirecell                                                                                                                           ; Deleted          ; Timing optimization ;
; LPF_select:Alex_LPF_select|LPF~8                                                                                                                     ; Deleted          ; Timing optimization ;
; LPF_select:Alex_LPF_select|LPF~9                                                                                                                     ; Modified         ; Timing optimization ;
; LPF_select:Alex_LPF_select|LPF~9_RESYN5670_BDD5671                                                                                                   ; Created          ; Timing optimization ;
; LessThan30~4                                                                                                                                         ; Deleted          ; Timing optimization ;
; MDIO:MDIO_inst|Add2~0                                                                                                                                ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Add2~1                                                                                                                                ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|LessThan0~0_OTERM197                                                                                                                  ; Retimed Register ; Timing optimization ;
; MDIO:MDIO_inst|MDIO_inout~2                                                                                                                          ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Mux6~0                                                                                                                                ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Mux13~4                                                                                                                               ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Mux17~3                                                                                                                               ; Deleted          ; Timing optimization ;
; MDIO:MDIO_inst|Selector8~0                                                                                                                           ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|Selector9~1                                                                                                                           ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|clock~0                                                                                                                               ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|clock~0_RTM0194                                                                                                                       ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|loop_count[3]~16                                                                                                                      ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|read[1]~3                                                                                                                             ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|write_done~0                                                                                                                          ; Deleted          ; Timing optimization ;
; MDIO:MDIO_inst|write_done~0_OTERM193                                                                                                                 ; Retimed Register ; Timing optimization ;
; MDIO:MDIO_inst|write_done~0_RTM0195                                                                                                                  ; Modified         ; Timing optimization ;
; MDIO:MDIO_inst|write_done~0_RTM0195                                                                                                                  ; Retimed Register ; Timing optimization ;
; MDIO:MDIO_inst|write_done~1                                                                                                                          ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add0~0                                                                                                                            ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add0~1                                                                                                                            ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add1~1                                                                                                                            ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add2~1                                                                                                                            ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add3~0                                                                                                                            ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add3~1                                                                                                                            ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Add6~1                                                                                                                            ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Equal35~0                                                                                                                         ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector210~0                                                                                                                     ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector220~3                                                                                                                     ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector220~4                                                                                                                     ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector220~6                                                                                                                     ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector220~8                                                                                                                     ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector220~14                                                                                                                    ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector234~0                                                                                                                     ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|Selector243~0                                                                                                                     ; Modified         ; Timing optimization ;
; Rx_MAC:Rx_MAC_inst|seq_error~0                                                                                                                       ; Modified         ; Timing optimization ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|_~0                             ; Modified         ; Timing optimization ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|_~0_RESYN5900_BDD5901           ; Created          ; Timing optimization ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|_~3                             ; Deleted          ; Timing optimization ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|counter8a11~0                   ; Modified         ; Timing optimization ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p|counter8a11~0_RESYN5684_BDD5685 ; Created          ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add44~1                                                                                                                           ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add52~0                                                                                                                           ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add52~1                                                                                                                           ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Add53~1                                                                                                                           ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Equal506~1                                                                                                                        ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Equal509~3                                                                                                                        ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|Selector31~0                                                                                                                      ; Modified         ; Timing optimization ;
; Tx_MAC:Tx_MAC_inst|sp_data_count~1                                                                                                                   ; Modified         ; Timing optimization ;
; always24~11                                                                                                                                          ; Deleted          ; Timing optimization ;
; always24~12                                                                                                                                          ; Deleted          ; Timing optimization ;
; always24~13                                                                                                                                          ; Deleted          ; Timing optimization ;
; always24~14                                                                                                                                          ; Modified         ; Timing optimization ;
; always24~14_RESYN5676_BDD5677                                                                                                                        ; Created          ; Timing optimization ;
; always24~14_RESYN5678_BDD5679                                                                                                                        ; Created          ; Timing optimization ;
; always24~14_RESYN5680_BDD5681                                                                                                                        ; Created          ; Timing optimization ;
; always24~14_RESYN5682_BDD5683                                                                                                                        ; Created          ; Timing optimization ;
; cpl_cordic:cordic_inst|Add0~0                                                                                                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add0~1                                                                                                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add1~1                                                                                                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add2~0                                                                                                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add2~1                                                                                                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add4~1                                                                                                                        ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add4~53                                                                                                                       ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add37~1                                                                                                                       ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add81~1                                                                                                                       ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add92~1                                                                                                                       ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add103~1                                                                                                                      ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Add114~1                                                                                                                      ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|X[0][5]~415                                                                                                                   ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Y[0][5]~385                                                                                                                   ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~251                                                                                                                         ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~252                                                                                                                         ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~285                                                                                                                         ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~300                                                                                                                         ; Modified         ; Timing optimization ;
; cpl_cordic:cordic_inst|Z~391                                                                                                                         ; Modified         ; Timing optimization ;
; debounce:de_PTT|Add0~1                                                                                                                               ; Modified         ; Timing optimization ;
; debounce:de_PTT|count[0]~37                                                                                                                          ; Modified         ; Timing optimization ;
; debounce:de_dash|Add0~1                                                                                                                              ; Modified         ; Timing optimization ;
; debounce:de_dash|count[0]~37                                                                                                                         ; Modified         ; Timing optimization ;
; debounce:de_dot|Add0~1                                                                                                                               ; Modified         ; Timing optimization ;
; debounce:de_dot|count[0]~37                                                                                                                          ; Modified         ; Timing optimization ;
; delay[0]~38                                                                                                                                          ; Modified         ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5431                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4437_OTERM5467                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[1]~2_OTERM4435_OTERM5429                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[1]~2_OTERM4435_OTERM5465                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[2]~4_OTERM4433_OTERM5427                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[2]~4_OTERM4433_OTERM5463                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[3]~6_OTERM4431_OTERM5425                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[3]~6_OTERM4431_OTERM5461                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[4]~8_OTERM4429_OTERM5423                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[4]~8_OTERM4429_OTERM5459                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[5]~10_OTERM4427_OTERM5421                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[5]~10_OTERM4427_OTERM5457                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[6]~12_OTERM4425_OTERM5419                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[6]~12_OTERM4425_OTERM5455                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[7]~14_OTERM4423_OTERM5417                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[7]~14_OTERM4423_OTERM5453                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[8]~16_OTERM4421_OTERM5415                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[8]~16_OTERM4421_OTERM5451                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[9]~18_OTERM4419_OTERM5413                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[9]~18_OTERM4419_OTERM5449                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[10]~20_OTERM4417_OTERM5411                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[10]~20_OTERM4417_OTERM5447                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[11]~22_OTERM4415_OTERM5409                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[11]~22_OTERM4415_OTERM5445                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[12]~24_OTERM4413_OTERM5407                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[12]~24_OTERM4413_OTERM5443                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[13]~26_OTERM4411_OTERM5405                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[13]~26_OTERM4411_OTERM5441                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[14]~28_OTERM4409_OTERM5403                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[14]~28_OTERM4409_OTERM5439                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[15]~30_OTERM4407_OTERM5401                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[15]~30_OTERM4407_OTERM5437                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[16]~32_OTERM4405_OTERM5399                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[16]~32_OTERM4405_OTERM5435                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[17]~34_OTERM4403_OTERM5397                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[17]~34_OTERM4403_OTERM5433                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5367                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4401_OTERM5395                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[19]~38_OTERM4399_OTERM5365                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[19]~38_OTERM4399_OTERM5393                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[20]~40_OTERM4397_OTERM5363                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[20]~40_OTERM4397_OTERM5391                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[21]~42_OTERM4395_OTERM5361                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[21]~42_OTERM4395_OTERM5389                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[22]~44_OTERM4393_OTERM5359                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[22]~44_OTERM4393_OTERM5387                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[23]~46_OTERM4391_OTERM5357                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[23]~46_OTERM4391_OTERM5385                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[24]~48_OTERM4389_OTERM5355                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[24]~48_OTERM4389_OTERM5383                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[25]~50_OTERM4387_OTERM5353                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[25]~50_OTERM4387_OTERM5381                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[26]~52_OTERM4385_OTERM5351                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[26]~52_OTERM4385_OTERM5379                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[27]~54_OTERM4383_OTERM5349                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[27]~54_OTERM4383_OTERM5377                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[28]~56_OTERM4381_OTERM5347                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[28]~56_OTERM4381_OTERM5375                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[29]~58_OTERM4379_OTERM5345                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[29]~58_OTERM4379_OTERM5373                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[30]~60_OTERM4377_OTERM5343                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[30]~60_OTERM4377_OTERM5371                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[31]~62_OTERM4375_OTERM5369                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4927                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4635_OTERM4963                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[1]~2_OTERM4633_OTERM4925                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[1]~2_OTERM4633_OTERM4961                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[2]~4_OTERM4631_OTERM4923                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[2]~4_OTERM4631_OTERM4959                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[3]~6_OTERM4629_OTERM4921                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[3]~6_OTERM4629_OTERM4957                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[4]~8_OTERM4627_OTERM4919                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[4]~8_OTERM4627_OTERM4955                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[5]~10_OTERM4625_OTERM4917                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[5]~10_OTERM4625_OTERM4953                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[6]~12_OTERM4623_OTERM4915                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[6]~12_OTERM4623_OTERM4951                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[7]~14_OTERM4621_OTERM4913                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[7]~14_OTERM4621_OTERM4949                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[8]~16_OTERM4619_OTERM4911                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[8]~16_OTERM4619_OTERM4947                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[9]~18_OTERM4617_OTERM4909                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[9]~18_OTERM4617_OTERM4945                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[10]~20_OTERM4615_OTERM4907                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[10]~20_OTERM4615_OTERM4943                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[11]~22_OTERM4613_OTERM4905                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[11]~22_OTERM4613_OTERM4941                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[12]~24_OTERM4611_OTERM4903                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[12]~24_OTERM4611_OTERM4939                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[13]~26_OTERM4609_OTERM4901                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[13]~26_OTERM4609_OTERM4937                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[14]~28_OTERM4607_OTERM4899                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[14]~28_OTERM4607_OTERM4935                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[15]~30_OTERM4605_OTERM4897                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[15]~30_OTERM4605_OTERM4933                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[16]~32_OTERM4603_OTERM4895                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[16]~32_OTERM4603_OTERM4931                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[17]~34_OTERM4601_OTERM4893                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[17]~34_OTERM4601_OTERM4929                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4863                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4599_OTERM4891                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[19]~38_OTERM4597_OTERM4861                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[19]~38_OTERM4597_OTERM4889                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[20]~40_OTERM4595_OTERM4859                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[20]~40_OTERM4595_OTERM4887                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[21]~42_OTERM4593_OTERM4857                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[21]~42_OTERM4593_OTERM4885                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[22]~44_OTERM4591_OTERM4855                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[22]~44_OTERM4591_OTERM4883                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[23]~46_OTERM4589_OTERM4853                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[23]~46_OTERM4589_OTERM4881                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[24]~48_OTERM4587_OTERM4851                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[24]~48_OTERM4587_OTERM4879                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[25]~50_OTERM4585_OTERM4849                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[25]~50_OTERM4585_OTERM4877                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[26]~52_OTERM4583_OTERM4847                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[26]~52_OTERM4583_OTERM4875                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[27]~54_OTERM4581_OTERM4845                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[27]~54_OTERM4581_OTERM4873                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[28]~56_OTERM4579_OTERM4843                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[28]~56_OTERM4579_OTERM4871                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[29]~58_OTERM4577_OTERM4841                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[29]~58_OTERM4577_OTERM4869                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[30]~60_OTERM4575_OTERM4839                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[30]~60_OTERM4575_OTERM4867                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[31]~62_OTERM4573_OTERM4865                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5179                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4701_OTERM5215                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[1]~2_OTERM4699_OTERM5177                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[1]~2_OTERM4699_OTERM5213                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[2]~4_OTERM4697_OTERM5175                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[2]~4_OTERM4697_OTERM5211                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[3]~6_OTERM4695_OTERM5173                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[3]~6_OTERM4695_OTERM5209                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[4]~8_OTERM4693_OTERM5171                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[4]~8_OTERM4693_OTERM5207                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[5]~10_OTERM4691_OTERM5169                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[5]~10_OTERM4691_OTERM5205                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[6]~12_OTERM4689_OTERM5167                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[6]~12_OTERM4689_OTERM5203                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[7]~14_OTERM4687_OTERM5165                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[7]~14_OTERM4687_OTERM5201                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[8]~16_OTERM4685_OTERM5163                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[8]~16_OTERM4685_OTERM5199                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[9]~18_OTERM4683_OTERM5161                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[9]~18_OTERM4683_OTERM5197                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[10]~20_OTERM4681_OTERM5159                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[10]~20_OTERM4681_OTERM5195                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[11]~22_OTERM4679_OTERM5157                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[11]~22_OTERM4679_OTERM5193                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[12]~24_OTERM4677_OTERM5155                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[12]~24_OTERM4677_OTERM5191                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[13]~26_OTERM4675_OTERM5153                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[13]~26_OTERM4675_OTERM5189                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[14]~28_OTERM4673_OTERM5151                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[14]~28_OTERM4673_OTERM5187                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[15]~30_OTERM4671_OTERM5149                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[15]~30_OTERM4671_OTERM5185                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[16]~32_OTERM4669_OTERM5147                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[16]~32_OTERM4669_OTERM5183                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[17]~34_OTERM4667_OTERM5145                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[17]~34_OTERM4667_OTERM5181                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5115                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4665_OTERM5143                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[19]~38_OTERM4663_OTERM5113                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[19]~38_OTERM4663_OTERM5141                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[20]~40_OTERM4661_OTERM5111                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[20]~40_OTERM4661_OTERM5139                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[21]~42_OTERM4659_OTERM5109                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[21]~42_OTERM4659_OTERM5137                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[22]~44_OTERM4657_OTERM5107                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[22]~44_OTERM4657_OTERM5135                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[23]~46_OTERM4655_OTERM5105                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[23]~46_OTERM4655_OTERM5133                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[24]~48_OTERM4653_OTERM5103                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[24]~48_OTERM4653_OTERM5131                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[25]~50_OTERM4651_OTERM5101                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[25]~50_OTERM4651_OTERM5129                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[26]~52_OTERM4649_OTERM5099                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[26]~52_OTERM4649_OTERM5127                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[27]~54_OTERM4647_OTERM5097                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[27]~54_OTERM4647_OTERM5125                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[28]~56_OTERM4645_OTERM5095                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[28]~56_OTERM4645_OTERM5123                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[29]~58_OTERM4643_OTERM5093                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[29]~58_OTERM4643_OTERM5121                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[30]~60_OTERM4641_OTERM5091                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[30]~60_OTERM4641_OTERM5119                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[31]~62_OTERM4639_OTERM5117                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5053                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4569_OTERM5089                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[1]~2_OTERM4567_OTERM5051                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[1]~2_OTERM4567_OTERM5087                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[2]~4_OTERM4565_OTERM5049                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[2]~4_OTERM4565_OTERM5085                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[3]~6_OTERM4563_OTERM5047                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[3]~6_OTERM4563_OTERM5083                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[4]~8_OTERM4561_OTERM5045                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[4]~8_OTERM4561_OTERM5081                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[5]~10_OTERM4559_OTERM5043                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[5]~10_OTERM4559_OTERM5079                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[6]~12_OTERM4557_OTERM5041                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[6]~12_OTERM4557_OTERM5077                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[7]~14_OTERM4555_OTERM5039                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[7]~14_OTERM4555_OTERM5075                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[8]~16_OTERM4553_OTERM5037                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[8]~16_OTERM4553_OTERM5073                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[9]~18_OTERM4551_OTERM5035                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[9]~18_OTERM4551_OTERM5071                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[10]~20_OTERM4549_OTERM5033                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[10]~20_OTERM4549_OTERM5069                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[11]~22_OTERM4547_OTERM5031                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[11]~22_OTERM4547_OTERM5067                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[12]~24_OTERM4545_OTERM5029                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[12]~24_OTERM4545_OTERM5065                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[13]~26_OTERM4543_OTERM5027                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[13]~26_OTERM4543_OTERM5063                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[14]~28_OTERM4541_OTERM5025                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[14]~28_OTERM4541_OTERM5061                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[15]~30_OTERM4539_OTERM5023                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[15]~30_OTERM4539_OTERM5059                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[16]~32_OTERM4537_OTERM5021                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[16]~32_OTERM4537_OTERM5057                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[17]~34_OTERM4535_OTERM5019                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[17]~34_OTERM4535_OTERM5055                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM4989                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4533_OTERM5017                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[19]~38_OTERM4531_OTERM4987                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[19]~38_OTERM4531_OTERM5015                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[20]~40_OTERM4529_OTERM4985                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[20]~40_OTERM4529_OTERM5013                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[21]~42_OTERM4527_OTERM4983                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[21]~42_OTERM4527_OTERM5011                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[22]~44_OTERM4525_OTERM4981                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[22]~44_OTERM4525_OTERM5009                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[23]~46_OTERM4523_OTERM4979                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[23]~46_OTERM4523_OTERM5007                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[24]~48_OTERM4521_OTERM4977                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[24]~48_OTERM4521_OTERM5005                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[25]~50_OTERM4519_OTERM4975                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[25]~50_OTERM4519_OTERM5003                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[26]~52_OTERM4517_OTERM4973                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[26]~52_OTERM4517_OTERM5001                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[27]~54_OTERM4515_OTERM4971                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[27]~54_OTERM4515_OTERM4999                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[28]~56_OTERM4513_OTERM4969                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[28]~56_OTERM4513_OTERM4997                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[29]~58_OTERM4511_OTERM4967                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[29]~58_OTERM4511_OTERM4995                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[30]~60_OTERM4509_OTERM4965                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[30]~60_OTERM4509_OTERM4993                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[31]~62_OTERM4507_OTERM4991                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5305                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4503_OTERM5341                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[1]~2_OTERM4501_OTERM5303                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[1]~2_OTERM4501_OTERM5339                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[2]~4_OTERM4499_OTERM5301                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[2]~4_OTERM4499_OTERM5337                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[3]~6_OTERM4497_OTERM5299                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[3]~6_OTERM4497_OTERM5335                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[4]~8_OTERM4495_OTERM5297                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[4]~8_OTERM4495_OTERM5333                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[5]~10_OTERM4493_OTERM5295                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[5]~10_OTERM4493_OTERM5331                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[6]~12_OTERM4491_OTERM5293                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[6]~12_OTERM4491_OTERM5329                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[7]~14_OTERM4489_OTERM5291                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[7]~14_OTERM4489_OTERM5327                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[8]~16_OTERM4487_OTERM5289                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[8]~16_OTERM4487_OTERM5325                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[9]~18_OTERM4485_OTERM5287                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[9]~18_OTERM4485_OTERM5323                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[10]~20_OTERM4483_OTERM5285                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[10]~20_OTERM4483_OTERM5321                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[11]~22_OTERM4481_OTERM5283                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[11]~22_OTERM4481_OTERM5319                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[12]~24_OTERM4479_OTERM5281                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[12]~24_OTERM4479_OTERM5317                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[13]~26_OTERM4477_OTERM5279                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[13]~26_OTERM4477_OTERM5315                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[14]~28_OTERM4475_OTERM5277                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[14]~28_OTERM4475_OTERM5313                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[15]~30_OTERM4473_OTERM5275                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[15]~30_OTERM4473_OTERM5311                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[16]~32_OTERM4471_OTERM5273                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[16]~32_OTERM4471_OTERM5309                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[17]~34_OTERM4469_OTERM5271                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[17]~34_OTERM4469_OTERM5307                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5241                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4467_OTERM5269                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[19]~38_OTERM4465_OTERM5239                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[19]~38_OTERM4465_OTERM5267                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[20]~40_OTERM4463_OTERM5237                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[20]~40_OTERM4463_OTERM5265                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[21]~42_OTERM4461_OTERM5235                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[21]~42_OTERM4461_OTERM5263                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[22]~44_OTERM4459_OTERM5233                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[22]~44_OTERM4459_OTERM5261                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[23]~46_OTERM4457_OTERM5231                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[23]~46_OTERM4457_OTERM5259                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[24]~48_OTERM4455_OTERM5229                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[24]~48_OTERM4455_OTERM5257                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[25]~50_OTERM4453_OTERM5227                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[25]~50_OTERM4453_OTERM5255                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[26]~52_OTERM4451_OTERM5225                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[26]~52_OTERM4451_OTERM5253                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[27]~54_OTERM4449_OTERM5223                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[27]~54_OTERM4449_OTERM5251                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[28]~56_OTERM4447_OTERM5221                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[28]~56_OTERM4447_OTERM5249                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[29]~58_OTERM4445_OTERM5219                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[29]~58_OTERM4445_OTERM5247                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[30]~60_OTERM4443_OTERM5217                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[30]~60_OTERM4443_OTERM5245                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[31]~62_OTERM4441_OTERM5243                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5557                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[0]~0_OTERM4371_OTERM5593                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[1]~2_OTERM4369_OTERM5555                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[1]~2_OTERM4369_OTERM5591                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[2]~4_OTERM4367_OTERM5553                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[2]~4_OTERM4367_OTERM5589                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[3]~6_OTERM4365_OTERM5551                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[3]~6_OTERM4365_OTERM5587                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[4]~8_OTERM4363_OTERM5549                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[4]~8_OTERM4363_OTERM5585                                                                          ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[5]~10_OTERM4361_OTERM5547                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[5]~10_OTERM4361_OTERM5583                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[6]~12_OTERM4359_OTERM5545                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[6]~12_OTERM4359_OTERM5581                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[7]~14_OTERM4357_OTERM5543                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[7]~14_OTERM4357_OTERM5579                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[8]~16_OTERM4355_OTERM5541                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[8]~16_OTERM4355_OTERM5577                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[9]~18_OTERM4353_OTERM5539                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[9]~18_OTERM4353_OTERM5575                                                                         ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[10]~20_OTERM4351_OTERM5537                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[10]~20_OTERM4351_OTERM5573                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[11]~22_OTERM4349_OTERM5535                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[11]~22_OTERM4349_OTERM5571                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[12]~24_OTERM4347_OTERM5533                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[12]~24_OTERM4347_OTERM5569                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[13]~26_OTERM4345_OTERM5531                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[13]~26_OTERM4345_OTERM5567                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[14]~28_OTERM4343_OTERM5529                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[14]~28_OTERM4343_OTERM5565                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[15]~30_OTERM4341_OTERM5527                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[15]~30_OTERM4341_OTERM5563                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[16]~32_OTERM4339_OTERM5525                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[16]~32_OTERM4339_OTERM5561                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[17]~34_OTERM4337_OTERM5523                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[17]~34_OTERM4337_OTERM5559                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5493                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[18]~36_OTERM4335_OTERM5521                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[19]~38_OTERM4333_OTERM5491                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[19]~38_OTERM4333_OTERM5519                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[20]~40_OTERM4331_OTERM5489                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[20]~40_OTERM4331_OTERM5517                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[21]~42_OTERM4329_OTERM5487                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[21]~42_OTERM4329_OTERM5515                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[22]~44_OTERM4327_OTERM5485                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[22]~44_OTERM4327_OTERM5513                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[23]~46_OTERM4325_OTERM5483                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[23]~46_OTERM4325_OTERM5511                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[24]~48_OTERM4323_OTERM5481                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[24]~48_OTERM4323_OTERM5509                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[25]~50_OTERM4321_OTERM5479                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[25]~50_OTERM4321_OTERM5507                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[26]~52_OTERM4319_OTERM5477                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[26]~52_OTERM4319_OTERM5505                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[27]~54_OTERM4317_OTERM5475                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[27]~54_OTERM4317_OTERM5503                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[28]~56_OTERM4315_OTERM5473                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[28]~56_OTERM4315_OTERM5501                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[29]~58_OTERM4313_OTERM5471                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[29]~58_OTERM4313_OTERM5499                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[30]~60_OTERM4311_OTERM5469                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[30]~60_OTERM4311_OTERM5497                                                                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult6|mult_gft:auto_generated|add9_result[31]~62_OTERM4309_OTERM5495                                                                        ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add3~16                                                                                                  ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add33~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add77~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add88~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add99~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add110~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|X[1][5]~1181                                                                                             ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Y[0][5]~912                                                                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z~251                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z~252                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z~285                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z~300                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z~391                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[0]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[0]_OTERM4149                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[0]_OTERM4151                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[1]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[1]_OTERM4147                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[1]_OTERM4153                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[2]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[2]_OTERM4145                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[2]_OTERM4155                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[3]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[3]_OTERM4143                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[3]_OTERM4157                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[4]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[4]_OTERM4141                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[4]_OTERM4159                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[5]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[5]_OTERM4139                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[5]_OTERM4161                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[6]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[6]_OTERM4137                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[6]_OTERM4163                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[7]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[7]_OTERM4135                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[7]_OTERM4165                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[8]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[8]_OTERM4133                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[8]_OTERM4167                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[9]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[9]_OTERM4131                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[9]_OTERM4169                                                                                       ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[10]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[10]_OTERM4129                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[10]_OTERM4171                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[11]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[11]_OTERM4173                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[12]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[12]_OTERM4175                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[13]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[13]_OTERM4177                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[14]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[14]_OTERM4179                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[15]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[15]_OTERM4181                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[16]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[16]_OTERM4183                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[17]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[17]_OTERM4185                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[18]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[18]_OTERM4187                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[19]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[19]_OTERM4189                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[20]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[20]_OTERM4191                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[21]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[21]_OTERM4193                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[22]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[22]_OTERM4195                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[23]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[23]_OTERM4197                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[24]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[24]_OTERM4199                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[25]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[25]_OTERM4201                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[26]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[26]_OTERM4203                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[27]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[27]_OTERM4205                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[28]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[28]_OTERM4207                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[29]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[29]_OTERM4127                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[29]_OTERM4209                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[30]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[30]_OTERM4125                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[30]_OTERM4211                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[31]                                                                                                ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[31]_OTERM4123                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[31]_OTERM4213                                                                                      ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[18]_OTERM1879                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[18]_OTERM1915                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[19]_OTERM1877                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[19]_OTERM1913                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[20]_OTERM1875                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[20]_OTERM1911                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[21]_OTERM1873                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[21]_OTERM1909                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[22]_OTERM1871                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[22]_OTERM1907                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[23]_OTERM1869                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[23]_OTERM1905                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[24]_OTERM1867                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[24]_OTERM1903                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[25]_OTERM1865                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[25]_OTERM1901                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[26]_OTERM1863                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[26]_OTERM1899                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[27]_OTERM1861                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[27]_OTERM1897                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[28]_OTERM1859                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[28]_OTERM1895                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[29]_OTERM1857                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[29]_OTERM1893                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[30]_OTERM1855                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[30]_OTERM1891                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[31]_OTERM1853                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[31]_OTERM1889                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[32]_OTERM1851                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[32]_OTERM1887                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[33]_OTERM1849                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[33]_OTERM1885                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[34]_OTERM1847                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[34]_OTERM1883                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[35]_OTERM1881                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[35]_OTERM1929                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[35]~58_RTM01931                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[36]_OTERM1917                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[37]_OTERM1919                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[38]_OTERM1921                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[39]_OTERM1923                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[40]_OTERM1925                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[41]_OTERM1845                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Imult[41]_OTERM1927                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[18]_OTERM2583                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[18]_OTERM2625                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[19]_OTERM2581                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[19]_OTERM2623                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[20]_OTERM2579                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[20]_OTERM2621                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[21]_OTERM2577                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[21]_OTERM2619                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[22]_OTERM2575                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[22]_OTERM2617                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[23]_OTERM2573                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[23]_OTERM2615                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[24]_OTERM2571                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[24]_OTERM2613                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[25]_OTERM2569                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[25]_OTERM2611                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[26]_OTERM2567                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[26]_OTERM2609                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[27]_OTERM2565                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[27]_OTERM2607                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[28]_OTERM2563                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[28]_OTERM2605                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[29]_OTERM2561                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[29]_OTERM2603                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[30]_OTERM2559                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[30]_OTERM2601                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[31]_OTERM2557                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[31]_OTERM2599                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[32]_OTERM2555                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[32]_OTERM2597                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[33]_OTERM2553                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[33]_OTERM2595                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[34]_OTERM2551                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[34]_OTERM2593                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[35]_OTERM2591                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[35]_OTERM2633                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[35]~58_RTM02635                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[36]_OTERM2585                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[37]_OTERM2587                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[38]_OTERM2589                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[39]_OTERM2627                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[40]_OTERM2629                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[41]_OTERM2549                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Rmult[41]_OTERM2631                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02634                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02634                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM01930                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM01930                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[0]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[1]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[2]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[3]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[4]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[5]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[6]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[7]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[8]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[9]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[10]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[11]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[12]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[13]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[14]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[15]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[16]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_coef[17]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[18]_OTERM1967                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[18]_OTERM2003                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[19]_OTERM1965                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[19]_OTERM2001                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[20]_OTERM1963                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[20]_OTERM1999                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[21]_OTERM1961                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[21]_OTERM1997                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[22]_OTERM1959                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[22]_OTERM1995                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[23]_OTERM1957                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[23]_OTERM1993                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[24]_OTERM1955                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[24]_OTERM1991                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[25]_OTERM1953                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[25]_OTERM1989                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[26]_OTERM1951                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[26]_OTERM1987                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[27]_OTERM1949                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[27]_OTERM1985                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[28]_OTERM1947                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[28]_OTERM1983                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[29]_OTERM1945                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[29]_OTERM1981                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[30]_OTERM1943                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[30]_OTERM1979                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[31]_OTERM1941                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[31]_OTERM1977                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[32]_OTERM1939                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[32]_OTERM1975                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[33]_OTERM1937                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[33]_OTERM1973                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[34]_OTERM1935                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[34]_OTERM1971                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[35]_OTERM1969                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[35]_OTERM2017                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[35]~58_RTM02019                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[36]_OTERM2005                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[37]_OTERM2007                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[38]_OTERM2009                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[39]_OTERM2011                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[40]_OTERM2013                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[41]_OTERM1933                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Imult[41]_OTERM2015                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[18]_OTERM2671                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[18]_OTERM2713                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[19]_OTERM2669                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[19]_OTERM2711                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[20]_OTERM2667                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[20]_OTERM2709                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[21]_OTERM2665                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[21]_OTERM2707                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[22]_OTERM2663                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[22]_OTERM2705                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[23]_OTERM2661                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[23]_OTERM2703                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[24]_OTERM2659                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[24]_OTERM2701                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[25]_OTERM2657                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[25]_OTERM2699                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[26]_OTERM2655                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[26]_OTERM2697                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[27]_OTERM2653                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[27]_OTERM2695                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[28]_OTERM2651                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[28]_OTERM2693                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[29]_OTERM2649                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[29]_OTERM2691                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[30]_OTERM2647                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[30]_OTERM2689                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[31]_OTERM2645                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[31]_OTERM2687                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[32]_OTERM2643                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[32]_OTERM2685                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[33]_OTERM2641                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[33]_OTERM2683                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[34]_OTERM2639                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[34]_OTERM2681                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[35]_OTERM2679                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[35]_OTERM2721                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[35]~59                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[35]~59_RTM02723                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[36]_OTERM2673                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[37]_OTERM2675                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[38]_OTERM2677                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[39]_OTERM2715                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[40]_OTERM2717                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[41]_OTERM2637                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Rmult[41]_OTERM2719                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02722                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02722                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02018                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02018                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[0]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[1]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[2]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[3]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[4]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[5]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[6]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[7]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[8]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[9]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[10]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[11]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[12]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[13]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[14]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[15]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[16]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_coef[17]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[18]_OTERM1703                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[18]_OTERM1739                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[19]_OTERM1701                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[19]_OTERM1737                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[20]_OTERM1699                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[20]_OTERM1735                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[21]_OTERM1697                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[21]_OTERM1733                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[22]_OTERM1695                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[22]_OTERM1731                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[23]_OTERM1693                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[23]_OTERM1729                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[24]_OTERM1691                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[24]_OTERM1727                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[25]_OTERM1689                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[25]_OTERM1725                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[26]_OTERM1687                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[26]_OTERM1723                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[27]_OTERM1685                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[27]_OTERM1721                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[28]_OTERM1683                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[28]_OTERM1719                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[29]_OTERM1681                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[29]_OTERM1717                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[30]_OTERM1679                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[30]_OTERM1715                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[31]_OTERM1677                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[31]_OTERM1713                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[32]_OTERM1675                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[32]_OTERM1711                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[33]_OTERM1673                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[33]_OTERM1709                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[34]_OTERM1671                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[34]_OTERM1707                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[35]_OTERM1705                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[35]_OTERM1753                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[35]~58_RTM01755                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[36]_OTERM1741                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[37]_OTERM1743                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[38]_OTERM1745                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[39]_OTERM1747                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[40]_OTERM1749                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[41]_OTERM1669                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Imult[41]_OTERM1751                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[18]_OTERM2407                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[18]_OTERM2449                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[19]_OTERM2405                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[19]_OTERM2447                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[20]_OTERM2403                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[20]_OTERM2445                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[21]_OTERM2401                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[21]_OTERM2443                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[22]_OTERM2399                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[22]_OTERM2441                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[23]_OTERM2397                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[23]_OTERM2439                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[24]_OTERM2395                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[24]_OTERM2437                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[25]_OTERM2393                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[25]_OTERM2435                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[26]_OTERM2391                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[26]_OTERM2433                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[27]_OTERM2389                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[27]_OTERM2431                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[28]_OTERM2387                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[28]_OTERM2429                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[29]_OTERM2385                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[29]_OTERM2427                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[30]_OTERM2383                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[30]_OTERM2425                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[31]_OTERM2381                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[31]_OTERM2423                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[32]_OTERM2379                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[32]_OTERM2421                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[33]_OTERM2377                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[33]_OTERM2419                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[34]_OTERM2375                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[34]_OTERM2417                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[35]_OTERM2415                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[35]_OTERM2457                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[35]~58_RTM02459                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[36]_OTERM2409                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[37]_OTERM2411                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[38]_OTERM2413                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[39]_OTERM2451                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[40]_OTERM2453                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[41]_OTERM2373                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Rmult[41]_OTERM2455                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02458                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02458                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM01754                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM01754                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[0]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[1]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[2]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[3]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[4]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[5]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[6]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[7]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[8]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[9]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[10]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[11]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[12]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[13]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[14]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[15]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[16]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_coef[17]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[18]_OTERM1791                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[18]_OTERM1827                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[19]_OTERM1789                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[19]_OTERM1825                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[20]_OTERM1787                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[20]_OTERM1823                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[21]_OTERM1785                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[21]_OTERM1821                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[22]_OTERM1783                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[22]_OTERM1819                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[23]_OTERM1781                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[23]_OTERM1817                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[24]_OTERM1779                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[24]_OTERM1815                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[25]_OTERM1777                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[25]_OTERM1813                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[26]_OTERM1775                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[26]_OTERM1811                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[27]_OTERM1773                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[27]_OTERM1809                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[28]_OTERM1771                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[28]_OTERM1807                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[29]_OTERM1769                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[29]_OTERM1805                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[30]_OTERM1767                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[30]_OTERM1803                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[31]_OTERM1765                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[31]_OTERM1801                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[32]_OTERM1763                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[32]_OTERM1799                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[33]_OTERM1761                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[33]_OTERM1797                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[34]_OTERM1759                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[34]_OTERM1795                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[35]_OTERM1793                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[35]_OTERM1841                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[35]~58_RTM01843                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[36]_OTERM1829                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[37]_OTERM1831                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[38]_OTERM1833                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[39]_OTERM1835                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[40]_OTERM1837                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[41]_OTERM1757                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Imult[41]_OTERM1839                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[18]_OTERM2495                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[18]_OTERM2537                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[19]_OTERM2493                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[19]_OTERM2535                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[20]_OTERM2491                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[20]_OTERM2533                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[21]_OTERM2489                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[21]_OTERM2531                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[22]_OTERM2487                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[22]_OTERM2529                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[23]_OTERM2485                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[23]_OTERM2527                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[24]_OTERM2483                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[24]_OTERM2525                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[25]_OTERM2481                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[25]_OTERM2523                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[26]_OTERM2479                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[26]_OTERM2521                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[27]_OTERM2477                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[27]_OTERM2519                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[28]_OTERM2475                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[28]_OTERM2517                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[29]_OTERM2473                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[29]_OTERM2515                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[30]_OTERM2471                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[30]_OTERM2513                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[31]_OTERM2469                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[31]_OTERM2511                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[32]_OTERM2467                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[32]_OTERM2509                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[33]_OTERM2465                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[33]_OTERM2507                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[34]_OTERM2463                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[34]_OTERM2505                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[35]_OTERM2503                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[35]_OTERM2545                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[35]~59                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[35]~59_RTM02547                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[36]_OTERM2497                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[37]_OTERM2499                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[38]_OTERM2501                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[39]_OTERM2539                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[40]_OTERM2541                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[41]_OTERM2461                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Rmult[41]_OTERM2543                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02546                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02546                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM01842                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM01842                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[0]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[1]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[2]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[3]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[4]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[5]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[6]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[7]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[8]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[9]                                                                                          ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[10]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[11]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[12]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[13]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[14]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[15]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[16]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_coef[17]                                                                                         ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst3|varcic:varcic_inst_I1|Add7~1                                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|varcic:varcic_inst_I1|out_data[0]~35                                                                                        ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|Add7~1                                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst3|varcic:varcic_inst_Q1|out_data[0]~35                                                                                        ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add33~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add77~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add88~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add99~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Add110~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z~251                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z~252                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z~285                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z~300                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|cordic:cordic_inst|Z~391                                                                                                    ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[18]_OTERM2231                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[18]_OTERM2267                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[19]_OTERM2229                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[19]_OTERM2265                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[20]_OTERM2227                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[20]_OTERM2263                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[21]_OTERM2225                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[21]_OTERM2261                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[22]_OTERM2223                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[22]_OTERM2259                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[23]_OTERM2221                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[23]_OTERM2257                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[24]_OTERM2219                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[24]_OTERM2255                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[25]_OTERM2217                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[25]_OTERM2253                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[26]_OTERM2215                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[26]_OTERM2251                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[27]_OTERM2213                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[27]_OTERM2249                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[28]_OTERM2211                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[28]_OTERM2247                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[29]_OTERM2209                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[29]_OTERM2245                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[30]_OTERM2207                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[30]_OTERM2243                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[31]_OTERM2205                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[31]_OTERM2241                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[32]_OTERM2203                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[32]_OTERM2239                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[33]_OTERM2201                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[33]_OTERM2237                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[34]_OTERM2199                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[34]_OTERM2235                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[35]_OTERM2233                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[35]_OTERM2281                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[35]~58_RTM02283                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[36]_OTERM2269                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[37]_OTERM2271                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[38]_OTERM2273                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[39]_OTERM2275                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[40]_OTERM2277                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[41]_OTERM2197                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Imult[41]_OTERM2279                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[18]_OTERM3023                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[18]_OTERM3059                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[19]_OTERM3021                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[19]_OTERM3057                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[20]_OTERM3019                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[20]_OTERM3055                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[21]_OTERM3017                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[21]_OTERM3053                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[22]_OTERM3015                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[22]_OTERM3051                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[23]_OTERM3013                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[23]_OTERM3049                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[24]_OTERM3011                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[24]_OTERM3047                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[25]_OTERM3009                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[25]_OTERM3045                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[26]_OTERM3007                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[26]_OTERM3043                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[27]_OTERM3005                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[27]_OTERM3041                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[28]_OTERM3003                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[28]_OTERM3039                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[29]_OTERM3001                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[29]_OTERM3037                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[30]_OTERM2999                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[30]_OTERM3035                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[31]_OTERM2997                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[31]_OTERM3033                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[32]_OTERM2995                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[32]_OTERM3031                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[33]_OTERM2993                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[33]_OTERM3029                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[34]_OTERM2991                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[34]_OTERM3027                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[35]_OTERM3025                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[35]_OTERM3073                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[35]~58_RTM03075                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[36]_OTERM3061                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[37]_OTERM3063                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[38]_OTERM3065                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[39]_OTERM3067                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[40]_OTERM3069                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[41]_OTERM2989                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Rmult[41]_OTERM3071                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM03074                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM03074                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02282                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02282                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[18]_OTERM2319                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[18]_OTERM2355                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[19]_OTERM2317                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[19]_OTERM2353                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[20]_OTERM2315                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[20]_OTERM2351                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[21]_OTERM2313                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[21]_OTERM2349                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[22]_OTERM2311                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[22]_OTERM2347                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[23]_OTERM2309                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[23]_OTERM2345                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[24]_OTERM2307                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[24]_OTERM2343                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[25]_OTERM2305                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[25]_OTERM2341                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[26]_OTERM2303                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[26]_OTERM2339                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[27]_OTERM2301                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[27]_OTERM2337                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[28]_OTERM2299                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[28]_OTERM2335                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[29]_OTERM2297                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[29]_OTERM2333                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[30]_OTERM2295                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[30]_OTERM2331                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[31]_OTERM2293                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[31]_OTERM2329                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[32]_OTERM2291                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[32]_OTERM2327                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[33]_OTERM2289                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[33]_OTERM2325                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[34]_OTERM2287                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[34]_OTERM2323                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[35]_OTERM2321                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[35]_OTERM2369                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[35]~58_RTM02371                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[36]_OTERM2357                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[37]_OTERM2359                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[38]_OTERM2361                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[39]_OTERM2363                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[40]_OTERM2365                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[41]_OTERM2285                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Imult[41]_OTERM2367                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[18]_OTERM2935                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[18]_OTERM2971                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[19]_OTERM2933                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[19]_OTERM2969                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[20]_OTERM2931                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[20]_OTERM2967                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[21]_OTERM2929                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[21]_OTERM2965                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[22]_OTERM2927                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[22]_OTERM2963                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[23]_OTERM2925                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[23]_OTERM2961                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[24]_OTERM2923                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[24]_OTERM2959                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[25]_OTERM2921                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[25]_OTERM2957                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[26]_OTERM2919                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[26]_OTERM2955                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[27]_OTERM2917                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[27]_OTERM2953                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[28]_OTERM2915                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[28]_OTERM2951                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[29]_OTERM2913                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[29]_OTERM2949                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[30]_OTERM2911                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[30]_OTERM2947                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[31]_OTERM2909                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[31]_OTERM2945                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[32]_OTERM2907                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[32]_OTERM2943                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[33]_OTERM2905                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[33]_OTERM2941                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[34]_OTERM2903                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[34]_OTERM2939                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[35]_OTERM2937                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[35]_OTERM2985                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[35]~58_RTM02987                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[36]_OTERM2973                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[37]_OTERM2975                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[38]_OTERM2977                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[39]_OTERM2979                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[40]_OTERM2981                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[41]_OTERM2901                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Rmult[41]_OTERM2983                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02986                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02986                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02370                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02370                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[18]_OTERM2055                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[18]_OTERM2091                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[19]_OTERM2053                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[19]_OTERM2089                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[20]_OTERM2051                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[20]_OTERM2087                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[21]_OTERM2049                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[21]_OTERM2085                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[22]_OTERM2047                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[22]_OTERM2083                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[23]_OTERM2045                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[23]_OTERM2081                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[24]_OTERM2043                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[24]_OTERM2079                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[25]_OTERM2041                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[25]_OTERM2077                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[26]_OTERM2039                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[26]_OTERM2075                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[27]_OTERM2037                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[27]_OTERM2073                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[28]_OTERM2035                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[28]_OTERM2071                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[29]_OTERM2033                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[29]_OTERM2069                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[30]_OTERM2031                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[30]_OTERM2067                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[31]_OTERM2029                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[31]_OTERM2065                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[32]_OTERM2027                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[32]_OTERM2063                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[33]_OTERM2025                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[33]_OTERM2061                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[34]_OTERM2023                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[34]_OTERM2059                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[35]_OTERM2057                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[35]_OTERM2105                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[35]~58_RTM02107                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[36]_OTERM2093                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[37]_OTERM2095                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[38]_OTERM2097                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[39]_OTERM2099                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[40]_OTERM2101                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[41]_OTERM2021                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Imult[41]_OTERM2103                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[18]_OTERM2759                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[18]_OTERM2795                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[19]_OTERM2757                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[19]_OTERM2793                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[20]_OTERM2755                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[20]_OTERM2791                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[21]_OTERM2753                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[21]_OTERM2789                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[22]_OTERM2751                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[22]_OTERM2787                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[23]_OTERM2749                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[23]_OTERM2785                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[24]_OTERM2747                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[24]_OTERM2783                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[25]_OTERM2745                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[25]_OTERM2781                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[26]_OTERM2743                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[26]_OTERM2779                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[27]_OTERM2741                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[27]_OTERM2777                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[28]_OTERM2739                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[28]_OTERM2775                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[29]_OTERM2737                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[29]_OTERM2773                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[30]_OTERM2735                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[30]_OTERM2771                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[31]_OTERM2733                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[31]_OTERM2769                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[32]_OTERM2731                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[32]_OTERM2767                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[33]_OTERM2729                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[33]_OTERM2765                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[34]_OTERM2727                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[34]_OTERM2763                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[35]_OTERM2761                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[35]_OTERM2809                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[35]~58_RTM02811                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[36]_OTERM2797                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[37]_OTERM2799                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[38]_OTERM2801                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[39]_OTERM2803                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[40]_OTERM2805                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[41]_OTERM2725                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Rmult[41]_OTERM2807                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02810                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02810                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02106                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02106                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[18]_OTERM2143                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[18]_OTERM2179                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[19]_OTERM2141                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[19]_OTERM2177                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[20]_OTERM2139                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[20]_OTERM2175                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[21]_OTERM2137                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[21]_OTERM2173                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[22]_OTERM2135                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[22]_OTERM2171                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[23]_OTERM2133                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[23]_OTERM2169                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[24]_OTERM2131                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[24]_OTERM2167                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[25]_OTERM2129                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[25]_OTERM2165                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[26]_OTERM2127                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[26]_OTERM2163                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[27]_OTERM2125                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[27]_OTERM2161                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[28]_OTERM2123                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[28]_OTERM2159                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[29]_OTERM2121                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[29]_OTERM2157                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[30]_OTERM2119                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[30]_OTERM2155                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[31]_OTERM2117                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[31]_OTERM2153                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[32]_OTERM2115                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[32]_OTERM2151                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[33]_OTERM2113                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[33]_OTERM2149                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[34]_OTERM2111                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[34]_OTERM2147                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[35]_OTERM2145                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[35]_OTERM2193                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[35]~58_RTM02195                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[36]_OTERM2181                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[37]_OTERM2183                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[38]_OTERM2185                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[39]_OTERM2187                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[40]_OTERM2189                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[41]_OTERM2109                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Imult[41]_OTERM2191                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[18]_OTERM2847                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[18]_OTERM2883                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[19]_OTERM2845                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[19]_OTERM2881                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[20]_OTERM2843                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[20]_OTERM2879                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[21]_OTERM2841                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[21]_OTERM2877                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[22]_OTERM2839                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[22]_OTERM2875                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[23]_OTERM2837                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[23]_OTERM2873                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[24]_OTERM2835                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[24]_OTERM2871                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[25]_OTERM2833                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[25]_OTERM2869                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[26]_OTERM2831                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[26]_OTERM2867                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[27]_OTERM2829                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[27]_OTERM2865                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[28]_OTERM2827                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[28]_OTERM2863                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[29]_OTERM2825                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[29]_OTERM2861                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[30]_OTERM2823                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[30]_OTERM2859                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[31]_OTERM2821                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[31]_OTERM2857                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[32]_OTERM2819                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[32]_OTERM2855                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[33]_OTERM2817                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[33]_OTERM2853                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[34]_OTERM2815                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[34]_OTERM2851                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[35]_OTERM2849                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[35]_OTERM2897                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[35]~58                                                                                         ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[35]~58_RTM02899                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[36]_OTERM2885                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[37]_OTERM2887                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[38]_OTERM2889                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[39]_OTERM2891                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[40]_OTERM2893                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[41]_OTERM2813                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Rmult[41]_OTERM2895                                                                                  ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02898                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~0_RTM02898                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02194                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~0_RTM02194                                     ; Retimed Register ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|add9_result[0]~1                                              ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3                                                     ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                                                      ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[0]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[1]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[2]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[3]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[4]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[5]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[6]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[7]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[8]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[9]                                                                                             ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[10]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[11]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[12]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[13]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[14]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[15]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[16]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[17]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[18]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[19]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[20]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[21]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[22]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[23]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[24]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[25]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[26]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[27]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[28]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[29]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[30]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[31]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[32]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[33]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[34]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[35]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[36]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[37]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[38]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[39]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[40]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[41]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[42]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[43]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[44]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[45]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[46]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|reg_q[47]                                                                                            ; Deleted          ; Timing optimization ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|Add7~1                                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[0]~35                                                                                        ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|Add7~1                                                                                                ; Modified         ; Timing optimization ;
; receiver2:receiver_inst4|varcic:varcic_inst_Q1|out_data[0]~35                                                                                        ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add0~34                                                                                                   ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add3~16                                                                                                   ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add18~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add33~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add77~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add88~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add99~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Add110~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|X[1][5]~1164                                                                                              ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Y~1158                                                                                                    ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Z~251                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Z~252                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Z~285                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Z~300                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|Z~391                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[0]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[0]_OTERM4215                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[0]_OTERM4305                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[1]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[1]_OTERM4217                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[1]_OTERM4303                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[2]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[2]_OTERM4219                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[2]_OTERM4301                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[3]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[3]_OTERM4221                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[3]_OTERM4299                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[4]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[4]_OTERM4223                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[4]_OTERM4297                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[5]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[5]_OTERM4225                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[5]_OTERM4295                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[6]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[6]_OTERM4227                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[6]_OTERM4293                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[7]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[7]_OTERM4229                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[7]_OTERM4291                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[8]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[8]_OTERM4231                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[8]_OTERM4289                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[9]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[9]_OTERM4233                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[9]_OTERM4287                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[10]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[10]_OTERM4235                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[10]_OTERM4285                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[11]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[11]_OTERM4237                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[12]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[12]_OTERM4239                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[13]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[13]_OTERM4241                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[14]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[14]_OTERM4243                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[15]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[15]_OTERM4245                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[16]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[16]_OTERM4247                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[17]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[17]_OTERM4249                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[18]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[18]_OTERM4251                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[19]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[19]_OTERM4253                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[20]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[20]_OTERM4255                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[21]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[21]_OTERM4257                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[22]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[22]_OTERM4259                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[23]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[23]_OTERM4261                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[24]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[24]_OTERM4263                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[25]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[25]_OTERM4265                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[26]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[26]_OTERM4267                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[27]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[27]_OTERM4269                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[28]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[28]_OTERM4271                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[29]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[29]_OTERM4273                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[29]_OTERM4279                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[30]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[30]_OTERM4275                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[30]_OTERM4283                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[31]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[31]_OTERM4277                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[31]_OTERM4281                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|Add7~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[0]~35                                                                                         ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|Add7~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[0]~35                                                                                         ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Add3~16                                                                                                   ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Add33~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Add77~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Add88~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Add99~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Add110~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|X[1][5]~1164                                                                                              ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Z~251                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Z~252                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Z~285                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Z~300                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|Z~391                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[0]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[0]_OTERM4057                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[0]_OTERM4059                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[1]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[1]_OTERM4055                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[1]_OTERM4061                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[2]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[2]_OTERM4053                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[2]_OTERM4063                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[3]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[3]_OTERM4051                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[3]_OTERM4065                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[4]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[4]_OTERM4049                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[4]_OTERM4067                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[5]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[5]_OTERM4047                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[5]_OTERM4069                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[6]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[6]_OTERM4045                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[6]_OTERM4071                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[7]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[7]_OTERM4043                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[7]_OTERM4073                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[8]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[8]_OTERM4041                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[8]_OTERM4075                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[9]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[9]_OTERM4039                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[9]_OTERM4077                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[10]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[10]_OTERM4037                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[10]_OTERM4079                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[11]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[11]_OTERM4081                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[12]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[12]_OTERM4083                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[13]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[13]_OTERM4085                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[14]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[14]_OTERM4087                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[15]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[15]_OTERM4089                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[16]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[16]_OTERM4091                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[17]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[17]_OTERM4093                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[18]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[18]_OTERM4095                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[19]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[19]_OTERM4097                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[20]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[20]_OTERM4099                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[21]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[21]_OTERM4101                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[22]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[22]_OTERM4103                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[23]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[23]_OTERM4105                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[24]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[24]_OTERM4107                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[25]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[25]_OTERM4109                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[26]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[26]_OTERM4111                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[27]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[27]_OTERM4113                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[28]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[28]_OTERM4115                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[29]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[29]_OTERM4031                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[29]_OTERM4117                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[30]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[30]_OTERM4035                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[30]_OTERM4119                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[31]_OTERM4033                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[31]_OTERM4121                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|Add7~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[0]~35                                                                                         ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|Add7~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver:receiver_inst1|varcic:varcic_inst_Q1|out_data[0]~35                                                                                         ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Add33~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Add77~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Add88~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Add99~1                                                                                                   ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Add110~1                                                                                                  ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Z~251                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Z~252                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Z~285                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Z~300                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|Z~391                                                                                                     ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[0]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[0]_OTERM3965                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[0]_OTERM3967                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[1]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[1]_OTERM3963                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[1]_OTERM3969                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[2]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[2]_OTERM3961                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[2]_OTERM3971                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[3]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[3]_OTERM3959                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[3]_OTERM3973                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[4]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[4]_OTERM3957                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[4]_OTERM3975                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[5]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[5]_OTERM3955                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[5]_OTERM3977                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[6]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[6]_OTERM3953                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[6]_OTERM3979                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[7]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[7]_OTERM3951                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[7]_OTERM3981                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[8]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[8]_OTERM3949                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[8]_OTERM3983                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[9]                                                                                                  ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[9]_OTERM3947                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[9]_OTERM3985                                                                                        ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[10]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[10]_OTERM3945                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[10]_OTERM3987                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[11]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[11]_OTERM3989                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[12]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[12]_OTERM3991                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[13]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[13]_OTERM3993                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[14]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[14]_OTERM3995                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[15]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[15]_OTERM3997                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[16]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[16]_OTERM3999                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[17]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[17]_OTERM4001                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[18]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[18]_OTERM4003                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[19]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[19]_OTERM4005                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[20]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[20]_OTERM4007                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[21]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[21]_OTERM4009                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[22]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[22]_OTERM4011                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[23]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[23]_OTERM4013                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[24]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[24]_OTERM4015                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[25]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[25]_OTERM4017                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[26]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[26]_OTERM4019                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[27]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[27]_OTERM4021                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[28]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[28]_OTERM4023                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[29]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[29]_OTERM3939                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[29]_OTERM4025                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[30]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[30]_OTERM3941                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[30]_OTERM4027                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[31]                                                                                                 ; Deleted          ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[31]_OTERM3943                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|cordic:cordic_inst|phase[31]_OTERM4029                                                                                       ; Retimed Register ; Timing optimization ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|Add7~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|varcic:varcic_inst_I1|out_data[0]~35                                                                                         ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|Add7~1                                                                                                 ; Modified         ; Timing optimization ;
; receiver:receiver_inst2|varcic:varcic_inst_Q1|out_data[0]~35                                                                                         ; Modified         ; Timing optimization ;
; select_frequency[0]~29                                                                                                                               ; Modified         ; Timing optimization ;
; sp_rcv_ctrl:SPC|state~5                                                                                                                              ; Deleted          ; Timing optimization ;
; sp_rcv_ctrl:SPC|state~6                                                                                                                              ; Deleted          ; Timing optimization ;
; sp_rcv_ctrl:SPC|state~7                                                                                                                              ; Modified         ; Timing optimization ;
; sp_rcv_ctrl:SPC|state~7_RESYN5672_BDD5673                                                                                                            ; Created          ; Timing optimization ;
; sp_rcv_ctrl:SPC|state~7_RESYN5674_BDD5675                                                                                                            ; Created          ; Timing optimization ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+----------------------------------------------------+
; Registers Added for RAM Pass-Through Logic         ;
+-------------------------------+--------------------+
; Register Name                 ; RAM Name           ;
+-------------------------------+--------------------+
; FIFO:RXF|mem_rtl_0_bypass[0]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[1]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[2]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[3]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[4]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[5]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[6]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[7]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[8]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[9]  ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[10] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[11] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[12] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[13] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[14] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[15] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[16] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[17] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[18] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[19] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[20] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[21] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[22] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[23] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[24] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[25] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[26] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[27] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[28] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[29] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[30] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[31] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[32] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[33] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[34] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[35] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[36] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[37] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[38] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[39] ; FIFO:RXF|mem_rtl_0 ;
; FIFO:RXF|mem_rtl_0_bypass[40] ; FIFO:RXF|mem_rtl_0 ;
+-------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|loop_cnt[1]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|pad_cnt[5]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|sync_TD[0]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|TLV320_SPI:TLV|load[0]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|Hermes_clk_lrclk_gen:clrgen|LRCLK_cnt[3]                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED1|counter[8]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED2|counter[8]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED3|counter[11]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED5|counter[23]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED6|counter[17]                                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Hermes|delay[19]                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED8|counter[23]                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED9|counter[2]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Led_flash:Flash_LED10|counter[22]                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Hermes|FIFO:RXF|inptr[0]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|IF_SYNC_frame_cnt[1]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|I2S_xmit:LR|bit_count[2]                                        ;
; 3:1                ; 138 bits  ; 276 LEs       ; 138 LEs              ; 138 LEs                ; Yes        ; |Hermes|cdc_mcp:MDC[2].IQ_sync|b_data[10]                               ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Hermes|cdc_mcp:MDC[4].IQ_sync|b_data[42]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Hermes|debounce:de_PTT|count[15]                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Hermes|temp_ADC[12]                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Hermes|debounce:de_dash|count[17]                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Hermes|debounce:de_dot|count[7]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Hermes|cpl_cordic:cordic_inst|Y[0][9]                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Hermes|cpl_cordic:cordic_inst|X[0][18]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|cordic:cordic_inst|X[0][15]             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|cordic:cordic_inst|X[0][7]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst2|cordic:cordic_inst|X[0][21]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst1|cordic:cordic_inst|X[0][15]             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst4|cordic:cordic_inst|X[0][9]             ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|Rmult[21]         ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|Imult[28]         ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:C|Raccum[19]        ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|Iaccum[14]        ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|Imult[20]         ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:F|Imult[31]         ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst2|firX8R8:fir2|fir256:G|Rmult[30]         ;
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[1]         ;
; 3:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |Hermes|receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Raccum[10]      ;
; 3:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Raccum[22]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[8]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[1]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|counter[6]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[0]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[1]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[1]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|counter[8]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[0]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|counter[4]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[7]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[7]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|counter[7]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[4]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|counter[7]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[1]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[2]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|read_address[5] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|read_address[4] ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Iaccum[19]      ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Raccum[0]       ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Raccum[17]      ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|Iaccum[14]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[4]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|raddr[7]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[7]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[7]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|raddr[4]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[2]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|raddr[1]        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Hermes|Apollo:Apollo_inst|timeoutCount[6]                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Hermes|FIFO:RXF|usedw[2]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|IF_chan[0]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Hermes|I2S_xmit:LR|data[9]                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|frame[0]                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Hermes|IF_Rout                                                         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Hermes|Alex_manual_LPF[4]                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Hermes|IF_Line_In_Gain[2]                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[0][25]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|wstate[0]                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|wstate[3]                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|wstate[3]                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|I2S_rcv:MIC|shift_cnt[1]                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_timer[0]                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|tx_addr[4]                             ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|Iacc[19]                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[5][3]                                              ;
; 4:1                ; 108 bits  ; 216 LEs       ; 108 LEs              ; 108 LEs                ; Yes        ; |Hermes|FirInterp8_1024:fi|Raccum[20]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|Hermes_ADC:ADC_SPI|bit_cnt[0]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Hermes|TLV320_SPI:TLV|bit_cnt[0]                                       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |Hermes|Attenuator:Attenuator_inst|bit_count[1]                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |Hermes|Tx_reset                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Hermes|C122_freq_max[21]                                               ;
; 5:1                ; 27 bits   ; 81 LEs        ; 81 LEs               ; 0 LEs                  ; Yes        ; |Hermes|C122_freq_min[27]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Hermes|HPF_select:Alex_HPF_select|HPF[0]                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[2][0]                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[3][25]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Hermes|SPI:Alex_SPI_Tx|data_count[4]                                   ;
; 8:1                ; 25 bits   ; 125 LEs       ; 25 LEs               ; 100 LEs                ; Yes        ; |Hermes|renew_timer[21]                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Hermes|IF_frequency[4][22]                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_write[43]                             ;
; 10:1               ; 31 bits   ; 186 LEs       ; 31 LEs               ; 155 LEs                ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_write[19]                             ;
; 32:1               ; 8 bits    ; 168 LEs       ; 8 LEs                ; 160 LEs                ; Yes        ; |Hermes|Apollo:Apollo_inst|resetCounter[0]                              ;
; 32:1               ; 4 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; Yes        ; |Hermes|Apollo:Apollo_inst|count[4]                                     ;
; 17:1               ; 14 bits   ; 154 LEs       ; 14 LEs               ; 140 LEs                ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|page[1]                            ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|byte_count[6]                      ;
; 7:1                ; 144 bits  ; 576 LEs       ; 144 LEs              ; 432 LEs                ; Yes        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|Racc[0]                    ;
; 32:1               ; 96 bits   ; 2016 LEs      ; 192 LEs              ; 1824 LEs               ; Yes        ; |Hermes|receiver2:receiver_inst4|firX4R4:fir2|Racc[0]                   ;
; 32:1               ; 180 bits  ; 3780 LEs      ; 720 LEs              ; 3060 LEs               ; Yes        ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|out_data[15]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Hermes|LPF_select:Alex_LPF_select|LPF[3]                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|read[2]                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Hermes|Attenuator:Attenuator_inst|state[3]                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 14 LEs               ; 8 LEs                  ; Yes        ; |Hermes|Attenuator:Attenuator_inst|state[2]                             ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|read_count[2]                                    ;
; 18:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|preamble2[0]                                     ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|temp_address[2]                                  ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_read[4]                               ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |Hermes|Led_control:Control_LED0|counter[21]                            ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; Yes        ; |Hermes|Led_control:Control_LED1|counter[12]                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Hermes|duplex                                                          ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|address[9]                         ;
; 11:1               ; 52 bits   ; 364 LEs       ; 52 LEs               ; 312 LEs                ; Yes        ; |Hermes|renew_counter[13]                                               ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Hermes|IF_frequency[1][21]                                             ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|mask[6]                                          ;
; 18:1               ; 32 bits   ; 384 LEs       ; 0 LEs                ; 384 LEs                ; Yes        ; |Hermes|Apollo:Apollo_inst|lastFrequency[28]                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Hermes|FirInterp8_1024:fi|caddr[3]                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Hermes|FirInterp8_1024:fi|raddr[5]                                     ;
; 6:1                ; 25 bits   ; 100 LEs       ; 25 LEs               ; 75 LEs                 ; Yes        ; |Hermes|DHCP:DHCP_inst|time_count[8]                                    ;
; 19:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|loop_count[3]                                    ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|address2[1]                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|skip[0]                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|sequence_number[3]                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|spec_seq_number[26]                          ;
; 20:1               ; 7 bits    ; 91 LEs        ; 7 LEs                ; 84 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|preamble[6]                                      ;
; 20:1               ; 3 bits    ; 39 LEs        ; 3 LEs                ; 36 LEs                 ; Yes        ; |Hermes|MDIO:MDIO_inst|address[0]                                       ;
; 20:1               ; 32 bits   ; 416 LEs       ; 32 LEs               ; 384 LEs                ; Yes        ; |Hermes|EEPROM:EEPROM_inst|This_IP[20]                                  ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|address[21]                        ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|EEPROM_write_enable[7]                       ;
; 31:1               ; 2 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Apollo:Apollo_inst|state[1]                                     ;
; 22:1               ; 6 bits    ; 84 LEs        ; 6 LEs                ; 78 LEs                 ; Yes        ; |Hermes|EEPROM:EEPROM_inst|shift_count[2]                               ;
; 9:1                ; 96 bits   ; 576 LEs       ; 96 LEs               ; 480 LEs                ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|PC_IP[30]                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|run                                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; Yes        ; |Hermes|ASMI_interface:ASMI_int_inst|state[2]                           ;
; 11:1               ; 11 bits   ; 77 LEs        ; 11 LEs               ; 66 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|data_count[4]                                ;
; 19:1               ; 15 bits   ; 180 LEs       ; 60 LEs               ; 120 LEs                ; Yes        ; |Hermes|Apollo:Apollo_inst|message[13]                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|left_shift[9]                                ;
; 20:1               ; 3 bits    ; 39 LEs        ; 15 LEs               ; 24 LEs                 ; Yes        ; |Hermes|Rx_MAC:Rx_MAC_inst|left_shift[7]                                ;
; 21:1               ; 9 bits    ; 126 LEs       ; 9 LEs                ; 117 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|zero_count[4]                                ;
; 37:1               ; 24 bits   ; 576 LEs       ; 0 LEs                ; 576 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|temp_CRC32[24]                               ;
; 40:1               ; 2 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[0]                                 ;
; 40:1               ; 3 bits    ; 78 LEs        ; 6 LEs                ; 72 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[2]                                 ;
; 44:1               ; 2 bits    ; 58 LEs        ; 8 LEs                ; 50 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[3]                                 ;
; 45:1               ; 2 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|rdaddress[6]                                 ;
; 1114:1             ; 4 bits    ; 2968 LEs      ; 1224 LEs             ; 1744 LEs               ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|Tx_data[6]                                   ;
; 1114:1             ; 2 bits    ; 1484 LEs      ; 618 LEs              ; 866 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|Tx_data[0]                                   ;
; 1114:1             ; 2 bits    ; 1484 LEs      ; 624 LEs              ; 860 LEs                ; Yes        ; |Hermes|Tx_MAC:Tx_MAC_inst|Tx_data[1]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|AD_state                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Hermes|C122_Alex_data[12]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|state_Tx                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|interframe                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|left_shift                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Hermes|This_IP[31]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Hermes|This_IP[11]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Hermes|EEPROM:EEPROM_inst|Mux0                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|ping_check_temp                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|ping_check_temp                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Hermes|FIFO:RXF|outptr                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Hermes|Apollo:Apollo_inst|timeoutCount                                 ;
; 32:1               ; 16 bits   ; 336 LEs       ; 320 LEs              ; 16 LEs                 ; No         ; |Hermes|Tx_MAC:Tx_MAC_inst|Mux4                                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|left_shift                                   ;
; 7:1                ; 144 bits  ; 576 LEs       ; 576 LEs              ; 0 LEs                  ; No         ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|Add3                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Hermes|Selector32                                                      ;
; 259:1              ; 7 bits    ; 1204 LEs      ; 56 LEs               ; 1148 LEs               ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                 ;
; 261:1              ; 2 bits    ; 348 LEs       ; 16 LEs               ; 332 LEs                ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                 ;
; 261:1              ; 2 bits    ; 348 LEs       ; 16 LEs               ; 332 LEs                ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_Rx_state                                 ;
; 3:1                ; 144 bits  ; 288 LEs       ; 0 LEs                ; 288 LEs                ; No         ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|Add3                       ;
; 91:1               ; 4 bits    ; 240 LEs       ; 92 LEs               ; 148 LEs                ; No         ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|Selector31                             ;
; 92:1               ; 5 bits    ; 305 LEs       ; 125 LEs              ; 180 LEs                ; No         ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC|Selector36                             ;
; 36:1               ; 5 bits    ; 120 LEs       ; 15 LEs               ; 105 LEs                ; No         ; |Hermes|Rx_MAC:Rx_MAC_inst|Selector262                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                         ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------+
; Assignment                            ; Value ; From ; To                                          ;
+---------------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                     ;
+---------------------------------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; parity1                                                                                                                                                        ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Hermes ;
+-----------------+----------+-------------------------------------------+
; Parameter Name  ; Value    ; Type                                      ;
+-----------------+----------+-------------------------------------------+
; M_TPD           ; 4        ; Signed Integer                            ;
; IF_TPD          ; 2        ; Signed Integer                            ;
; Hermes_serialno ; 00011011 ; Unsigned Binary                           ;
; IDLE            ; 00       ; Unsigned Binary                           ;
; ARP             ; 01       ; Unsigned Binary                           ;
; PING            ; 10       ; Unsigned Binary                           ;
; half_second     ; 10000000 ; Signed Integer                            ;
; clock_speed     ; 25000000 ; Signed Integer                            ;
+-----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:reset_C122 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SIZE           ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Hermes_clk_lrclk_gen:clrgen ;
+----------------+-----------+---------------------------------------------+
; Parameter Name ; Value     ; Type                                        ;
+----------------+-----------+---------------------------------------------+
; CLK_FREQ       ; 122880000 ; Signed Integer                              ;
+----------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_IF:PLL_IF_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_IF ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 8138                     ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 25                       ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 4096                     ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 10                       ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 64                       ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; PLL_IF_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_clocks:PLL_clocks_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION              ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_clocks ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 8000                         ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 10                           ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 5                            ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                  ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; PLL_clocks_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone III                  ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_kah1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_MAC:Tx_MAC_inst ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; HPSDR_frame    ; 00000001 ; Unsigned Binary                     ;
; HPSDR_IP_frame ; 00000011 ; Unsigned Binary                     ;
; Type_1         ; 11101111 ; Unsigned Binary                     ;
; Type_2         ; 11111110 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                               ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                            ;
; LPM_NUMWORDS             ; 16384       ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                            ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                     ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                     ;
; LPM_WIDTHU               ; 14          ; Signed Integer                                                                     ;
; LPM_WIDTHU_R             ; 13          ; Signed Integer                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                     ;
; CBXI_PARAMETER           ; dcfifo_nhk1 ; Untyped                                                                            ;
+--------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                              ;
+--------------------------+-------------+-------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                           ;
; LPM_NUMWORDS             ; 16384       ; Signed Integer                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                           ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                    ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                    ;
; LPM_WIDTHU               ; 14          ; Signed Integer                                                    ;
; LPM_WIDTHU_R             ; 15          ; Signed Integer                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                    ;
; CBXI_PARAMETER           ; dcfifo_atj1 ; Untyped                                                           ;
+--------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 8           ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                        ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_7gh1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                       ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                    ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                             ;
; CBXI_PARAMETER ; a_graycounter_cfg ; Untyped                                                                                                                                    ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                         ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                      ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                               ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                      ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_bfg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                             ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                             ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_und    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                                                      ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_kqi    ; Untyped                                                                                                                                      ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 258         ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_6ul  ; Untyped                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:LR ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; TPD            ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_rcv:MIC ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; BCNT           ; 2     ; Signed Integer                  ;
; DSTRB          ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_mic ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:freq5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:LR_audio ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SIZE           ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:rates ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIZE           ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:Tx_I ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE           ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:Tx_Q ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE           ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_CRLCLK ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SIZE           ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_m ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 48    ; Signed Integer                             ;
; TPD            ; 0.5   ; Signed Float                               ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|pulsegen:pls ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                            ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].IQ_sync|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                 ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                              ;
; DECIMATION     ; 8     ; Signed Integer                                              ;
; IN_WIDTH       ; 22    ; Signed Integer                                              ;
; ACC_WIDTH      ; 31    ; Signed Integer                                              ;
; OUT_WIDTH      ; 18    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                              ;
; DECIMATION     ; 8     ; Signed Integer                                              ;
; IN_WIDTH       ; 22    ; Signed Integer                                              ;
; ACC_WIDTH      ; 31    ; Signed Integer                                              ;
; OUT_WIDTH      ; 18    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                    ;
; IN_WIDTH       ; 18    ; Signed Integer                                                    ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                    ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                    ;
; IN_WIDTH       ; 18    ; Signed Integer                                                    ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                    ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; TAPS           ; 122   ; Signed Integer                                           ;
; ABITS          ; 24    ; Signed Integer                                           ;
; OBITS          ; 24    ; Signed Integer                                           ;
; NTAPS          ; 976   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8A.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_a991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8B.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_b991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8C.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_c991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8D.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_d991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8E.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8F.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_f991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8G.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_g991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8H.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                 ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                              ;
; DECIMATION     ; 8     ; Signed Integer                                              ;
; IN_WIDTH       ; 22    ; Signed Integer                                              ;
; ACC_WIDTH      ; 31    ; Signed Integer                                              ;
; OUT_WIDTH      ; 18    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                              ;
; DECIMATION     ; 8     ; Signed Integer                                              ;
; IN_WIDTH       ; 22    ; Signed Integer                                              ;
; ACC_WIDTH      ; 31    ; Signed Integer                                              ;
; OUT_WIDTH      ; 18    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                    ;
; IN_WIDTH       ; 18    ; Signed Integer                                                    ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                    ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                    ;
; IN_WIDTH       ; 18    ; Signed Integer                                                    ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                    ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; TAPS           ; 122   ; Signed Integer                                           ;
; ABITS          ; 24    ; Signed Integer                                           ;
; OBITS          ; 24    ; Signed Integer                                           ;
; NTAPS          ; 976   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8A.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_a991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8B.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_b991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8C.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_c991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8D.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_d991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8E.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8F.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_f991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8G.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_g991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8H.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cordic:cordic_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                 ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                              ;
; DECIMATION     ; 8     ; Signed Integer                                              ;
; IN_WIDTH       ; 22    ; Signed Integer                                              ;
; ACC_WIDTH      ; 31    ; Signed Integer                                              ;
; OUT_WIDTH      ; 18    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                              ;
; DECIMATION     ; 8     ; Signed Integer                                              ;
; IN_WIDTH       ; 22    ; Signed Integer                                              ;
; ACC_WIDTH      ; 31    ; Signed Integer                                              ;
; OUT_WIDTH      ; 18    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                    ;
; IN_WIDTH       ; 18    ; Signed Integer                                                    ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                    ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                    ;
; IN_WIDTH       ; 18    ; Signed Integer                                                    ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                    ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; TAPS           ; 122   ; Signed Integer                                           ;
; ABITS          ; 24    ; Signed Integer                                           ;
; OBITS          ; 24    ; Signed Integer                                           ;
; NTAPS          ; 976   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8A.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8A.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_a991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8B.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8B.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_b991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8C.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8C.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_c991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8D.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8D.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_d991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8E.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8E.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8F.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8F.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_f991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8G.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8G.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_g991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H ;
+----------------+-------------+-------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                        ;
+----------------+-------------+-------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                      ;
; ABITS          ; 24          ; Signed Integer                                              ;
; TAPS           ; 122         ; Signed Integer                                              ;
+----------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom ;
+----------------+-------------+-------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------+
; MifFile        ; coefL8H.mif ; String                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; coefL8H.mif          ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_h991      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; DECIMATION     ; 8     ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; ACC_WIDTH      ; 31    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; DECIMATION     ; 8     ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; ACC_WIDTH      ; 31    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                     ;
; IN_WIDTH       ; 18    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                     ;
; IN_WIDTH       ; 18    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; TAPS           ; 32    ; Signed Integer                                            ;
; ABITS          ; 24    ; Signed Integer                                            ;
; OBITS          ; 24    ; Signed Integer                                            ;
; NTAPS          ; 128   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefA.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefA.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefA.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefB.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefB.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefB.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_7491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefC.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefC.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefC.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_8491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefD.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefD.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefD.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; TAPS           ; 128   ; Signed Integer                                            ;
; ABITS          ; 24    ; Signed Integer                                            ;
; OBITS          ; 24    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefEa.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefEa.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefEa.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefEb.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefEb.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefEb.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_c791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefFa.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefFa.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefFa.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_d791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefFb.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefFb.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefFb.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; DECIMATION     ; 8     ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; ACC_WIDTH      ; 31    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; DECIMATION     ; 8     ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; ACC_WIDTH      ; 31    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                     ;
; IN_WIDTH       ; 18    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; STAGES         ; 5     ; Signed Integer                                                     ;
; IN_WIDTH       ; 18    ; Signed Integer                                                     ;
; ACC_WIDTH      ; 45    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 45    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; TAPS           ; 32    ; Signed Integer                                            ;
; ABITS          ; 24    ; Signed Integer                                            ;
; OBITS          ; 24    ; Signed Integer                                            ;
; NTAPS          ; 128   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefA.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefA.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefA.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefB.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefB.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefB.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_7491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefC.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefC.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefC.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_8491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; MifFile        ; coefD.mif ; String                                                          ;
; ABITS          ; 24        ; Signed Integer                                                  ;
; TAPS           ; 32        ; Signed Integer                                                  ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom ;
+----------------+-----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------+
; MifFile        ; coefD.mif ; String                                                                      ;
+----------------+-----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; coefD.mif            ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_9491      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_nhn1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; TAPS           ; 128   ; Signed Integer                                            ;
; ABITS          ; 24    ; Signed Integer                                            ;
; OBITS          ; 24    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefEa.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefEa.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefEa.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefEb.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefEb.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefEb.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_c791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefFa.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefFa.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefFa.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_d791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D ;
+----------------+------------+----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                           ;
+----------------+------------+----------------------------------------------------------------+
; MifFile        ; coefFb.mif ; String                                                         ;
; ABITS          ; 24         ; Signed Integer                                                 ;
; TAPS           ; 128        ; Signed Integer                                                 ;
+----------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma ;
+----------------+------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------+
; MifFile        ; coefFb.mif ; String                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; coefFb.mif           ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e791      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_thn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Apollo:Apollo_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ClockFrequency ; 30000 ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirInterp8_1024:fi ;
+----------------+-------------+----------------------------------+
; Parameter Name ; Value       ; Type                             ;
+----------------+-------------+----------------------------------+
; OBITS          ; 20          ; Signed Integer                   ;
; ABITS          ; 24          ; Signed Integer                   ;
; NTAPS          ; 10000000000 ; Unsigned Binary                  ;
; NTAPS_BITS     ; 10          ; Signed Integer                   ;
; rWait          ; 0           ; Signed Integer                   ;
; rAddr          ; 1           ; Signed Integer                   ;
; rAddrA         ; 2           ; Signed Integer                   ;
; rAddrB         ; 3           ; Signed Integer                   ;
; rRun           ; 4           ; Signed Integer                   ;
; rDone          ; 5           ; Signed Integer                   ;
; rEnd1          ; 6           ; Signed Integer                   ;
; rEnd2          ; 7           ; Signed Integer                   ;
; rEnd3          ; 8           ; Signed Integer                   ;
; rEnd4          ; 9           ; Signed Integer                   ;
+----------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 18                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; coefI8_1024.mif      ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_vh91      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Signed Integer                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_hhn1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CicInterpM5:in2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; RRRR           ; 320   ; Signed Integer                      ;
; IBITS          ; 20    ; Signed Integer                      ;
; OBITS          ; 16    ; Signed Integer                      ;
; GBITS          ; 34    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                             ;
; EXTRA_BITS     ; 5     ; Signed Integer                             ;
; OUT_WIDTH      ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Hermes_Tx_fifo_ctrl:TXFC ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; RX_FIFO_SZ     ; 4096  ; Signed Integer                               ;
; TX_FIFO_SZ     ; 1024  ; Signed Integer                               ;
; IF_TPD         ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                       ;
+--------------------------+-------------+----------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                    ;
; LPM_NUMWORDS             ; 1024        ; Signed Integer                                                             ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                    ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                             ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                             ;
; LPM_WIDTHU               ; 10          ; Signed Integer                                                             ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                             ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                    ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                    ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                             ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                  ; ON          ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                             ;
; CBXI_PARAMETER           ; dcfifo_a9l1 ; Untyped                                                                    ;
+--------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:RXF ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; SZ             ; 4096  ; Signed Integer               ;
; WD             ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_PTT ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dot ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 18    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_dash ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; counter_bits   ; 18    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C10_PLL:PLL2_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=C10_PLL ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 125                       ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; C10_PLL_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=C122_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 8138                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1536                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; C122_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone III                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED1 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FIFO:RXF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped            ;
; WIDTH_A                            ; 16                   ; Untyped            ;
; WIDTHAD_A                          ; 12                   ; Untyped            ;
; NUMWORDS_A                         ; 4096                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 16                   ; Untyped            ;
; WIDTHAD_B                          ; 12                   ; Untyped            ;
; NUMWORDS_B                         ; 4096                 ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_15h1      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 31          ; Untyped             ;
; LPM_WIDTHB                                     ; 24          ; Untyped             ;
; LPM_WIDTHP                                     ; 55          ; Untyped             ;
; LPM_WIDTHR                                     ; 55          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ift    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                           ;
+------------------------------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                        ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                        ;
; LATENCY                                        ; 0           ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                        ;
+------------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 24          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 42          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_s4t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                             ;
+------------------------------------------------+-------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHB                                     ; 18          ; Untyped                                          ;
; LPM_WIDTHP                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHR                                     ; 36          ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                          ;
; LATENCY                                        ; 0           ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                          ;
; USE_EAB                                        ; OFF         ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                          ;
+------------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FirInterp8_1024:fi|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18          ; Untyped             ;
; LPM_WIDTHB                                     ; 18          ; Untyped             ;
; LPM_WIDTHP                                     ; 36          ; Untyped             ;
; LPM_WIDTHR                                     ; 36          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FirInterp8_1024:fi|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18          ; Untyped             ;
; LPM_WIDTHB                                     ; 18          ; Untyped             ;
; LPM_WIDTHP                                     ; 36          ; Untyped             ;
; LPM_WIDTHR                                     ; 36          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_35t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 31          ; Untyped             ;
; LPM_WIDTHP                                     ; 63          ; Untyped             ;
; LPM_WIDTHR                                     ; 63          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 4                                                  ;
; Entity Instance               ; PLL_IF:PLL_IF_inst|altpll:altpll_component         ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                    ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; C10_PLL:PLL2_inst|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; C122_PLL:PLL_inst|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 2                                                                 ;
; Entity Instance            ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 8                                                                 ;
;     -- LPM_NUMWORDS        ; 32                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
; Entity Instance            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                  ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 8                                                                 ;
;     -- LPM_NUMWORDS        ; 1024                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                          ;
; Entity Instance            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3 ;
;     -- FIFO Type           ; Single Clock                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 258                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 83                                                                                            ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 48                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 48                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 18                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 36                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 36                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; FIFO:RXF|altsyncram:mem_rtl_0                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                            ;
;     -- NUMWORDS_B                         ; 4096                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                         ;
+---------------------------------------+----------------------------------------------------------------+
; Name                                  ; Value                                                          ;
+---------------------------------------+----------------------------------------------------------------+
; Number of entity instances            ; 89                                                             ;
; Entity Instance                       ; lpm_mult:Mult0                                                 ;
;     -- LPM_WIDTHA                     ; 31                                                             ;
;     -- LPM_WIDTHB                     ; 24                                                             ;
;     -- LPM_WIDTHP                     ; 55                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 42                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; lpm_mult:Mult6                                                 ;
;     -- LPM_WIDTHA                     ; 32                                                             ;
;     -- LPM_WIDTHB                     ; 31                                                             ;
;     -- LPM_WIDTHP                     ; 63                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; lpm_mult:Mult1                                                 ;
;     -- LPM_WIDTHA                     ; 32                                                             ;
;     -- LPM_WIDTHB                     ; 31                                                             ;
;     -- LPM_WIDTHP                     ; 63                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; FirInterp8_1024:fi|lpm_mult:Mult0                              ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; FirInterp8_1024:fi|lpm_mult:Mult1                              ;
;     -- LPM_WIDTHA                     ; 18                                                             ;
;     -- LPM_WIDTHB                     ; 18                                                             ;
;     -- LPM_WIDTHP                     ; 36                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                             ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; lpm_mult:Mult2                                                 ;
;     -- LPM_WIDTHA                     ; 32                                                             ;
;     -- LPM_WIDTHB                     ; 31                                                             ;
;     -- LPM_WIDTHP                     ; 63                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; lpm_mult:Mult3                                                 ;
;     -- LPM_WIDTHA                     ; 32                                                             ;
;     -- LPM_WIDTHB                     ; 31                                                             ;
;     -- LPM_WIDTHP                     ; 63                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; lpm_mult:Mult5                                                 ;
;     -- LPM_WIDTHA                     ; 32                                                             ;
;     -- LPM_WIDTHB                     ; 31                                                             ;
;     -- LPM_WIDTHP                     ; 63                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
; Entity Instance                       ; lpm_mult:Mult4                                                 ;
;     -- LPM_WIDTHA                     ; 32                                                             ;
;     -- LPM_WIDTHB                     ; 31                                                             ;
;     -- LPM_WIDTHP                     ; 63                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                            ;
;     -- USE_EAB                        ; OFF                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                             ;
+---------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED10"                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED9"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED8"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED6"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED5"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED3"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED2"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED1"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[20..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[14..13] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "C122_PLL:PLL_inst"       ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "C10_PLL:PLL2_inst"       ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "SPI:Alex_SPI_Tx"         ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; Alex_data[18..16] ; Input ; Info     ; Stuck at GND ;
; Alex_data[19]     ; Input ; Info     ; Stuck at VCC ;
; Alex_data[7]      ; Input ; Info     ; Stuck at GND ;
; Alex_data[0]      ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:RXF"                                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo:Tx_fifo_inst"                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Hermes_Tx_fifo_ctrl:TXFC"    ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; Penny_serialno        ; Input ; Info     ; Stuck at GND ;
; Merc_serialno         ; Input ; Info     ; Stuck at GND ;
; Hermes_serialno[4..3] ; Input ; Info     ; Stuck at VCC ;
; Hermes_serialno[1..0] ; Input ; Info     ; Stuck at VCC ;
; Hermes_serialno[7..5] ; Input ; Info     ; Stuck at GND ;
; Hermes_serialno[2]    ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpl_cordic:cordic_inst"                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_data_I     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "out_data_I[15..15]" have no fanouts ;
; out_data_I[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; out_data_Q     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "CicInterpM5:in2" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; clock_en ; Input ; Info     ; Stuck at VCC  ;
+----------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Apollo:Apollo_inst"                                                                                                                                                                                ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout[9..5]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; timeout[15..10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; timeout[2..0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; timeout[4]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; timeout[3]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Filter               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ApolloStatusLine     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ApolloStatusLine[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; statusAvailable      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; status               ; Output ; Warning  ; Output or bidir port (88 bits) is wider than the port expression (1 bits) it drives; bit(s) "status[87..1]" have no fanouts                                                        ;
; status               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; ApolloEnable         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "receiver2:receiver_inst4"      ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; test_strobe3 ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver2:receiver_inst3|varcic:varcic_inst_Q1" ;
+------------+--------+----------+-------------------------------------------+
; Port       ; Type   ; Severity ; Details                                   ;
+------------+--------+----------+-------------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                    ;
+------------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "receiver2:receiver_inst3|cic:cic_inst_Q2" ;
+------------+--------+----------+-------------------------------------+
; Port       ; Type   ; Severity ; Details                             ;
+------------+--------+----------+-------------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                        ;
; out_strobe ; Output ; Info     ; Explicitly unconnected              ;
+------------+--------+----------+-------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "receiver2:receiver_inst3|cic:cic_inst_I2" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                          ;
+-----------+-------+----------+---------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "receiver2:receiver_inst3"      ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; test_strobe3 ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst2"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; test_strobe3 ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst1"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; test_strobe3 ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst0|firX8R8:fir2"                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; y_real[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_imag[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst0|varcic:varcic_inst_Q1" ;
+------------+--------+----------+------------------------------------------+
; Port       ; Type   ; Severity ; Details                                  ;
+------------+--------+----------+------------------------------------------+
; out_strobe ; Output ; Info     ; Explicitly unconnected                   ;
+------------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst"           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst0|cic:cic_inst_Q2" ;
+------------+--------+----------+------------------------------------+
; Port       ; Type   ; Severity ; Details                            ;
+------------+--------+----------+------------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                       ;
; out_strobe ; Output ; Info     ; Explicitly unconnected             ;
+------------+--------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst"                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_data[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst0|cic:cic_inst_I2" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                         ;
+-----------+-------+----------+--------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "receiver:receiver_inst0"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; test_strobe3 ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[4].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[3].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[2].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[1].IQ_sync"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_rcv:MIC"                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xData[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; xlrclk       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBrise       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBfall       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRrise      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRfall      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_xmit:LR"                                                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xmit_rdy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; xmit_ack ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sector_protect     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sector_protect[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bulk_erase         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rden               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; read               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; read_sid           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data_valid         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; dataout            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; epcs_id            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_erase      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_write      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"                                                                                                                                                            ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_blocks ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_fifo:SPF"                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PHY_Rx_fifo:PHY_Rx_fifo_inst"                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_MAC:Tx_MAC_inst"                                                                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LED                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DHCP_discover_sent      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DHCP_request_sent       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; speed_100T              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; printf                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Hermes_serialno[4..3]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; Hermes_serialno[1..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; Hermes_serialno[7..5]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; Hermes_serialno[2]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sp_fifo_rdused          ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; SIADDR                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DHCP_request_renew_sent ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sp_fifo_rdempty         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; aclr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_MAC:Rx_MAC_inst"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; PHY_100T_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_match     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDIO:MDIO_inst"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; read_reg_address     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; register_data[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[4]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; speed                ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_clocks:PLL_clocks_inst"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                              ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Hermes_clk_lrclk_gen:clrgen"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:46     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Apr 07 19:08:33 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Hermes -c Hermes
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/cicinterpm5.v
    Info (12023): Found entity 1: CicInterpM5
Info (12021): Found 1 design units, including 1 entities, in source file receiver2.v
    Info (12023): Found entity 1: receiver2
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromi_1024.v
    Info (12023): Found entity 1: firromI_1024
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firram36i_1024.v
    Info (12023): Found entity 1: firram36I_1024
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firinterp8_1024.v
    Info (12023): Found entity 1: FirInterp8_1024
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firram48.v
    Info (12023): Found entity 1: firram48
Info (12021): Found 2 design units, including 2 entities, in source file polyphase_fir/firx4r4.v
    Info (12023): Found entity 1: firX4R4
    Info (12023): Found entity 2: fir256a
Info (12021): Found 2 design units, including 2 entities, in source file polyphase_fir/firx2r2.v
    Info (12023): Found entity 1: firX2R2
    Info (12023): Found entity 2: fir256d
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromh.v
    Info (12023): Found entity 1: firromH
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firram36.v
    Info (12023): Found entity 1: firram36
Info (12021): Found 2 design units, including 2 entities, in source file polyphase_fir/firfilt.v
    Info (12023): Found entity 1: firX8R8
    Info (12023): Found entity 2: fir256
Info (12021): Found 1 design units, including 1 entities, in source file phy_fifo.v
    Info (12023): Found entity 1: PHY_fifo
Info (12021): Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v
    Info (12023): Found entity 1: sp_rcv_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file attenuator.v
    Info (12023): Found entity 1: Attenuator
Info (12021): Found 1 design units, including 1 entities, in source file crc32.v
    Info (12023): Found entity 1: CRC32
Info (12021): Found 2 design units, including 2 entities, in source file asmi.v
    Info (12023): Found entity 1: ASMI_altasmi_parallel_cv82
    Info (12023): Found entity 2: ASMI
Info (12021): Found 1 design units, including 1 entities, in source file phy_rx_fifo.v
    Info (12023): Found entity 1: PHY_Rx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file led_control.v
    Info (12023): Found entity 1: Led_control
Info (12021): Found 1 design units, including 1 entities, in source file led_flash.v
    Info (12023): Found entity 1: Led_flash
Info (12021): Found 1 design units, including 1 entities, in source file mdio.v
    Info (12023): Found entity 1: MDIO
Info (12021): Found 1 design units, including 1 entities, in source file rx_mac.v
    Info (12023): Found entity 1: Rx_MAC
Info (12021): Found 1 design units, including 1 entities, in source file tx_mac.v
    Info (12023): Found entity 1: Tx_MAC
Info (12021): Found 1 design units, including 1 entities, in source file asmi_interface.v
    Info (12023): Found entity 1: ASMI_interface
Info (12021): Found 1 design units, including 1 entities, in source file dhcp.v
    Info (12023): Found entity 1: DHCP
Info (12021): Found 1 design units, including 1 entities, in source file eeprom.v
    Info (12023): Found entity 1: EEPROM
Info (12021): Found 1 design units, including 1 entities, in source file epcs_fifo.v
    Info (12023): Found entity 1: EPCS_fifo
Info (12021): Found 1 design units, including 1 entities, in source file pll_clocks.v
    Info (12023): Found entity 1: PLL_clocks
Info (12021): Found 1 design units, including 1 entities, in source file tx_fifo.v
    Info (12023): Found entity 1: Tx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file varcic.v
    Info (12023): Found entity 1: varcic
Info (12021): Found 1 design units, including 1 entities, in source file apollo.v
    Info (12023): Found entity 1: Apollo
Info (12021): Found 1 design units, including 1 entities, in source file c10_pll.v
    Info (12023): Found entity 1: C10_PLL
Info (12021): Found 1 design units, including 1 entities, in source file c122_pll.v
    Info (12023): Found entity 1: C122_PLL
Info (12021): Found 1 design units, including 1 entities, in source file cdc_mcp.v
    Info (12023): Found entity 1: cdc_mcp
Info (12021): Found 1 design units, including 1 entities, in source file cdc_sync.v
    Info (12023): Found entity 1: cdc_sync
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: cic
Info (12021): Found 1 design units, including 1 entities, in source file cic_comb.v
    Info (12023): Found entity 1: cic_comb
Info (12021): Found 1 design units, including 1 entities, in source file cic_integrator.v
    Info (12023): Found entity 1: cic_integrator
Info (12021): Found 1 design units, including 1 entities, in source file cicint.v
    Info (12023): Found entity 1: cicint
Info (12021): Found 1 design units, including 1 entities, in source file clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file cordic.v
    Info (12023): Found entity 1: cordic
Info (12021): Found 1 design units, including 1 entities, in source file cpl_cordic.v
    Info (12023): Found entity 1: cpl_cordic
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file hermes.v
    Info (12023): Found entity 1: Hermes
Info (12021): Found 1 design units, including 1 entities, in source file hermes_adc.v
    Info (12023): Found entity 1: Hermes_ADC
Info (12021): Found 1 design units, including 1 entities, in source file hermes_clk_lrclk_gen.v
    Info (12023): Found entity 1: Hermes_clk_lrclk_gen
Info (12021): Found 1 design units, including 1 entities, in source file hermes_tx_fifo_ctrl.v
    Info (12023): Found entity 1: Hermes_Tx_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file hpf_select.v
    Info (12023): Found entity 1: HPF_select
Info (12021): Found 1 design units, including 1 entities, in source file i2s_rcv.v
    Info (12023): Found entity 1: I2S_rcv
Info (12021): Found 1 design units, including 1 entities, in source file i2s_xmit.v
    Info (12023): Found entity 1: I2S_xmit
Info (12021): Found 1 design units, including 1 entities, in source file lpf_select.v
    Info (12023): Found entity 1: LPF_select
Info (12021): Found 1 design units, including 1 entities, in source file phase_accumulator.v
    Info (12023): Found entity 1: phase_accumulator
Info (12021): Found 1 design units, including 1 entities, in source file pulsegen.v
    Info (12023): Found entity 1: pulsegen
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: receiver
Info (12021): Found 1 design units, including 1 entities, in source file spi.v
    Info (12023): Found entity 1: SPI
Info (12021): Found 1 design units, including 1 entities, in source file tlv320_spi.v
    Info (12023): Found entity 1: TLV320_SPI
Info (12021): Found 2 design units, including 1 entities, in source file pll_if.vhd
    Info (12022): Found design unit 1: pll_if-SYN
    Info (12023): Found entity 1: PLL_IF
Info (12021): Found 1 design units, including 1 entities, in source file sp_fifo.v
    Info (12023): Found entity 1: SP_fifo
Warning (10236): Verilog HDL Implicit Net warning at Hermes.v(1440): created implicit net for "ApolloStatusAvailable"
Warning (10236): Verilog HDL Implicit Net warning at Hermes.v(1441): created implicit net for "ApolloStatusBytes"
Warning (10236): Verilog HDL Implicit Net warning at Hermes_Tx_fifo_ctrl.v(167): created implicit net for "Tx_IQ_mic_ack"
Info (12127): Elaborating entity "Hermes" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Hermes.v(1141): object "C122_cic_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Hermes.v(1142): object "C122_cic_q" assigned a value but never read
Warning (10858): Verilog HDL warning at Hermes.v(1143): object C122_ce_out_i used but never assigned
Warning (10858): Verilog HDL warning at Hermes.v(1144): object C122_ce_out_q used but never assigned
Warning (10858): Verilog HDL warning at Hermes.v(1407): object ApolloEnable used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Hermes.v(1420): object "IF_Filter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Hermes.v(1921): object "IF_mode" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Hermes.v(1549): truncated value with size 32 to match size of target (16)
Warning (10030): Net "printf" at Hermes.v(643) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ApolloEnable" at Hermes.v(1407) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:reset_C122"
Info (12128): Elaborating entity "Hermes_clk_lrclk_gen" for hierarchy "Hermes_clk_lrclk_gen:clrgen"
Warning (10230): Verilog HDL assignment warning at Hermes_clk_lrclk_gen.v(91): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "PLL_IF" for hierarchy "PLL_IF:PLL_IF_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_IF:PLL_IF_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_IF:PLL_IF_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_IF:PLL_IF_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "64"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "4096"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8138"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_IF"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_if_altpll.v
    Info (12023): Found entity 1: PLL_IF_altpll
Info (12128): Elaborating entity "PLL_IF_altpll" for hierarchy "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated"
Info (12128): Elaborating entity "PLL_clocks" for hierarchy "PLL_clocks:PLL_clocks_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_clocks:PLL_clocks_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL_clocks:PLL_clocks_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL_clocks:PLL_clocks_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_clocks"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clocks_altpll.v
    Info (12023): Found entity 1: PLL_clocks_altpll
Info (12128): Elaborating entity "PLL_clocks_altpll" for hierarchy "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated"
Info (12128): Elaborating entity "EEPROM" for hierarchy "EEPROM:EEPROM_inst"
Warning (10036): Verilog HDL or VHDL warning at EEPROM.v(152): object "delay" assigned a value but never read
Info (12128): Elaborating entity "MDIO" for hierarchy "MDIO:MDIO_inst"
Info (12128): Elaborating entity "DHCP" for hierarchy "DHCP:DHCP_inst"
Info (12128): Elaborating entity "TLV320_SPI" for hierarchy "TLV320_SPI:TLV"
Info (12128): Elaborating entity "Rx_MAC" for hierarchy "Rx_MAC:Rx_MAC_inst"
Info (12128): Elaborating entity "PHY_fifo" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kah1.tdf
    Info (12023): Found entity 1: dcfifo_kah1
Info (12128): Elaborating entity "dcfifo_kah1" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h47.tdf
    Info (12023): Found entity 1: a_graycounter_h47
Info (12128): Elaborating entity "a_graycounter_h47" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dic.tdf
    Info (12023): Found entity 1: a_graycounter_dic
Info (12128): Elaborating entity "a_graycounter_dic" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ff31.tdf
    Info (12023): Found entity 1: altsyncram_ff31
Info (12128): Elaborating entity "altsyncram_ff31" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_356.tdf
    Info (12023): Found entity 1: cmpr_356
Info (12128): Elaborating entity "cmpr_356" for hierarchy "Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp"
Info (12128): Elaborating entity "Tx_MAC" for hierarchy "Tx_MAC:Tx_MAC_inst"
Warning (10036): Verilog HDL or VHDL warning at Tx_MAC.v(220): object "IP_count" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(235): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(246): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(258): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(268): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(278): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Tx_MAC.v(289): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "CRC32" for hierarchy "Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst"
Info (12128): Elaborating entity "PHY_Rx_fifo" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "lpm_widthu_r" = "13"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nhk1.tdf
    Info (12023): Found entity 1: dcfifo_nhk1
Info (12128): Elaborating entity "dcfifo_nhk1" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_1hb.tdf
    Info (12023): Found entity 1: a_gray2bin_1hb
Info (12128): Elaborating entity "a_gray2bin_1hb" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_gray2bin_1hb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_067.tdf
    Info (12023): Found entity 1: a_graycounter_067
Info (12128): Elaborating entity "a_graycounter_067" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rjc.tdf
    Info (12023): Found entity 1: a_graycounter_rjc
Info (12128): Elaborating entity "a_graycounter_rjc" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tj31.tdf
    Info (12023): Found entity 1: altsyncram_tj31
Info (12128): Elaborating entity "altsyncram_tj31" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_177.tdf
    Info (12023): Found entity 1: decode_177
Info (12128): Elaborating entity "decode_177" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_038.tdf
    Info (12023): Found entity 1: mux_038
Info (12128): Elaborating entity "mux_038" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_se9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uld
Info (12128): Elaborating entity "alt_synch_pipe_uld" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|dffpipe_ue9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vld
Info (12128): Elaborating entity "alt_synch_pipe_vld" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_i66.tdf
    Info (12023): Found entity 1: cmpr_i66
Info (12128): Elaborating entity "cmpr_i66" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s2e.tdf
    Info (12023): Found entity 1: cntr_s2e
Info (12128): Elaborating entity "cntr_s2e" for hierarchy "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b"
Info (12128): Elaborating entity "SP_fifo" for hierarchy "SP_fifo:SPF"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "lpm_widthu_r" = "15"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_atj1.tdf
    Info (12023): Found entity 1: dcfifo_atj1
Info (12128): Elaborating entity "dcfifo_atj1" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_2hb.tdf
    Info (12023): Found entity 1: a_gray2bin_2hb
Info (12128): Elaborating entity "a_gray2bin_2hb" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_gray2bin_2hb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_167.tdf
    Info (12023): Found entity 1: a_graycounter_167
Info (12128): Elaborating entity "a_graycounter_167" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_tjc.tdf
    Info (12023): Found entity 1: a_graycounter_tjc
Info (12128): Elaborating entity "a_graycounter_tjc" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vj31.tdf
    Info (12023): Found entity 1: altsyncram_vj31
Info (12128): Elaborating entity "altsyncram_vj31" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_477.tdf
    Info (12023): Found entity 1: decode_477
Info (12128): Elaborating entity "decode_477" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_k18.tdf
    Info (12023): Found entity 1: mux_k18
Info (12128): Elaborating entity "mux_k18" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|mux_k18:mux13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0md
Info (12128): Elaborating entity "alt_synch_pipe_0md" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1md
Info (12128): Elaborating entity "alt_synch_pipe_1md" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_j66.tdf
    Info (12023): Found entity 1: cmpr_j66
Info (12128): Elaborating entity "cmpr_j66" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:rdempty_eq_comp"
Info (12128): Elaborating entity "sp_rcv_ctrl" for hierarchy "sp_rcv_ctrl:SPC"
Info (12128): Elaborating entity "EPCS_fifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7gh1.tdf
    Info (12023): Found entity 1: dcfifo_7gh1
Info (12128): Elaborating entity "dcfifo_7gh1" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7i31.tdf
    Info (12023): Found entity 1: altsyncram_7i31
Info (12128): Elaborating entity "altsyncram_7i31" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12128): Elaborating entity "ASMI_interface" for hierarchy "ASMI_interface:ASMI_int_inst"
Info (12128): Elaborating entity "ASMI" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"
Info (12128): Elaborating entity "ASMI_altasmi_parallel_cv82" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr" with the following parameter:
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cfg.tdf
    Info (12023): Found entity 1: a_graycounter_cfg
Info (12128): Elaborating entity "a_graycounter_cfg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated"
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr" with the following parameter:
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bfg.tdf
    Info (12023): Found entity 1: a_graycounter_bfg
Info (12128): Elaborating entity "a_graycounter_bfg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:spstage_cntr|a_graycounter_bfg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4" with the following parameter:
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_und.tdf
    Info (12023): Found entity 1: cmpr_und
Info (12128): Elaborating entity "cmpr_und" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kqi.tdf
    Info (12023): Found entity 1: cntr_kqi
Info (12128): Elaborating entity "cntr_kqi" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated"
Info (12128): Elaborating entity "scfifo" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3"
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3" with the following parameter:
    Info (12134): Parameter "lpm_numwords" = "258"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6ul.tdf
    Info (12023): Found entity 1: scfifo_6ul
Info (12128): Elaborating entity "scfifo_6ul" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1as.tdf
    Info (12023): Found entity 1: a_dpfifo_1as
Info (12128): Elaborating entity "a_dpfifo_1as" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf
    Info (12023): Found entity 1: a_fefifo_48e
Info (12128): Elaborating entity "a_fefifo_48e" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7n7.tdf
    Info (12023): Found entity 1: cntr_7n7
Info (12128): Elaborating entity "cntr_7n7" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_flt.tdf
    Info (12023): Found entity 1: dpram_flt
Info (12128): Elaborating entity "dpram_flt" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvj1.tdf
    Info (12023): Found entity 1: altsyncram_jvj1
Info (12128): Elaborating entity "altsyncram_jvj1" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rmb.tdf
    Info (12023): Found entity 1: cntr_rmb
Info (12128): Elaborating entity "cntr_rmb" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count"
Info (12128): Elaborating entity "I2S_xmit" for hierarchy "I2S_xmit:LR"
Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(106): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "I2S_rcv" for hierarchy "I2S_rcv:MIC"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:cdc_mic"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:freq0"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:rates"
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:cdc_CRLCLK"
Info (12128): Elaborating entity "pulsegen" for hierarchy "pulsegen:cdc_m"
Info (12128): Elaborating entity "cdc_mcp" for hierarchy "cdc_mcp:MDC[0].IQ_sync"
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:receiver_inst0"
Info (12128): Elaborating entity "cordic" for hierarchy "receiver:receiver_inst0|cordic:cordic_inst"
Info (12128): Elaborating entity "cic" for hierarchy "receiver:receiver_inst0|cic:cic_inst_I2"
Info (12128): Elaborating entity "cic_integrator" for hierarchy "receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst"
Info (12128): Elaborating entity "cic_comb" for hierarchy "receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst"
Info (12128): Elaborating entity "varcic" for hierarchy "receiver:receiver_inst0|varcic:varcic_inst_I1"
Info (12128): Elaborating entity "cic_integrator" for hierarchy "receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst"
Info (12128): Elaborating entity "cic_comb" for hierarchy "receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst"
Info (12128): Elaborating entity "firX8R8" for hierarchy "receiver:receiver_inst0|firX8R8:fir2"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:A"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8A.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a991.tdf
    Info (12023): Found entity 1: altsyncram_a991
Info (12128): Elaborating entity "altsyncram_a991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated"
Info (12128): Elaborating entity "firram36" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf
    Info (12023): Found entity 1: altsyncram_nhn1
Info (12128): Elaborating entity "altsyncram_nhn1" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:B"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8B.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b991.tdf
    Info (12023): Found entity 1: altsyncram_b991
Info (12128): Elaborating entity "altsyncram_b991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:C"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8C.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c991.tdf
    Info (12023): Found entity 1: altsyncram_c991
Info (12128): Elaborating entity "altsyncram_c991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:D"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8D.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d991.tdf
    Info (12023): Found entity 1: altsyncram_d991
Info (12128): Elaborating entity "altsyncram_d991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:E"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8E.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e991.tdf
    Info (12023): Found entity 1: altsyncram_e991
Info (12128): Elaborating entity "altsyncram_e991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:F"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8F.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f991.tdf
    Info (12023): Found entity 1: altsyncram_f991
Info (12128): Elaborating entity "altsyncram_f991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:G"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8G.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g991.tdf
    Info (12023): Found entity 1: altsyncram_g991
Info (12128): Elaborating entity "altsyncram_g991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated"
Info (12128): Elaborating entity "fir256" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:H"
Warning (10230): Verilog HDL assignment warning at firfilt.v(209): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefL8H.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h991.tdf
    Info (12023): Found entity 1: altsyncram_h991
Info (12128): Elaborating entity "altsyncram_h991" for hierarchy "receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated"
Info (12128): Elaborating entity "receiver2" for hierarchy "receiver2:receiver_inst3"
Info (12128): Elaborating entity "firX4R4" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2"
Info (12128): Elaborating entity "fir256a" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A"
Warning (10230): Verilog HDL assignment warning at firx4r4.v(178): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6491.tdf
    Info (12023): Found entity 1: altsyncram_6491
Info (12128): Elaborating entity "altsyncram_6491" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefA.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "fir256a" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B"
Warning (10230): Verilog HDL assignment warning at firx4r4.v(178): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefB.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7491.tdf
    Info (12023): Found entity 1: altsyncram_7491
Info (12128): Elaborating entity "altsyncram_7491" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefB.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "fir256a" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C"
Warning (10230): Verilog HDL assignment warning at firx4r4.v(178): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefC.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8491.tdf
    Info (12023): Found entity 1: altsyncram_8491
Info (12128): Elaborating entity "altsyncram_8491" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefC.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "fir256a" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D"
Warning (10230): Verilog HDL assignment warning at firx4r4.v(178): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefD.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9491.tdf
    Info (12023): Found entity 1: altsyncram_9491
Info (12128): Elaborating entity "altsyncram_9491" for hierarchy "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefD.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "firX2R2" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3"
Info (12128): Elaborating entity "fir256d" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A"
Warning (10230): Verilog HDL assignment warning at firx2r2.v(224): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefEa.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b791.tdf
    Info (12023): Found entity 1: altsyncram_b791
Info (12128): Elaborating entity "altsyncram_b791" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefEa.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "firram48" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_b" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_thn1.tdf
    Info (12023): Found entity 1: altsyncram_thn1
Info (12128): Elaborating entity "altsyncram_thn1" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated"
Info (12128): Elaborating entity "fir256d" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B"
Warning (10230): Verilog HDL assignment warning at firx2r2.v(224): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefEb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c791.tdf
    Info (12023): Found entity 1: altsyncram_c791
Info (12128): Elaborating entity "altsyncram_c791" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefEb.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "fir256d" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C"
Warning (10230): Verilog HDL assignment warning at firx2r2.v(224): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefFa.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d791.tdf
    Info (12023): Found entity 1: altsyncram_d791
Info (12128): Elaborating entity "altsyncram_d791" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefFa.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "fir256d" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D"
Warning (10230): Verilog HDL assignment warning at firx2r2.v(224): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "firromH" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma"
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefFb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e791.tdf
    Info (12023): Found entity 1: altsyncram_e791
Info (12128): Elaborating entity "altsyncram_e791" for hierarchy "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File "E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Polyphase_FIR/coefFb.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "Hermes_ADC" for hierarchy "Hermes_ADC:ADC_SPI"
Info (12128): Elaborating entity "Apollo" for hierarchy "Apollo:Apollo_inst"
Warning (10036): Verilog HDL or VHDL warning at Apollo.v(106): object "lastFilter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Apollo.v(107): object "lastTuner" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Apollo.v(108): object "lastTuneStart" assigned a value but never read
Warning (10034): Output port "status" at Apollo.v(88) has no driver
Warning (10034): Output port "statusAvailable" at Apollo.v(87) has no driver
Info (12128): Elaborating entity "FirInterp8_1024" for hierarchy "FirInterp8_1024:fi"
Warning (10230): Verilog HDL assignment warning at FirInterp8_1024.v(175): truncated value with size 11 to match size of target (10)
Info (12128): Elaborating entity "firromI_1024" for hierarchy "FirInterp8_1024:fi|firromI_1024:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "coefI8_1024.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vh91.tdf
    Info (12023): Found entity 1: altsyncram_vh91
Info (12128): Elaborating entity "altsyncram_vh91" for hierarchy "FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated"
Info (12128): Elaborating entity "firram36I_1024" for hierarchy "FirInterp8_1024:fi|firram36I_1024:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf
    Info (12023): Found entity 1: altsyncram_hhn1
Info (12128): Elaborating entity "altsyncram_hhn1" for hierarchy "FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated"
Info (12128): Elaborating entity "CicInterpM5" for hierarchy "CicInterpM5:in2"
Info (12128): Elaborating entity "cpl_cordic" for hierarchy "cpl_cordic:cordic_inst"
Info (12128): Elaborating entity "Hermes_Tx_fifo_ctrl" for hierarchy "Hermes_Tx_fifo_ctrl:TXFC"
Warning (10036): Verilog HDL or VHDL warning at Hermes_Tx_fifo_ctrl.v(167): object "Tx_IQ_mic_ack" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Hermes_Tx_fifo_ctrl.v(222): truncated value with size 9 to match size of target (8)
Info (12128): Elaborating entity "Tx_fifo" for hierarchy "Tx_fifo:Tx_fifo_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_a9l1.tdf
    Info (12023): Found entity 1: dcfifo_a9l1
Info (12128): Elaborating entity "dcfifo_a9l1" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nj31.tdf
    Info (12023): Found entity 1: altsyncram_nj31
Info (12128): Elaborating entity "altsyncram_nj31" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2md
Info (12128): Elaborating entity "alt_synch_pipe_2md" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf
    Info (12023): Found entity 1: dffpipe_4f9
Info (12128): Elaborating entity "dffpipe_4f9" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g66.tdf
    Info (12023): Found entity 1: cmpr_g66
Info (12128): Elaborating entity "cmpr_g66" for hierarchy "Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_g66:rdfull_eq_comp"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:RXF"
Info (12128): Elaborating entity "Attenuator" for hierarchy "Attenuator:Attenuator_inst"
Info (12128): Elaborating entity "LPF_select" for hierarchy "LPF_select:Alex_LPF_select"
Info (12128): Elaborating entity "HPF_select" for hierarchy "HPF_select:Alex_HPF_select"
Info (12128): Elaborating entity "SPI" for hierarchy "SPI:Alex_SPI_Tx"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:de_PTT"
Info (12128): Elaborating entity "C10_PLL" for hierarchy "C10_PLL:PLL2_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "C10_PLL:PLL2_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "C10_PLL:PLL2_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C10_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/c10_pll_altpll.v
    Info (12023): Found entity 1: C10_PLL_altpll
Info (12128): Elaborating entity "C10_PLL_altpll" for hierarchy "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "C122_PLL" for hierarchy "C122_PLL:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "C122_PLL:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "C122_PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1536"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8138"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C122_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/c122_pll_altpll.v
    Info (12023): Found entity 1: C122_PLL_altpll
Info (12128): Elaborating entity "C122_PLL_altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "Led_flash" for hierarchy "Led_flash:Flash_LED1"
Info (12128): Elaborating entity "Led_control" for hierarchy "Led_control:Control_LED0"
Warning (10230): Verilog HDL assignment warning at Led_control.v(62): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at Led_control.v(64): truncated value with size 32 to match size of target (25)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "receiver:receiver_inst1|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|q_a[17]"
Warning (276020): Inferred RAM node "FIFO:RXF|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FIFO:RXF|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 89 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:C|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:F|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:G|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:E|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:H|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:B|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:D|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:A|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:C|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:F|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:G|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:E|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:H|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:B|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:D|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:A|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:C|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:F|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:G|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:E|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:H|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:B|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:D|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:A|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:B|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:C|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:F|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:G|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:E|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:H|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:B|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:D|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst2|firX8R8:fir2|fir256:A|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:C|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:F|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:G|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:E|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:H|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:B|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:D|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst1|firX8R8:fir2|fir256:A|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:C|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:F|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:G|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:E|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:H|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:B|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:D|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver:receiver_inst0|firX8R8:fir2|fir256:A|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:D|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX2R2:fir3|fir256d:C|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:A|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:C|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FirInterp8_1024:fi|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FirInterp8_1024:fi|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4"
Info (12130): Elaborated megafunction instantiation "FIFO:RXF|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FIFO:RXF|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_15h1.tdf
    Info (12023): Found entity 1: altsyncram_15h1
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "31"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ift.tdf
    Info (12023): Found entity 1: mult_ift
Info (12130): Elaborated megafunction instantiation "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "receiver2:receiver_inst4|firX2R2:fir3|fir256d:A|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "42"
    Info (12134): Parameter "LPM_WIDTHR" = "42"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf
    Info (12023): Found entity 1: mult_s4t
Info (12130): Elaborated megafunction instantiation "receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_35t.tdf
    Info (12023): Found entity 1: mult_35t
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6"
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "31"
    Info (12134): Parameter "LPM_WIDTHP" = "63"
    Info (12134): Parameter "LPM_WIDTHR" = "63"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gft.tdf
    Info (12023): Found entity 1: mult_gft
Info (12130): Elaborated megafunction instantiation "FirInterp8_1024:fi|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "FirInterp8_1024:fi|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 21 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 48 WYSIWYG logic cells and I/Os untouched
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
    Info (17011): WYSIWYG SPI primitive "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_cycloneii_asmiblock2_data0out" converted to equivalent logic
Info (13014): Ignored 2289 buffer(s)
    Info (13019): Ignored 2289 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PGA" is stuck at GND
    Warning (13410): Pin "SHDN" is stuck at GND
    Warning (13410): Pin "CMODE" is stuck at VCC
    Warning (13410): Pin "PHY_RESET_N" is stuck at VCC
    Warning (13410): Pin "IO1" is stuck at GND
Info (17049): 111 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7gh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_a9l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_atj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_kah1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_nhk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe15|dffe16a* 
Info (332104): Reading SDC File: 'Hermes.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -multiply_by 25 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4096 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL2_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -duty_cycle 50.00 -name {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1536 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Hermes.sdc(44): PLL2_OSC_10MHz could not be matched with a clock
Warning (332174): Ignored filter at Hermes.sdc(71): INA_2[*] could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(71): IO7 could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): MICBIAS_ENABLE could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): MICBIAS_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): MIC_SIG_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(82): PTT_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): MICBIAS_ENABLE could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): MICBIAS_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): MIC_SIG_SELECT could not be matched with a port
Warning (332174): Ignored filter at Hermes.sdc(83): PTT_SELECT could not be matched with a port
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.138      _122MHz
    Info (332111):   20.833 Attenuator:Attenuator_inst|clk_2
    Info (332111):  325.520 Hermes_clk_lrclk_gen:clrgen|BCLK
    Info (332111):    8.138 LTC2208_122MHz
    Info (332111):  100.000    OSC_10MHZ
    Info (332111):    8.000   PHY_CLK125
    Info (332111):   40.000 PHY_RX_CLOCK
    Info (332111):   80.000 PHY_RX_CLOCK_2
    Info (332111): 12500.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  400.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   80.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.833 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   81.380 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 33333.248 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111): 12499.968 PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111): 2604.160       spc[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 6325 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:45
Warning (20013): Ignored assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
Info (144001): Generated suppressed messages file E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PHY_INT_N"
    Warning (15610): No output dependent on input pin "CLK_25MHZ"
    Warning (15610): No output dependent on input pin "SPI_SDI"
    Warning (15610): No output dependent on input pin "MODE2"
    Warning (15610): No output dependent on input pin "ANT_TUNE"
    Warning (15610): No output dependent on input pin "IO2"
Info (21057): Implemented 46828 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 44479 logic cells
    Info (21064): Implemented 1974 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 252 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 520 warnings
    Info: Peak virtual memory: 1131 megabytes
    Info: Processing ended: Mon Apr 07 19:11:52 2014
    Info: Elapsed time: 00:03:19
    Info: Total CPU time (on all processors): 00:03:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/HPSDR/trunk/Hermes/Source/Hermes_v2.7/Hermes.map.smsg.


