INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'mlabadm' on host 'hp6g4-mlab-2' (Windows NT_amd64 version 6.2) on Fri Aug 27 20:13:02 +0200 2021
INFO: [HLS 200-10] In directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens'
Sourcing Tcl script 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens'.
INFO: [HLS 200-10] Opening solution 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_nqueens.cpp
   Compiling nqueens_tb.cpp_pre.cpp.tb.cpp
   Compiling nqueens.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Number of solutions for 8 queens: 92.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\mlabadm\Desktop\Github\FPGA\nqueens\nqueens\solution1\sim\vhdl>set PATH= 

C:\Users\mlabadm\Desktop\Github\FPGA\nqueens\nqueens\solution1\sim\vhdl>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_nqueens_top glbl -prj nqueens.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s nqueens  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_nqueens_top glbl -prj nqueens.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s nqueens 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_AXILiteS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_nqueens_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nqueens'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/nqueens_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nqueens_AXILiteS_s_axi'
INFO: [VRFC 10-3107] analyzing entity 'nqueens_AXILiteS_s_axi_ram'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.nqueens_AXILiteS_s_axi_ram [\nqueens_AXILiteS_s_axi_ram(dept...]
Compiling architecture behave of entity xil_defaultlib.nqueens_AXILiteS_s_axi [nqueens_axilites_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.nqueens [nqueens_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_nqueens_top
Built simulation snapshot nqueens

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/xsim.dir/nqueens/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens/solution1/sim/vhdl/xsim.dir/nqueens/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 27 20:13:19 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 27 20:13:19 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/nqueens/xsim_script.tcl
# xsim {nqueens} -autoloadwcfg -tclbatch {nqueens.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source nqueens.tcl
## run all
