Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Aurora_FPGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Aurora_FPGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Aurora_FPGA"
Output Format                      : NGC
Target Device                      : xc6slx45t-2-fgg484

---- Source Options
Top Module Name                    : Aurora_FPGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"remote_sources/_/_/src/cores/Aurora_FPGA_cores"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\prefetch_fifo_1k.v\" into library work
Parsing module <prefetch_fifo_1k>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\hold_fifo_1k.v\" into library work
Parsing module <hold_fifo_1k>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_FPGA_ila.v\" into library work
Parsing module <Aurora_FPGA_ila>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_FPGA_icon.v\" into library work
Parsing module <Aurora_FPGA_icon>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_FPGA_clock.v\" into library work
Parsing module <Aurora_FPGA_clock>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_ctrl\prefetch_fifo.v\" into library work
Parsing module <prefetch_fifo>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_ctrl\hold_fifo.v\" into library work
Parsing module <hold_fifo>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_ctrl\Aurora_transmitter.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_ctrl\/Aurora_ctrl_words.vh" included at line 1.
Parsing module <Aurora_transmitter>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_ctrl\Aurora_receiver.v\" into library work
Parsing verilog file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_ctrl\/Aurora_ctrl_words.vh" included at line 1.
Parsing module <Aurora_receiver>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\fifo_4k.v\" into library work
Parsing module <fifo_4k>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\fifo_16k.v\" into library work
Parsing module <fifo_16k>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_vio.v\" into library work
Parsing module <Aurora_vio>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_fifo_wr.v\" into library work
Parsing module <Aurora_fifo_wr>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_fifo_rd.v\" into library work
Parsing module <Aurora_fifo_rd>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_ctrl_ila.v\" into library work
Parsing module <Aurora_ctrl_ila>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\BUS\data_repeater.v\" into library work
Parsing module <data_repeater>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\BUS\bus_master_pipeline.v\" into library work
Parsing module <bus_master_pipeline>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\BUS\bus_master.v\" into library work
Parsing module <bus_master>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\transceiver_reset.v\" into library work
Parsing module <transceiver_reset>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\rst_flag_delay.v\" into library work
Parsing module <rst_flag_delay>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\down_fifo_interface_debug.v\" into library work
Parsing module <down_fifo_interface_debug>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_FPGA_iobuf.v\" into library work
Parsing module <Aurora_FPGA_iobuf>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_FPGA_debug.v\" into library work
Parsing module <Aurora_FPGA_debug>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_FPGA_ctrl_bk.v\" into library work
Parsing module <Aurora_FPGA_ctrl>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_clk_gen_top.v\" into library work
Parsing module <Aurora_clk_gen_top>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Pool\fifo_pool.v\" into library work
Parsing module <fifo_pool>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\fo_io.vf\" into library work
Parsing module <fo_io>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\delay_unit.v\" into library work
Parsing module <delay_unit>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\bad_ch_detect.v\" into library work
Parsing module <bad_ch_detect>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_unit_2_bk.v\" into library work
Parsing module <Aurora_unit_2>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_unit_1_bk.v\" into library work
Parsing module <Aurora_unit_1>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_FPGA_LED_driver.v\" into library work
Parsing module <Aurora_FPGA_LED_driver>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\Aurora_FPGA_BUS.vf\" into library work
Parsing module <Aurora_FPGA_BUS>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\Aurora_FPGA\Aurora_ctrl\vio_wrapper.v\" into library work
Parsing module <vio_wrapper>.
Analyzing Verilog file \"D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\Aurora_FPGA.vf\" into library work
Parsing module <fo_io_MUSER_Aurora_FPGA>.
Parsing module <Aurora_FPGA_BUS_MUSER_Aurora_FPGA>.
Parsing module <Aurora_FPGA>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_aurora_pkg.vhd" into library work
Parsing package <AURORA_PKG>.
Parsing package body <AURORA_PKG>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_gen_4byte.vhd" into library work
Parsing entity <aurora_8b10b_2_SYM_GEN_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_sym_gen_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" into library work
Parsing entity <aurora_8b10b_2_SYM_DEC_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_sym_dec_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_lane_init_sm_4byte.vhd" into library work
Parsing entity <aurora_8b10b_2_LANE_INIT_SM_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_lane_init_sm_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" into library work
Parsing entity <aurora_8b10b_2_IDLE_AND_VER_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_idle_and_ver_gen>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_err_detect_4byte.vhd" into library work
Parsing entity <aurora_8b10b_2_ERR_DETECT_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_err_detect_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_chbond_count_dec_4byte.vhd" into library work
Parsing entity <aurora_8b10b_2_CHBOND_COUNT_DEC_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_chbond_count_dec_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" into library work
Parsing entity <aurora_8b10b_2_CHANNEL_INIT_SM>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_channel_init_sm>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_channel_err_detect.vhd" into library work
Parsing entity <aurora_8b10b_2_CHANNEL_ERR_DETECT>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_channel_err_detect>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_tile.vhd" into library work
Parsing entity <AURORA_8B10B_2_TILE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_tile>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_gen_4byte.vhd" into library work
Parsing entity <aurora_8b10b_1_SYM_GEN_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_sym_gen_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" into library work
Parsing entity <aurora_8b10b_1_SYM_DEC_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_sym_dec_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_lane_init_sm_4byte.vhd" into library work
Parsing entity <aurora_8b10b_1_LANE_INIT_SM_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_lane_init_sm_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" into library work
Parsing entity <aurora_8b10b_1_IDLE_AND_VER_GEN>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_idle_and_ver_gen>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_err_detect_4byte.vhd" into library work
Parsing entity <aurora_8b10b_1_ERR_DETECT_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_err_detect_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_chbond_count_dec_4byte.vhd" into library work
Parsing entity <aurora_8b10b_1_CHBOND_COUNT_DEC_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_chbond_count_dec_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" into library work
Parsing entity <aurora_8b10b_1_CHANNEL_INIT_SM>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_channel_init_sm>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_channel_err_detect.vhd" into library work
Parsing entity <aurora_8b10b_1_CHANNEL_ERR_DETECT>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_channel_err_detect>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_tile.vhd" into library work
Parsing entity <AURORA_8B10B_1_TILE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_tile>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_tx_stream.vhd" into library work
Parsing entity <aurora_8b10b_2_TX_STREAM>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_tx_stream>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_rx_stream.vhd" into library work
Parsing entity <aurora_8b10b_2_RX_STREAM>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_rx_stream>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_ll_to_axi.vhd" into library work
Parsing entity <aurora_8b10b_2_LL_TO_AXI>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_ll_to_axi>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_global_logic.vhd" into library work
Parsing entity <aurora_8b10b_2_GLOBAL_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_global_logic>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_axi_to_ll.vhd" into library work
Parsing entity <aurora_8b10b_2_AXI_TO_LL>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_axi_to_ll>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_aurora_lane_4byte.vhd" into library work
Parsing entity <aurora_8b10b_2_AURORA_LANE_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_aurora_lane_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" into library work
Parsing entity <aurora_8b10b_2_GTP_WRAPPER>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_2_gtp_wrapper>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_tx_stream.vhd" into library work
Parsing entity <aurora_8b10b_1_TX_STREAM>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_tx_stream>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_rx_stream.vhd" into library work
Parsing entity <aurora_8b10b_1_RX_STREAM>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_rx_stream>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_ll_to_axi.vhd" into library work
Parsing entity <aurora_8b10b_1_LL_TO_AXI>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_ll_to_axi>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_global_logic.vhd" into library work
Parsing entity <aurora_8b10b_1_GLOBAL_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_global_logic>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_axi_to_ll.vhd" into library work
Parsing entity <aurora_8b10b_1_AXI_TO_LL>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_axi_to_ll>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_aurora_lane_4byte.vhd" into library work
Parsing entity <aurora_8b10b_1_AURORA_LANE_4BYTE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_aurora_lane_4byte>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" into library work
Parsing entity <aurora_8b10b_1_GTP_WRAPPER>.
Parsing architecture <BEHAVIORAL> of entity <aurora_8b10b_1_gtp_wrapper>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\clock_module\aurora_8b10b_2_clock_module.vhd" into library work
Parsing entity <aurora_8b10b_2_CLOCK_MODULE>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_clock_module>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\cc_manager\aurora_8b10b_2_standard_cc_module.vhd" into library work
Parsing entity <aurora_8b10b_2_STANDARD_CC_MODULE>.
Parsing architecture <RTL> of entity <aurora_8b10b_2_standard_cc_module>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\aurora_8b10b_2_reset_logic.vhd" into library work
Parsing entity <aurora_8b10b_2_RESET_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2_reset_logic>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\aurora_8b10b_2.vhd" into library work
Parsing entity <aurora_8b10b_2>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_2>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\clock_module\aurora_8b10b_1_clock_module.vhd" into library work
Parsing entity <aurora_8b10b_1_CLOCK_MODULE>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_clock_module>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\cc_manager\aurora_8b10b_1_standard_cc_module.vhd" into library work
Parsing entity <aurora_8b10b_1_STANDARD_CC_MODULE>.
Parsing architecture <RTL> of entity <aurora_8b10b_1_standard_cc_module>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\aurora_8b10b_1_reset_logic.vhd" into library work
Parsing entity <aurora_8b10b_1_RESET_LOGIC>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1_reset_logic>.
Parsing VHDL file "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\aurora_8b10b_1.vhd" into library work
Parsing entity <aurora_8b10b_1>.
Parsing architecture <MAPPED> of entity <aurora_8b10b_1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Aurora_FPGA>.

Elaborating module <bad_ch_detect>.

Elaborating module <data_repeater>.

Elaborating module <Aurora_FPGA_BUS_MUSER_Aurora_FPGA>.

Elaborating module <Aurora_fifo_rd>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_fifo_rd.v" Line 40: Empty module <Aurora_fifo_rd> remains a black box.

Elaborating module <Aurora_fifo_wr>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_fifo_wr.v" Line 40: Empty module <Aurora_fifo_wr> remains a black box.

Elaborating module <Aurora_clk_gen_top>.

Elaborating module <Aurora_FPGA_clock>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=15.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\Aurora_FPGA_clock.v" Line 134: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\Aurora_FPGA.vf" Line 323: Assignment to wb_clk_master ignored, since the identifier is never used

Elaborating module <Aurora_FPGA_debug>.

Elaborating module <Aurora_FPGA_icon>.

Elaborating module <Aurora_FPGA_ila>.

Elaborating module <Aurora_FPGA_iobuf>.

Elaborating module <IBUF>.

Elaborating module <FD(INIT=0)>.

Elaborating module <OBUF>.

Elaborating module <OBUFT>.

Elaborating module <bus_master>.

Elaborating module <bus_master_pipeline>.

Elaborating module <GND>.

Elaborating module <down_fifo_interface_debug>.

Elaborating module <OR2>.

Elaborating module <rst_flag_delay>.
WARNING:HDLCompiler:552 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\Aurora_FPGA.vf" Line 372: Input port r_fifo_prog_empty_i_1 is not connected on this instance
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\Aurora_FPGA.vf" Line 790: Assignment to wb_clk_2x ignored, since the identifier is never used

Elaborating module <Aurora_unit_1>.

Elaborating module <transceiver_reset>.

Elaborating module <IBUFDS>.

Elaborating module <BUFIO2(DIVIDE=1,DIVIDE_BYPASS="TRUE")>.
Going to vhdl side to elaborate module aurora_8b10b_1_CLOCK_MODULE

Elaborating entity <aurora_8b10b_1_CLOCK_MODULE> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\clock_module\aurora_8b10b_1_clock_module.vhd" Line 116: <pll_adv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\clock_module\aurora_8b10b_1_clock_module.vhd" Line 193: <bufg> remains a black-box since it has no binding entity.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_8b10b_1_RESET_LOGIC

Elaborating entity <aurora_8b10b_1_RESET_LOGIC> (architecture <MAPPED>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_8b10b_1_STANDARD_CC_MODULE

Elaborating entity <aurora_8b10b_1_STANDARD_CC_MODULE> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_8b10b_1

Elaborating entity <aurora_8b10b_1> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\aurora_8b10b_1.vhd" Line 507: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\aurora_8b10b_1.vhd" Line 509: Assignment to all_soft_err_i ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_1_AURORA_LANE_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_LANE_INIT_SM_4BYTE> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_lane_init_sm_4byte.vhd" Line 180: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_lane_init_sm_4byte.vhd" Line 424: Assignment to prev_char_was_comma_r ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_1_CHBOND_COUNT_DEC_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_SYM_GEN_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_SYM_DEC_4BYTE> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 269. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 292. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 315. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 338. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 361. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 384. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 407. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_sym_dec_4byte.vhd" Line 430. Case statement is complete. others clause is never selected

Elaborating entity <aurora_8b10b_1_ERR_DETECT_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_GTP_WRAPPER> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" Line 282: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\gt\aurora_8b10b_1_transceiver_wrapper.vhd" Line 351: Assignment to open_txbufstatus ignored, since the identifier is never used

Elaborating entity <AURORA_8B10B_1_TILE> (architecture <RTL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_1_GLOBAL_LOGIC> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_1_CHANNEL_INIT_SM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" Line 205: Assignment to tied_to_vcc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" Line 206: Assignment to tied_to_gnd ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_channel_init_sm.vhd" Line 179: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_1_IDLE_AND_VER_GEN> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" Line 244. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" Line 171: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\src\aurora_8b10b_1_idle_and_ver_gen.vhd" Line 138: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_1_CHANNEL_ERR_DETECT> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_AXI_TO_LL> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_1_TX_STREAM> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_1_LL_TO_AXI> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_1_RX_STREAM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:634 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\aurora_8b10b_1.vhd" Line 408: Net <RX1N_IN_unused> does not have a driver.
WARNING:HDLCompiler:634 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_1\example_design\aurora_8b10b_1.vhd" Line 409: Net <RX1P_IN_unused> does not have a driver.
Back to verilog to continue elaboration

Elaborating module <Aurora_FPGA_ctrl>.

Elaborating module <prefetch_fifo>.

Elaborating module <prefetch_fifo_1k>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\prefetch_fifo_1k.v" Line 40: Empty module <prefetch_fifo_1k> remains a black box.

Elaborating module <Aurora_transmitter>.

Elaborating module <Aurora_receiver>.

Elaborating module <hold_fifo>.

Elaborating module <hold_fifo_1k>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\hold_fifo_1k.v" Line 40: Empty module <hold_fifo_1k> remains a black box.

Elaborating module <Aurora_ctrl_ila>.

Elaborating module <Aurora_unit_2>.
Going to vhdl side to elaborate module aurora_8b10b_2_CLOCK_MODULE

Elaborating entity <aurora_8b10b_2_CLOCK_MODULE> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\clock_module\aurora_8b10b_2_clock_module.vhd" Line 116: <pll_adv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\clock_module\aurora_8b10b_2_clock_module.vhd" Line 193: <bufg> remains a black-box since it has no binding entity.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_8b10b_2_RESET_LOGIC

Elaborating entity <aurora_8b10b_2_RESET_LOGIC> (architecture <MAPPED>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_8b10b_2_STANDARD_CC_MODULE

Elaborating entity <aurora_8b10b_2_STANDARD_CC_MODULE> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module aurora_8b10b_2

Elaborating entity <aurora_8b10b_2> (architecture <MAPPED>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\aurora_8b10b_2.vhd" Line 507: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\aurora_8b10b_2.vhd" Line 509: Assignment to all_soft_err_i ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_2_AURORA_LANE_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_LANE_INIT_SM_4BYTE> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_lane_init_sm_4byte.vhd" Line 180: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_lane_init_sm_4byte.vhd" Line 424: Assignment to prev_char_was_comma_r ignored, since the identifier is never used

Elaborating entity <aurora_8b10b_2_CHBOND_COUNT_DEC_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_SYM_GEN_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_SYM_DEC_4BYTE> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 269. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 292. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 315. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 338. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 361. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 384. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 407. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_sym_dec_4byte.vhd" Line 430. Case statement is complete. others clause is never selected

Elaborating entity <aurora_8b10b_2_ERR_DETECT_4BYTE> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_GTP_WRAPPER> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" Line 282: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\gt\aurora_8b10b_2_transceiver_wrapper.vhd" Line 351: Assignment to open_txbufstatus ignored, since the identifier is never used

Elaborating entity <AURORA_8B10B_2_TILE> (architecture <RTL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_2_GLOBAL_LOGIC> (architecture <MAPPED>) from library <work>.

Elaborating entity <aurora_8b10b_2_CHANNEL_INIT_SM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" Line 205: Assignment to tied_to_vcc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" Line 206: Assignment to tied_to_gnd ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_channel_init_sm.vhd" Line 179: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_2_IDLE_AND_VER_GEN> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" Line 244. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" Line 171: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\src\aurora_8b10b_2_idle_and_ver_gen.vhd" Line 138: <fd> remains a black-box since it has no binding entity.

Elaborating entity <aurora_8b10b_2_CHANNEL_ERR_DETECT> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_AXI_TO_LL> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_2_TX_STREAM> (architecture <RTL>) from library <work>.

Elaborating entity <aurora_8b10b_2_LL_TO_AXI> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <aurora_8b10b_2_RX_STREAM> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:634 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\aurora_8b10b_2.vhd" Line 408: Net <RX1N_IN_unused> does not have a driver.
WARNING:HDLCompiler:634 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\aurora_8b10b_2\example_design\aurora_8b10b_2.vhd" Line 409: Net <RX1P_IN_unused> does not have a driver.
Back to verilog to continue elaboration

Elaborating module <fifo_pool>.

Elaborating module <fifo_16k>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\fifo_16k.v" Line 40: Empty module <fifo_16k> remains a black box.

Elaborating module <fifo_4k>.
WARNING:HDLCompiler:1499 - "D:\mza\FPGA\idlab-daq\iTOP-DSP_cPCI-backend\branches\2011-12-07.DSP_cPCI\projects\Aurora_FPGA\remote_sources\_\_\src\cores\Aurora_FPGA_cores\fifo_4k.v" Line 40: Empty module <fifo_4k> remains a black box.

Elaborating module <OBUFDS>.

Elaborating module <vio_wrapper>.

Elaborating module <Aurora_vio>.

Elaborating module <fo_io_MUSER_Aurora_FPGA>.

Elaborating module <BUF>.

Elaborating module <INV>.

Elaborating module <Aurora_FPGA_LED_driver>.

Elaborating module <delay_unit>.

Elaborating module <OR3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Aurora_FPGA>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_2>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_3>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_3>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_10>.
    Set property "SLEW = SLOW" for instance <XLXI_10>.
    Set property "DRIVE = 12" for instance <XLXI_10>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_14>.
    Set property "SLEW = SLOW" for instance <XLXI_14>.
    Set property "DRIVE = 12" for instance <XLXI_14>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_23>.
    Set property "SLEW = SLOW" for instance <XLXI_23>.
    Set property "DRIVE = 12" for instance <XLXI_23>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_25>.
    Set property "SLEW = SLOW" for instance <XLXI_25>.
    Set property "DRIVE = 12" for instance <XLXI_25>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_26>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_26>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_26>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_27>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_27>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_27>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_59>.
    Set property "SLEW = SLOW" for instance <XLXI_59>.
    Set property "DRIVE = 12" for instance <XLXI_59>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_60>.
    Set property "SLEW = SLOW" for instance <XLXI_60>.
    Set property "DRIVE = 12" for instance <XLXI_60>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_75>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_75>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_75>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_76>.
    Set property "SLEW = SLOW" for instance <XLXI_76>.
    Set property "DRIVE = 12" for instance <XLXI_76>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_79>.
    Set property "SLEW = SLOW" for instance <XLXI_79>.
    Set property "DRIVE = 12" for instance <XLXI_79>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_80>.
    Set property "SLEW = SLOW" for instance <XLXI_80>.
    Set property "DRIVE = 12" for instance <XLXI_80>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_81>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_81>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_81>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_82>.
    Set property "SLEW = SLOW" for instance <XLXI_82>.
    Set property "DRIVE = 12" for instance <XLXI_82>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_83>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_83>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_83>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_84>.
    Set property "SLEW = SLOW" for instance <XLXI_84>.
    Set property "DRIVE = 12" for instance <XLXI_84>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_99>.
    Set property "SLEW = SLOW" for instance <XLXI_99>.
    Set property "DRIVE = 12" for instance <XLXI_99>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_106>.
    Set property "SLEW = SLOW" for instance <XLXI_106>.
    Set property "DRIVE = 12" for instance <XLXI_106>.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_rd_fifo_almost_empty_1> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_rd_fifo_almost_empty_2> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_rd_fifo_prog_empty_1> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_rd_fifo_prog_empty_2> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_wr_fifo_full_1> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_wr_fifo_full_2> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_wr_fifo_prog_full_1> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <Aurora_wr_fifo_prog_full_2> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 717: Output port <wb_clk_2x> of the instance <u_Aurora_FPGA_BUS> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 802: Output port <LANE_UP> of the instance <u_Aurora_unit_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 825: Output port <LANE_UP> of the instance <u_Aurora_unit_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 848: Output port <fifo_wr_full> of the instance <u_fifo_pool_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 858: Output port <fifo_wr_full> of the instance <u_fifo_pool_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 884: Output port <xMOD0> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 884: Output port <xMOD2> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 884: Output port <xRX_LOSS_N> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 884: Output port <xTX_FAULT> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 895: Output port <xMOD0> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 895: Output port <xMOD2> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 895: Output port <xRX_LOSS_N> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 895: Output port <xTX_FAULT> of the instance <XLXI_9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Aurora_FPGA> synthesized.

Synthesizing Unit <bad_ch_detect>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/bad_ch_detect.v".
    Found 1-bit register for signal <bc_reg>.
    Found 1-bit register for signal <cu_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <bad_ch_detect> synthesized.

Synthesizing Unit <data_repeater>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/bus/data_repeater.v".
    Found 1-bit register for signal <fifo_write_o>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <data_repeater> synthesized.

Synthesizing Unit <Aurora_FPGA_BUS_MUSER_Aurora_FPGA>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf".
WARNING:Xst:2898 - Port 'r_fifo_prog_empty_i_1', unconnected in block instance 'u_bus_master', is tied to GND.
WARNING:Xst:2898 - Port 'r_fifo_prog_empty_i_2', unconnected in block instance 'u_bus_master', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_full_i_1', unconnected in block instance 'u_bus_master', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_almost_full_i_1', unconnected in block instance 'u_bus_master', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_full_i_2', unconnected in block instance 'u_bus_master', is tied to GND.
WARNING:Xst:2898 - Port 'w_fifo_almost_full_i_2', unconnected in block instance 'u_bus_master', is tied to GND.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 249: Output port <rd_data_count> of the instance <Aurora_rd_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 249: Output port <wr_data_count> of the instance <Aurora_rd_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 249: Output port <full> of the instance <Aurora_rd_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 249: Output port <almost_full> of the instance <Aurora_rd_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 249: Output port <valid> of the instance <Aurora_rd_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 266: Output port <rd_data_count> of the instance <Aurora_rd_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 266: Output port <wr_data_count> of the instance <Aurora_rd_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 266: Output port <full> of the instance <Aurora_rd_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 266: Output port <almost_full> of the instance <Aurora_rd_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 266: Output port <valid> of the instance <Aurora_rd_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 283: Output port <rd_data_count> of the instance <Aurora_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 283: Output port <wr_data_count> of the instance <Aurora_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 283: Output port <valid> of the instance <Aurora_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 283: Output port <prog_empty> of the instance <Aurora_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 300: Output port <rd_data_count> of the instance <Aurora_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 300: Output port <wr_data_count> of the instance <Aurora_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 300: Output port <valid> of the instance <Aurora_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 300: Output port <prog_empty> of the instance <Aurora_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 317: Output port <CLK_OUT1> of the instance <u_Aurora_FPGA_clk_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 317: Output port <CLK_OUT2> of the instance <u_Aurora_FPGA_clk_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 317: Output port <LOCKED> of the instance <u_Aurora_FPGA_clk_gen_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf" line 317: Output port <WB_CLK_MASTER> of the instance <u_Aurora_FPGA_clk_gen_top> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Aurora_FPGA_BUS_MUSER_Aurora_FPGA> synthesized.

Synthesizing Unit <Aurora_clk_gen_top>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_clk_gen_top.v".
WARNING:Xst:653 - Signal <CLK_OUT1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CLK_OUT2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 12-bit register for signal <wb_reset_cnt>.
    Found 1-bit register for signal <wb_reset_delay>.
    Found 8-bit register for signal <dcm_rst_cnt>.
    Found 8-bit adder for signal <dcm_rst_cnt[7]_GND_7_o_add_2_OUT> created at line 73.
    Found 12-bit adder for signal <wb_reset_cnt[11]_GND_7_o_add_8_OUT> created at line 89.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <Aurora_clk_gen_top> synthesized.

Synthesizing Unit <Aurora_FPGA_clock>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_fpga_clock.v".
    Summary:
	no macro.
Unit <Aurora_FPGA_clock> synthesized.

Synthesizing Unit <Aurora_FPGA_debug>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_fpga_debug.v".
    Found 32-bit register for signal <dat_i_reg>.
    Found 1-bit register for signal <duplication_s>.
    Found 32-bit register for signal <dat_o_reg>.
    Found 1-bit register for signal <duplication_m>.
    Found 74-bit register for signal <debug_bus_reg_3<73:0>>.
    Found 76-bit register for signal <debug_bus_reg_dummy[75:0]>.
    Found 76-bit register for signal <debug_bus_reg_1_dummy[75:0]>.
    Found 76-bit register for signal <debug_bus_reg_2>.
    Found 32-bit comparator equal for signal <dat_i_reg[31]_debug_bus_reg[37]_equal_11_o> created at line 87
    Found 32-bit comparator equal for signal <dat_o_reg[31]_debug_bus_reg[69]_equal_18_o> created at line 101
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_reg<95:76>> (without init value) have a constant value of 0 in block <Aurora_FPGA_debug>.
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_reg_1<95:76>> (without init value) have a constant value of 0 in block <Aurora_FPGA_debug>.
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_reg_2<95:76>> (without init value) have a constant value of 0 in block <Aurora_FPGA_debug>.
    Summary:
	inferred 368 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Aurora_FPGA_debug> synthesized.

Synthesizing Unit <Aurora_FPGA_iobuf>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_fpga_iobuf.v".
    Set property "IOB = TRUE" for instance <ACK_FF>.
    Set property "IOB = TRUE" for instance <BRW_FF_1>.
    Set property "IOB = TRUE" for instance <BRW_FF_2>.
    Set property "IOB = TRUE" for instance <BRR1_FF>.
    Set property "IOB = TRUE" for instance <BRR2_FF>.
    Set property "IOB = TRUE" for instance <WE_FF>.
    Set property "IOB = TRUE" for instance <STB_FF>.
    Set property "IOB = TRUE" for instance <M_RDY_FF>.
    Set property "IOB = TRUE" for instance <S_RDY_FF>.
    Set property "IOB = TRUE" for instance <ABORT_LATCH>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[0].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[3].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[3].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[3].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[4].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[4].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[4].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[5].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[5].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[6].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[6].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[6].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[7].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[7].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[7].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[8].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[8].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[8].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[9].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[9].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[9].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[10].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[10].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[11].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[11].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[12].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[12].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[13].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[13].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[14].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[14].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[15].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[15].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[15].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[16].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[16].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[16].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[17].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[17].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[17].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[18].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[18].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[18].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[19].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[19].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[19].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[20].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[20].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[21].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[21].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[21].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[22].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[22].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[22].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[23].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[23].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[23].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[24].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[24].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[24].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[25].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[25].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[25].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[26].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[26].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[26].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[27].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[27].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[27].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[28].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[28].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[28].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[29].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[29].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[29].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[30].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[30].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[30].BUS_AD_OUT_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[31].BUS_AD_IN_LATCH_FF>.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[31].BUS_AD_EN_FF>.
WARNING:Xst:3136 - Property "equivalent_register_removal" (value "no") has not been applied on proper HDL object.
    Set property "IOB = TRUE" for instance <BUS_AD_BUF_LOOP[31].BUS_AD_OUT_LATCH_FF>.
    Summary:
	no macro.
Unit <Aurora_FPGA_iobuf> synthesized.

Synthesizing Unit <bus_master>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/bus/bus_master.v".
        IDLE = 3'b000
        WRITE_REQ = 3'b001
        READ_REQ = 3'b010
        WRITE_BURST = 3'b011
        READ_BURST = 3'b100
        WAIT = 3'b101
        WRITE_REQ_ISSUE = 3'b110
        READ_REQ_ISSUE = 3'b111
WARNING:Xst:647 - Input <r_fifo_almost_empty_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_fifo_prog_empty_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_fifo_almost_empty_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_fifo_prog_empty_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_full_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_almost_full_i_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_full_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_fifo_almost_full_i_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <w_fifo_dat_o_2> equivalent to <w_fifo_dat_o_1> has been removed
    Found 32-bit register for signal <w_fifo_dat_o_1>.
    Found 1-bit register for signal <w_fifo_dat_valid_o_1>.
    Found 1-bit register for signal <w_fifo_dat_valid_o_2>.
    Found 1-bit register for signal <r_mode>.
    Found 3-bit register for signal <state>.
    Found 2-bit register for signal <last_done>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 8                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bus_master> synthesized.

Synthesizing Unit <bus_master_pipeline>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/bus/bus_master_pipeline.v".
    Found 1-bit register for signal <req_w_1_pipe>.
    Found 1-bit register for signal <req_w_2_pipe>.
    Found 1-bit register for signal <req_r_1_pipe>.
    Found 1-bit register for signal <req_r_2_pipe>.
    Found 32-bit register for signal <ad_in_pipe>.
    Found 1-bit register for signal <s_rdy_pipe>.
    Found 1-bit register for signal <abort_pipe>.
    Found 32-bit register for signal <ad_o_pipe>.
    Found 1-bit register for signal <ad_o_enable_pipe>.
    Found 1-bit register for signal <stb_pipe>.
    Found 1-bit register for signal <we_pipe>.
    Found 1-bit register for signal <m_rdy_pipe>.
    Found 1-bit register for signal <ack_pipe>.
    Summary:
	inferred  75 D-type flip-flop(s).
Unit <bus_master_pipeline> synthesized.

Synthesizing Unit <down_fifo_interface_debug>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/down_fifo_interface_debug.v".
    Found 32-bit register for signal <curr_rd_data>.
    Found 32-bit register for signal <prev_rd_data>.
    Found 1-bit register for signal <curr_rd_data_valid>.
    Found 1-bit register for signal <dup_rd>.
    Found 32-bit register for signal <dup_rd_data>.
    Found 32-bit register for signal <curr_wr_data>.
    Found 32-bit register for signal <prev_wr_data>.
    Found 1-bit register for signal <dup_wr>.
    Found 32-bit register for signal <dup_wr_data>.
    Found 66-bit register for signal <bus_reg>.
    Found 32-bit comparator equal for signal <curr_rd_data[31]_prev_rd_data[31]_equal_18_o> created at line 100
    Found 32-bit comparator equal for signal <curr_wr_data[31]_prev_wr_data[31]_equal_31_o> created at line 129
    Summary:
	inferred 261 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <down_fifo_interface_debug> synthesized.

Synthesizing Unit <rst_flag_delay>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/rst_flag_delay.v".
    Found 8-bit register for signal <rst_cnt>.
    Found 8-bit adder for signal <rst_cnt[7]_GND_25_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <rst_flag_delay> synthesized.

Synthesizing Unit <Aurora_unit_1>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_unit_1_bk.v".
    Set property "ASYNC_REG = TRUE" for signal <tx_lock_i>.
    Found 8-bit register for signal <init_cnt>.
    Found 1-bit register for signal <LANE_UP>.
    Found 1-bit register for signal <CHANNEL_UP>.
    Found 1-bit register for signal <SOFT_ERR>.
    Found 1-bit register for signal <HARD_ERR>.
    Found 1-bit register for signal <rst_fifo>.
    Found 1-bit register for signal <init_clk_cnt_toggle>.
    Found 156-bit register for signal <debug_bus_p1_dummy[155:0]>.
    Found 156-bit register for signal <debug_bus_p2>.
    Found 8-bit adder for signal <init_cnt[7]_GND_26_o_add_2_OUT> created at line 137.
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_p1<159:156>> (without init value) have a constant value of 0 in block <Aurora_unit_1>.
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_p2<159:156>> (without init value) have a constant value of 0 in block <Aurora_unit_1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 326 D-type flip-flop(s).
Unit <Aurora_unit_1> synthesized.

Synthesizing Unit <transceiver_reset>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/transceiver_reset.v".
    Found 1-bit register for signal <reset_dis_done>.
    Found 24-bit register for signal <dis_300ms>.
    Found 1-bit register for signal <wait_dis_done>.
    Found 8-bit register for signal <gtp_reset_cnt>.
    Found 1-bit register for signal <wait_gtp_done>.
    Found 8-bit register for signal <wait_rst_cnt>.
    Found 1-bit register for signal <wait_rst_done>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <transceiver_dis>.
    Found 1-bit register for signal <gtp_rst>.
    Found 1-bit register for signal <aurora_rst>.
    Found 24-bit register for signal <dis_100ms>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <dis_100ms[23]_GND_27_o_add_2_OUT> created at line 60.
    Found 24-bit adder for signal <dis_300ms[23]_GND_27_o_add_9_OUT> created at line 76.
    Found 8-bit adder for signal <gtp_reset_cnt[7]_GND_27_o_add_16_OUT> created at line 92.
    Found 8-bit adder for signal <wait_rst_cnt[7]_GND_27_o_add_23_OUT> created at line 108.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <transceiver_reset> synthesized.

Synthesizing Unit <aurora_8b10b_1_CLOCK_MODULE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd".
        MULT = 4
        DIVIDE = 1
        CLK_PERIOD = 6.4
        OUT0_DIVIDE = 8
        OUT1_DIVIDE = 2
        OUT2_DIVIDE = 8
        OUT3_DIVIDE = 2
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <DO> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKFBDCM> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUT2> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUT3> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUT4> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUT5> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUTDCM0> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUTDCM1> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUTDCM2> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUTDCM3> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUTDCM4> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <CLKOUTDCM5> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/clock_module/aurora_8b10b_1_clock_module.vhd" line 230: Output port <DRDY> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <aurora_8b10b_1_CLOCK_MODULE> synthesized.

Synthesizing Unit <aurora_8b10b_1_RESET_LOGIC>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1_reset_logic.vhd".
    Found 1-bit register for signal <reset_debounce_r2>.
    Found 1-bit register for signal <reset_debounce_r3>.
    Found 1-bit register for signal <reset_debounce_r4>.
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Found 4-bit register for signal <reset_debounce_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <aurora_8b10b_1_RESET_LOGIC> synthesized.

Synthesizing Unit <aurora_8b10b_1_STANDARD_CC_MODULE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/cc_manager/aurora_8b10b_1_standard_cc_module.vhd".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_13d_flop_r>.
    Found 15-bit register for signal <count_16d_srl_r>.
    Found 1-bit register for signal <count_16d_flop_r>.
    Found 11-bit register for signal <count_12d_srl_r>.
    Found 1-bit register for signal <count_12d_flop_r>.
    Found 6-bit register for signal <prepare_count_r<4:9>>.
    Found 1-bit register for signal <WARN_CC>.
    Found 1-bit register for signal <reset_r>.
    Found 6-bit register for signal <cc_count_r>.
    Found 1-bit register for signal <DO_CC>.
    Found 12-bit register for signal <count_13d_srl_r>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <aurora_8b10b_1_STANDARD_CC_MODULE> synthesized.

Synthesizing Unit <aurora_8b10b_1>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd".
        SIM_GTPRESET_SPEEDUP = 0
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 542: Output port <CHANNEL_BOND_LOAD> of the instance <aurora_8b10b_1_aurora_lane_4byte_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXCHARISCOMMA_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXCHARISK_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXDISPERR_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXNOTINTABLE_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXDATA_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXBUFERR_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <TXBUFERR_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXRECCLK1_OUT> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXRECCLK2_OUT> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <RXREALIGN_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <CHBONDDONE_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <TX1N_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 599: Output port <TX1P_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 706: Output port <LL_OP_REM> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 706: Output port <LL_OP_SOF_N> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 706: Output port <LL_OP_EOF_N> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 775: Output port <AXI4_S_OP_TKEEP> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 775: Output port <AXI4_S_OP_TLAST> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/aurora_8b10b_1.vhd" line 775: Output port <LL_OP_DST_RDY_N> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RX1N_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX1P_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora_8b10b_1> synthesized.

Synthesizing Unit <aurora_8b10b_1_AURORA_LANE_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_aurora_lane_4byte.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_1_AURORA_LANE_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_1_LANE_INIT_SM_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_lane_init_sm_4byte.vhd".
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ENABLE_ERR_DETECT_Buffer>.
    Found 8-bit register for signal <counter1_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 4-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <consecutive_commas_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <begin_r>.
    Found 8-bit adder for signal <counter1_r[0]_GND_42_o_add_0_OUT> created at line 355.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
Unit <aurora_8b10b_1_LANE_INIT_SM_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_1_CHBOND_COUNT_DEC_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_chbond_count_dec_4byte.vhd".
    WARNING:Xst:2404 -  FFs/Latches <CHANNEL_BOND_LOAD_Buffer<0:0>> (without init value) have a constant value of 0 in block <aurora_8b10b_1_CHBOND_COUNT_DEC_4BYTE>.
    Summary:
	no macro.
Unit <aurora_8b10b_1_CHBOND_COUNT_DEC_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_1_SYM_GEN_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_sym_gen_4byte.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <gen_ecp_r>.
    Found 2-bit register for signal <gen_pad_r>.
    Found 32-bit register for signal <tx_pe_data_r>.
    Found 2-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_a_r>.
    Found 4-bit register for signal <gen_k_r>.
    Found 4-bit register for signal <gen_r_r>.
    Found 4-bit register for signal <gen_v_r>.
    Found 1-bit register for signal <gen_sp_r>.
    Found 1-bit register for signal <gen_spa_r>.
    Found 1-bit register for signal <TX_DATA_Buffer<31>>.
    Found 1-bit register for signal <TX_DATA_Buffer<30>>.
    Found 1-bit register for signal <TX_DATA_Buffer<29>>.
    Found 1-bit register for signal <TX_DATA_Buffer<28>>.
    Found 1-bit register for signal <TX_DATA_Buffer<27>>.
    Found 1-bit register for signal <TX_DATA_Buffer<26>>.
    Found 1-bit register for signal <TX_DATA_Buffer<25>>.
    Found 1-bit register for signal <TX_DATA_Buffer<24>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<23>>.
    Found 1-bit register for signal <TX_DATA_Buffer<22>>.
    Found 1-bit register for signal <TX_DATA_Buffer<21>>.
    Found 1-bit register for signal <TX_DATA_Buffer<20>>.
    Found 1-bit register for signal <TX_DATA_Buffer<19>>.
    Found 1-bit register for signal <TX_DATA_Buffer<18>>.
    Found 1-bit register for signal <TX_DATA_Buffer<17>>.
    Found 1-bit register for signal <TX_DATA_Buffer<16>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<15>>.
    Found 1-bit register for signal <TX_DATA_Buffer<14>>.
    Found 1-bit register for signal <TX_DATA_Buffer<13>>.
    Found 1-bit register for signal <TX_DATA_Buffer<12>>.
    Found 1-bit register for signal <TX_DATA_Buffer<11>>.
    Found 1-bit register for signal <TX_DATA_Buffer<10>>.
    Found 1-bit register for signal <TX_DATA_Buffer<9>>.
    Found 1-bit register for signal <TX_DATA_Buffer<8>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<7>>.
    Found 1-bit register for signal <TX_DATA_Buffer<6>>.
    Found 1-bit register for signal <TX_DATA_Buffer<5>>.
    Found 1-bit register for signal <TX_DATA_Buffer<4>>.
    Found 1-bit register for signal <TX_DATA_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<0>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<0>>.
    Found 2-bit register for signal <gen_scp_r>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred 172 Multiplexer(s).
Unit <aurora_8b10b_1_SYM_GEN_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_1_SYM_DEC_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_sym_dec_4byte.vhd".
WARNING:Xst:647 - Input <RX_CHAR_IS_COMMA<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <previous_cycle_data_r>.
    Found 3-bit register for signal <previous_cycle_control_r>.
    Found 1-bit register for signal <word_aligned_data_r<0>>.
    Found 1-bit register for signal <word_aligned_data_r<1>>.
    Found 1-bit register for signal <word_aligned_data_r<2>>.
    Found 1-bit register for signal <word_aligned_data_r<3>>.
    Found 1-bit register for signal <word_aligned_data_r<4>>.
    Found 1-bit register for signal <word_aligned_data_r<5>>.
    Found 1-bit register for signal <word_aligned_data_r<6>>.
    Found 1-bit register for signal <word_aligned_data_r<7>>.
    Found 1-bit register for signal <word_aligned_data_r<8>>.
    Found 1-bit register for signal <word_aligned_data_r<9>>.
    Found 1-bit register for signal <word_aligned_data_r<10>>.
    Found 1-bit register for signal <word_aligned_data_r<11>>.
    Found 1-bit register for signal <word_aligned_data_r<12>>.
    Found 1-bit register for signal <word_aligned_data_r<13>>.
    Found 1-bit register for signal <word_aligned_data_r<14>>.
    Found 1-bit register for signal <word_aligned_data_r<15>>.
    Found 1-bit register for signal <word_aligned_data_r<16>>.
    Found 1-bit register for signal <word_aligned_data_r<17>>.
    Found 1-bit register for signal <word_aligned_data_r<18>>.
    Found 1-bit register for signal <word_aligned_data_r<19>>.
    Found 1-bit register for signal <word_aligned_data_r<20>>.
    Found 1-bit register for signal <word_aligned_data_r<21>>.
    Found 1-bit register for signal <word_aligned_data_r<22>>.
    Found 1-bit register for signal <word_aligned_data_r<23>>.
    Found 1-bit register for signal <word_aligned_data_r<24>>.
    Found 1-bit register for signal <word_aligned_data_r<25>>.
    Found 1-bit register for signal <word_aligned_data_r<26>>.
    Found 1-bit register for signal <word_aligned_data_r<27>>.
    Found 1-bit register for signal <word_aligned_data_r<28>>.
    Found 1-bit register for signal <word_aligned_data_r<29>>.
    Found 1-bit register for signal <word_aligned_data_r<30>>.
    Found 1-bit register for signal <word_aligned_data_r<31>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<0>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<1>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<2>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<3>>.
    Found 32-bit register for signal <rx_pe_data_r>.
    Found 32-bit register for signal <RX_PE_DATA_Buffer>.
    Found 4-bit register for signal <rx_pe_control_r>.
    Found 4-bit register for signal <rx_pad_d_r>.
    Found 2-bit register for signal <RX_PAD_Buffer>.
    Found 2-bit register for signal <RX_PE_DATA_V_Buffer>.
    Found 8-bit register for signal <rx_scp_d_r>.
    Found 2-bit register for signal <RX_SCP_Buffer>.
    Found 8-bit register for signal <rx_ecp_d_r>.
    Found 2-bit register for signal <RX_ECP_Buffer>.
    Found 8-bit register for signal <rx_sp_r>.
    Found 1-bit register for signal <RX_SP_Buffer>.
    Found 8-bit register for signal <rx_spa_r>.
    Found 1-bit register for signal <RX_SPA_Buffer>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 1-bit register for signal <RX_NEG_Buffer>.
    Found 8-bit register for signal <got_a_d_r>.
    Found 4-bit register for signal <GOT_A_Buffer>.
    Found 8-bit register for signal <rx_v_d_r>.
    Found 1-bit register for signal <GOT_V_Buffer>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 2-bit register for signal <left_align_select_r>.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[7]_Mux_11_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[6]_Mux_12_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[5]_Mux_13_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[4]_Mux_14_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[3]_Mux_15_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[2]_Mux_16_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[1]_Mux_17_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[0]_Mux_18_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[31]_Mux_19_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[30]_Mux_20_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[29]_Mux_21_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[28]_Mux_22_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[27]_Mux_23_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[26]_Mux_24_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[25]_Mux_25_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[24]_Mux_26_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[23]_Mux_27_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[22]_Mux_28_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[21]_Mux_29_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[20]_Mux_30_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[19]_Mux_31_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[18]_Mux_32_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[17]_Mux_33_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[16]_Mux_34_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[15]_Mux_35_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[14]_Mux_36_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[13]_Mux_37_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[12]_Mux_38_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[11]_Mux_39_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[10]_Mux_40_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[9]_Mux_41_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[8]_Mux_42_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_control_r[0]_Mux_43_o> created at line 355.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[3]_Mux_44_o> created at line 378.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[2]_Mux_45_o> created at line 401.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[1]_Mux_46_o> created at line 424.
    Summary:
	inferred 206 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
Unit <aurora_8b10b_1_SYM_DEC_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_1_ERR_DETECT_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_err_detect_4byte.vhd".
    Found 2-bit register for signal <SOFT_ERR_Buffer>.
    Found 1-bit register for signal <HARD_ERR_Buffer>.
    Found 2-bit register for signal <good_count_0_r>.
    Found 2-bit register for signal <count_0_r>.
    Found 1-bit register for signal <bucket_full_0_r>.
    Found 2-bit register for signal <good_count_1_r>.
    Found 2-bit register for signal <count_1_r>.
    Found 1-bit register for signal <bucket_full_1_r>.
    Found 4-bit register for signal <soft_err_r>.
    Found finite state machine <FSM_2> for signal <good_count_0_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_112_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <count_0_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_112_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <good_count_1_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_112_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <count_1_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_112_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <aurora_8b10b_1_ERR_DETECT_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_1_GTP_WRAPPER>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd".
        SIM_GTPRESET_SPEEDUP = 0
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd" line 295: Output port <RXCLKCORCNT0_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd" line 295: Output port <RXCLKCORCNT1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd" line 295: Output port <GTPCLKOUT1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd" line 295: Output port <PLLLKDET1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd" line 295: Output port <RESETDONE0_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_transceiver_wrapper.vhd" line 295: Output port <RESETDONE1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CHBONDDONE_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK1_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CHBONDDONE_OUT_unused> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora_8b10b_1_GTP_WRAPPER> synthesized.

Synthesizing Unit <AURORA_8B10B_1_TILE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/example_design/gt/aurora_8b10b_1_tile.vhd".
        TILE_SIM_GTPRESET_SPEEDUP = 0
        TILE_CLK25_DIVIDER_0 = 1
        TILE_CLK25_DIVIDER_1 = 1
        TILE_PLL_DIVSEL_FB_0 = 2
        TILE_PLL_DIVSEL_FB_1 = 2
        TILE_PLL_DIVSEL_REF_0 = 1
        TILE_PLL_DIVSEL_REF_1 = 1
        TILE_PLL_SOURCE_0 = "PLL0"
        TILE_PLL_SOURCE_1 = "PLL1"
    Summary:
	no macro.
Unit <AURORA_8B10B_1_TILE> synthesized.

Synthesizing Unit <aurora_8b10b_1_GLOBAL_LOGIC>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_global_logic.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_1_GLOBAL_LOGIC> synthesized.

Synthesizing Unit <aurora_8b10b_1_CHANNEL_INIT_SM>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_channel_init_sm.vhd".
WARNING:Xst:647 - Input <GOT_A<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <verify_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <CHANNEL_UP_Buffer>.
    Found 1-bit register for signal <START_RX_Buffer>.
    Found 8-bit register for signal <free_count_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 16-bit register for signal <v_count_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Found 8-bit adder for signal <free_count_r[0]_GND_92_o_add_0_OUT> created at line 330.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
Unit <aurora_8b10b_1_CHANNEL_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_1_IDLE_AND_VER_GEN>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_idle_and_ver_gen.vhd".
    Found 3-bit register for signal <down_count_r>.
    Found 3-bit register for signal <downcounter_r>.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Found 1-bit register for signal <DID_VER_Buffer>.
    Found 4-bit register for signal <lfsr_reg>.
    Found 3-bit subtractor for signal <GND_93_o_GND_93_o_sub_7_OUT<2:0>> created at line 274.
    Found 8x3-bit Read Only RAM for signal <lfsr_reg[1]_PWR_73_o_wide_mux_4_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_1_IDLE_AND_VER_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_1_CHANNEL_ERR_DETECT>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_channel_err_detect.vhd".
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR_Buffer>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR_Buffer>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <RESET_CHANNEL_Buffer>.
    Found 2-bit register for signal <soft_err_r>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <aurora_8b10b_1_CHANNEL_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_1_AXI_TO_LL>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_axi_to_ll.vhd".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        REM_WIDTH = 2
        USE_UFC_REM = 0
    Found 1-bit register for signal <new_pkt_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <aurora_8b10b_1_AXI_TO_LL> synthesized.

Synthesizing Unit <aurora_8b10b_1_TX_STREAM>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_tx_stream.vhd".
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <GEN_CC>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <start_r>.
    Found 1-bit register for signal <run_r>.
    Found 1-bit register for signal <tx_dst_rdy_n_r>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <aurora_8b10b_1_TX_STREAM> synthesized.

Synthesizing Unit <aurora_8b10b_1_LL_TO_AXI>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_ll_to_axi.vhd".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        USE_UFC_REM = 0
        REM_WIDTH = 2
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit shifter logical right for signal <ll_ip_rem_inc_shift> created at line 103
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <aurora_8b10b_1_LL_TO_AXI> synthesized.

Synthesizing Unit <aurora_8b10b_1_RX_STREAM>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_1/src/aurora_8b10b_1_rx_stream.vhd".
WARNING:Xst:647 - Input <RX_PAD<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_PE_DATA_V<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ECP<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <infinite_frame_started_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <aurora_8b10b_1_RX_STREAM> synthesized.

Synthesizing Unit <Aurora_FPGA_ctrl>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_fpga_ctrl_bk.v".
    Found 8-bit register for signal <rst_fifo_cnt>.
    Found 8-bit adder for signal <rst_fifo_cnt[7]_GND_107_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <Aurora_FPGA_ctrl> synthesized.

Synthesizing Unit <prefetch_fifo>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/prefetch_fifo.v".
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/prefetch_fifo.v" line 43: Output port <full> of the instance <u_prefetch_fifo_1k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/prefetch_fifo.v" line 43: Output port <almost_empty> of the instance <u_prefetch_fifo_1k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/prefetch_fifo.v" line 43: Output port <valid> of the instance <u_prefetch_fifo_1k> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <fifo_cnt_o<9:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <fifo_wr_reg_pipe>.
    Found 32-bit register for signal <fifo_wr_dat_pipe>.
    Found 1-bit register for signal <fifo_wr_reg>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prefetch_fifo> synthesized.

Synthesizing Unit <Aurora_transmitter>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/aurora_transmitter.v".
WARNING:Xst:647 - Input <fifo_cnt<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <empty_slots<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <partner_empty_slots<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fifo_dat_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <partner_empty_slots_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tx_data_src_rdy_reg>.
    Found 8x1-bit Read Only RAM for signal <tx_data_src_rdy_reg_PWR_84_o_Mux_1_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <Aurora_transmitter> synthesized.

Synthesizing Unit <Aurora_receiver>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/aurora_receiver.v".
WARNING:Xst:653 - Signal <partner_empty_slots> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <partner_empty_slots_valid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 32-bit register for signal <fifo_data>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <Aurora_receiver> synthesized.

Synthesizing Unit <hold_fifo>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/hold_fifo.v".
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/hold_fifo.v" line 50: Output port <full> of the instance <u_hold_fifo_1k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/hold_fifo.v" line 50: Output port <almost_full> of the instance <u_hold_fifo_1k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/hold_fifo.v" line 50: Output port <almost_empty> of the instance <u_hold_fifo_1k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/hold_fifo.v" line 50: Output port <valid> of the instance <u_hold_fifo_1k> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo_wr_o_pipe>.
    Found 32-bit register for signal <fifo_wr_dat_o_pipe>.
    Found 8-bit register for signal <empty_slots_part>.
    Found 1-bit register for signal <fifo_wr_o_reg>.
    Found 8-bit subtractor for signal <PWR_86_o_data_cnt[7]_sub_9_OUT> created at line 71.
    Found 8-bit comparator greater for signal <PWR_86_o_data_cnt[7]_LessThan_8_o> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <hold_fifo> synthesized.

Synthesizing Unit <Aurora_unit_2>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_unit_2_bk.v".
    Set property "ASYNC_REG = TRUE" for signal <tx_lock_i>.
    Found 8-bit register for signal <init_cnt>.
    Found 1-bit register for signal <LANE_UP>.
    Found 1-bit register for signal <CHANNEL_UP>.
    Found 1-bit register for signal <SOFT_ERR>.
    Found 1-bit register for signal <HARD_ERR>.
    Found 1-bit register for signal <rst_fifo>.
    Found 1-bit register for signal <init_clk_cnt_toggle>.
    Found 156-bit register for signal <debug_bus_p1_dummy[155:0]>.
    Found 156-bit register for signal <debug_bus_p2>.
    Found 8-bit adder for signal <init_cnt[7]_GND_116_o_add_2_OUT> created at line 136.
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_p1<159:156>> (without init value) have a constant value of 0 in block <Aurora_unit_2>.
    WARNING:Xst:2404 -  FFs/Latches <debug_bus_p2<159:156>> (without init value) have a constant value of 0 in block <Aurora_unit_2>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 326 D-type flip-flop(s).
Unit <Aurora_unit_2> synthesized.

Synthesizing Unit <aurora_8b10b_2_CLOCK_MODULE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd".
        MULT = 4
        DIVIDE = 1
        CLK_PERIOD = 6.4
        OUT0_DIVIDE = 8
        OUT1_DIVIDE = 2
        OUT2_DIVIDE = 8
        OUT3_DIVIDE = 2
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <DO> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKFBDCM> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUT2> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUT3> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUT4> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUT5> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUTDCM0> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUTDCM1> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUTDCM2> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUTDCM3> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUTDCM4> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <CLKOUTDCM5> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.vhd" line 230: Output port <DRDY> of the instance <pll_adv_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <aurora_8b10b_2_CLOCK_MODULE> synthesized.

Synthesizing Unit <aurora_8b10b_2_RESET_LOGIC>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2_reset_logic.vhd".
    Found 1-bit register for signal <reset_debounce_r2>.
    Found 1-bit register for signal <reset_debounce_r3>.
    Found 1-bit register for signal <reset_debounce_r4>.
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Found 4-bit register for signal <reset_debounce_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <aurora_8b10b_2_RESET_LOGIC> synthesized.

Synthesizing Unit <aurora_8b10b_2_STANDARD_CC_MODULE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/cc_manager/aurora_8b10b_2_standard_cc_module.vhd".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_13d_flop_r>.
    Found 15-bit register for signal <count_16d_srl_r>.
    Found 1-bit register for signal <count_16d_flop_r>.
    Found 11-bit register for signal <count_12d_srl_r>.
    Found 1-bit register for signal <count_12d_flop_r>.
    Found 6-bit register for signal <prepare_count_r<4:9>>.
    Found 1-bit register for signal <WARN_CC>.
    Found 1-bit register for signal <reset_r>.
    Found 6-bit register for signal <cc_count_r>.
    Found 1-bit register for signal <DO_CC>.
    Found 12-bit register for signal <count_13d_srl_r>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <aurora_8b10b_2_STANDARD_CC_MODULE> synthesized.

Synthesizing Unit <aurora_8b10b_2>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd".
        SIM_GTPRESET_SPEEDUP = 0
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 542: Output port <CHANNEL_BOND_LOAD> of the instance <aurora_8b10b_2_aurora_lane_4byte_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXCHARISCOMMA_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXCHARISK_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXDISPERR_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXNOTINTABLE_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXDATA_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXBUFERR_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <TXBUFERR_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXRECCLK1_OUT> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXRECCLK2_OUT> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <RXREALIGN_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <CHBONDDONE_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <TX1N_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 599: Output port <TX1P_OUT_unused> of the instance <gtp_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 706: Output port <LL_OP_REM> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 706: Output port <LL_OP_SOF_N> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 706: Output port <LL_OP_EOF_N> of the instance <axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 775: Output port <AXI4_S_OP_TKEEP> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 775: Output port <AXI4_S_OP_TLAST> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/aurora_8b10b_2.vhd" line 775: Output port <LL_OP_DST_RDY_N> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RX1N_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX1P_IN_unused> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora_8b10b_2> synthesized.

Synthesizing Unit <aurora_8b10b_2_AURORA_LANE_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_aurora_lane_4byte.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_2_AURORA_LANE_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_2_LANE_INIT_SM_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_lane_init_sm_4byte.vhd".
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ENABLE_ERR_DETECT_Buffer>.
    Found 8-bit register for signal <counter1_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 4-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <consecutive_commas_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <begin_r>.
    Found 8-bit adder for signal <counter1_r[0]_GND_123_o_add_0_OUT> created at line 355.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_2_LANE_INIT_SM_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_2_CHBOND_COUNT_DEC_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_chbond_count_dec_4byte.vhd".
    WARNING:Xst:2404 -  FFs/Latches <CHANNEL_BOND_LOAD_Buffer<0:0>> (without init value) have a constant value of 0 in block <aurora_8b10b_2_CHBOND_COUNT_DEC_4BYTE>.
    Summary:
	no macro.
Unit <aurora_8b10b_2_CHBOND_COUNT_DEC_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_2_SYM_GEN_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_sym_gen_4byte.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <gen_ecp_r>.
    Found 2-bit register for signal <gen_pad_r>.
    Found 32-bit register for signal <tx_pe_data_r>.
    Found 2-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_a_r>.
    Found 4-bit register for signal <gen_k_r>.
    Found 4-bit register for signal <gen_r_r>.
    Found 4-bit register for signal <gen_v_r>.
    Found 1-bit register for signal <gen_sp_r>.
    Found 1-bit register for signal <gen_spa_r>.
    Found 1-bit register for signal <TX_DATA_Buffer<31>>.
    Found 1-bit register for signal <TX_DATA_Buffer<30>>.
    Found 1-bit register for signal <TX_DATA_Buffer<29>>.
    Found 1-bit register for signal <TX_DATA_Buffer<28>>.
    Found 1-bit register for signal <TX_DATA_Buffer<27>>.
    Found 1-bit register for signal <TX_DATA_Buffer<26>>.
    Found 1-bit register for signal <TX_DATA_Buffer<25>>.
    Found 1-bit register for signal <TX_DATA_Buffer<24>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<23>>.
    Found 1-bit register for signal <TX_DATA_Buffer<22>>.
    Found 1-bit register for signal <TX_DATA_Buffer<21>>.
    Found 1-bit register for signal <TX_DATA_Buffer<20>>.
    Found 1-bit register for signal <TX_DATA_Buffer<19>>.
    Found 1-bit register for signal <TX_DATA_Buffer<18>>.
    Found 1-bit register for signal <TX_DATA_Buffer<17>>.
    Found 1-bit register for signal <TX_DATA_Buffer<16>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<15>>.
    Found 1-bit register for signal <TX_DATA_Buffer<14>>.
    Found 1-bit register for signal <TX_DATA_Buffer<13>>.
    Found 1-bit register for signal <TX_DATA_Buffer<12>>.
    Found 1-bit register for signal <TX_DATA_Buffer<11>>.
    Found 1-bit register for signal <TX_DATA_Buffer<10>>.
    Found 1-bit register for signal <TX_DATA_Buffer<9>>.
    Found 1-bit register for signal <TX_DATA_Buffer<8>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<7>>.
    Found 1-bit register for signal <TX_DATA_Buffer<6>>.
    Found 1-bit register for signal <TX_DATA_Buffer<5>>.
    Found 1-bit register for signal <TX_DATA_Buffer<4>>.
    Found 1-bit register for signal <TX_DATA_Buffer<3>>.
    Found 1-bit register for signal <TX_DATA_Buffer<2>>.
    Found 1-bit register for signal <TX_DATA_Buffer<1>>.
    Found 1-bit register for signal <TX_DATA_Buffer<0>>.
    Found 1-bit register for signal <TX_CHAR_IS_K_Buffer<0>>.
    Found 2-bit register for signal <gen_scp_r>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred 172 Multiplexer(s).
Unit <aurora_8b10b_2_SYM_GEN_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_2_SYM_DEC_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_sym_dec_4byte.vhd".
WARNING:Xst:647 - Input <RX_CHAR_IS_COMMA<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <previous_cycle_data_r>.
    Found 3-bit register for signal <previous_cycle_control_r>.
    Found 1-bit register for signal <word_aligned_data_r<0>>.
    Found 1-bit register for signal <word_aligned_data_r<1>>.
    Found 1-bit register for signal <word_aligned_data_r<2>>.
    Found 1-bit register for signal <word_aligned_data_r<3>>.
    Found 1-bit register for signal <word_aligned_data_r<4>>.
    Found 1-bit register for signal <word_aligned_data_r<5>>.
    Found 1-bit register for signal <word_aligned_data_r<6>>.
    Found 1-bit register for signal <word_aligned_data_r<7>>.
    Found 1-bit register for signal <word_aligned_data_r<8>>.
    Found 1-bit register for signal <word_aligned_data_r<9>>.
    Found 1-bit register for signal <word_aligned_data_r<10>>.
    Found 1-bit register for signal <word_aligned_data_r<11>>.
    Found 1-bit register for signal <word_aligned_data_r<12>>.
    Found 1-bit register for signal <word_aligned_data_r<13>>.
    Found 1-bit register for signal <word_aligned_data_r<14>>.
    Found 1-bit register for signal <word_aligned_data_r<15>>.
    Found 1-bit register for signal <word_aligned_data_r<16>>.
    Found 1-bit register for signal <word_aligned_data_r<17>>.
    Found 1-bit register for signal <word_aligned_data_r<18>>.
    Found 1-bit register for signal <word_aligned_data_r<19>>.
    Found 1-bit register for signal <word_aligned_data_r<20>>.
    Found 1-bit register for signal <word_aligned_data_r<21>>.
    Found 1-bit register for signal <word_aligned_data_r<22>>.
    Found 1-bit register for signal <word_aligned_data_r<23>>.
    Found 1-bit register for signal <word_aligned_data_r<24>>.
    Found 1-bit register for signal <word_aligned_data_r<25>>.
    Found 1-bit register for signal <word_aligned_data_r<26>>.
    Found 1-bit register for signal <word_aligned_data_r<27>>.
    Found 1-bit register for signal <word_aligned_data_r<28>>.
    Found 1-bit register for signal <word_aligned_data_r<29>>.
    Found 1-bit register for signal <word_aligned_data_r<30>>.
    Found 1-bit register for signal <word_aligned_data_r<31>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<0>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<1>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<2>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<3>>.
    Found 32-bit register for signal <rx_pe_data_r>.
    Found 32-bit register for signal <RX_PE_DATA_Buffer>.
    Found 4-bit register for signal <rx_pe_control_r>.
    Found 4-bit register for signal <rx_pad_d_r>.
    Found 2-bit register for signal <RX_PAD_Buffer>.
    Found 2-bit register for signal <RX_PE_DATA_V_Buffer>.
    Found 8-bit register for signal <rx_scp_d_r>.
    Found 2-bit register for signal <RX_SCP_Buffer>.
    Found 8-bit register for signal <rx_ecp_d_r>.
    Found 2-bit register for signal <RX_ECP_Buffer>.
    Found 8-bit register for signal <rx_sp_r>.
    Found 1-bit register for signal <RX_SP_Buffer>.
    Found 8-bit register for signal <rx_spa_r>.
    Found 1-bit register for signal <RX_SPA_Buffer>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 1-bit register for signal <RX_NEG_Buffer>.
    Found 8-bit register for signal <got_a_d_r>.
    Found 4-bit register for signal <GOT_A_Buffer>.
    Found 8-bit register for signal <rx_v_d_r>.
    Found 1-bit register for signal <GOT_V_Buffer>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 2-bit register for signal <left_align_select_r>.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[7]_Mux_11_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[6]_Mux_12_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[5]_Mux_13_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[4]_Mux_14_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[3]_Mux_15_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[2]_Mux_16_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[1]_Mux_17_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[0]_Mux_18_o> created at line 263.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[31]_Mux_19_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[30]_Mux_20_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[29]_Mux_21_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[28]_Mux_22_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[27]_Mux_23_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[26]_Mux_24_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[25]_Mux_25_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[24]_Mux_26_o> created at line 286.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[23]_Mux_27_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[22]_Mux_28_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[21]_Mux_29_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[20]_Mux_30_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[19]_Mux_31_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[18]_Mux_32_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[17]_Mux_33_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[16]_Mux_34_o> created at line 309.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[15]_Mux_35_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[14]_Mux_36_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[13]_Mux_37_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[12]_Mux_38_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[11]_Mux_39_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[10]_Mux_40_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[9]_Mux_41_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[8]_Mux_42_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_control_r[0]_Mux_43_o> created at line 355.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[3]_Mux_44_o> created at line 378.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[2]_Mux_45_o> created at line 401.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[1]_Mux_46_o> created at line 424.
    Summary:
	inferred 206 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
Unit <aurora_8b10b_2_SYM_DEC_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_2_ERR_DETECT_4BYTE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_err_detect_4byte.vhd".
    Found 2-bit register for signal <SOFT_ERR_Buffer>.
    Found 1-bit register for signal <HARD_ERR_Buffer>.
    Found 2-bit register for signal <good_count_0_r>.
    Found 2-bit register for signal <count_0_r>.
    Found 1-bit register for signal <bucket_full_0_r>.
    Found 2-bit register for signal <good_count_1_r>.
    Found 2-bit register for signal <count_1_r>.
    Found 1-bit register for signal <bucket_full_1_r>.
    Found 4-bit register for signal <soft_err_r>.
    Found finite state machine <FSM_6> for signal <good_count_0_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_237_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <count_0_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_237_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <good_count_1_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_237_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <count_1_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 9                                              |
    | Outputs            | 2                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | ENABLE_ERR_DETECT_INV_237_o (positive)         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <aurora_8b10b_2_ERR_DETECT_4BYTE> synthesized.

Synthesizing Unit <aurora_8b10b_2_GTP_WRAPPER>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd".
        SIM_GTPRESET_SPEEDUP = 0
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd" line 295: Output port <RXCLKCORCNT0_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd" line 295: Output port <RXCLKCORCNT1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd" line 295: Output port <GTPCLKOUT1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd" line 295: Output port <PLLLKDET1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd" line 295: Output port <RESETDONE0_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.vhd" line 295: Output port <RESETDONE1_OUT> of the instance <GTP_TILE_INST> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CHBONDDONE_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK1_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <CHBONDDONE_OUT_unused> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora_8b10b_2_GTP_WRAPPER> synthesized.

Synthesizing Unit <AURORA_8B10B_2_TILE>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_tile.vhd".
        TILE_SIM_GTPRESET_SPEEDUP = 0
        TILE_CLK25_DIVIDER_0 = 1
        TILE_CLK25_DIVIDER_1 = 1
        TILE_PLL_DIVSEL_FB_0 = 2
        TILE_PLL_DIVSEL_FB_1 = 2
        TILE_PLL_DIVSEL_REF_0 = 1
        TILE_PLL_DIVSEL_REF_1 = 1
        TILE_PLL_SOURCE_0 = "PLL0"
        TILE_PLL_SOURCE_1 = "PLL1"
    Summary:
	no macro.
Unit <AURORA_8B10B_2_TILE> synthesized.

Synthesizing Unit <aurora_8b10b_2_GLOBAL_LOGIC>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_global_logic.vhd".
    Summary:
	no macro.
Unit <aurora_8b10b_2_GLOBAL_LOGIC> synthesized.

Synthesizing Unit <aurora_8b10b_2_CHANNEL_INIT_SM>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_channel_init_sm.vhd".
WARNING:Xst:647 - Input <GOT_A<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <verify_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <CHANNEL_UP_Buffer>.
    Found 1-bit register for signal <START_RX_Buffer>.
    Found 8-bit register for signal <free_count_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 16-bit register for signal <v_count_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Found 8-bit adder for signal <free_count_r[0]_GND_170_o_add_0_OUT> created at line 330.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
Unit <aurora_8b10b_2_CHANNEL_INIT_SM> synthesized.

Synthesizing Unit <aurora_8b10b_2_IDLE_AND_VER_GEN>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_idle_and_ver_gen.vhd".
    Found 3-bit register for signal <down_count_r>.
    Found 3-bit register for signal <downcounter_r>.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Found 1-bit register for signal <DID_VER_Buffer>.
    Found 4-bit register for signal <lfsr_reg>.
    Found 3-bit subtractor for signal <GND_171_o_GND_171_o_sub_7_OUT<2:0>> created at line 274.
    Found 8x3-bit Read Only RAM for signal <lfsr_reg[1]_PWR_125_o_wide_mux_4_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora_8b10b_2_IDLE_AND_VER_GEN> synthesized.

Synthesizing Unit <aurora_8b10b_2_CHANNEL_ERR_DETECT>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_channel_err_detect.vhd".
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR_Buffer>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR_Buffer>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <RESET_CHANNEL_Buffer>.
    Found 2-bit register for signal <soft_err_r>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <aurora_8b10b_2_CHANNEL_ERR_DETECT> synthesized.

Synthesizing Unit <aurora_8b10b_2_AXI_TO_LL>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_axi_to_ll.vhd".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        REM_WIDTH = 2
        USE_UFC_REM = 0
    Found 1-bit register for signal <new_pkt_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <aurora_8b10b_2_AXI_TO_LL> synthesized.

Synthesizing Unit <aurora_8b10b_2_TX_STREAM>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_tx_stream.vhd".
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <GEN_CC>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <start_r>.
    Found 1-bit register for signal <run_r>.
    Found 1-bit register for signal <tx_dst_rdy_n_r>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <aurora_8b10b_2_TX_STREAM> synthesized.

Synthesizing Unit <aurora_8b10b_2_LL_TO_AXI>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_ll_to_axi.vhd".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        USE_UFC_REM = 0
        REM_WIDTH = 2
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit shifter logical right for signal <ll_ip_rem_inc_shift> created at line 103
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <aurora_8b10b_2_LL_TO_AXI> synthesized.

Synthesizing Unit <aurora_8b10b_2_RX_STREAM>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/cores/aurora_fpga_cores/aurora_8b10b_2/src/aurora_8b10b_2_rx_stream.vhd".
WARNING:Xst:647 - Input <RX_PAD<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_PE_DATA_V<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ECP<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <infinite_frame_started_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <aurora_8b10b_2_RX_STREAM> synthesized.

Synthesizing Unit <fifo_pool>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/pool/fifo_pool.v".
WARNING:Xst:647 - Input <rst_logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/pool/fifo_pool.v" line 46: Output port <full> of the instance <u_fifo_16k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/pool/fifo_pool.v" line 46: Output port <almost_empty> of the instance <u_fifo_16k> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/pool/fifo_pool.v" line 82: Output port <almost_empty> of the instance <u_fifo_4k> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <rst_cnt>.
    Found 8-bit adder for signal <rst_cnt[7]_GND_185_o_add_2_OUT> created at line 63.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <fifo_pool> synthesized.

Synthesizing Unit <vio_wrapper>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_ctrl/vio_wrapper.v".
    Summary:
	no macro.
Unit <vio_wrapper> synthesized.

Synthesizing Unit <fo_io_MUSER_Aurora_FPGA>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/aurora_fpga.vf".
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_1>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_1>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_2>.
    Set property "SLEW = SLOW" for instance <XLXI_2>.
    Set property "DRIVE = 12" for instance <XLXI_2>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_4>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_4>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_4>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_5>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_5>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_5>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_6>.
    Set property "SLEW = SLOW" for instance <XLXI_6>.
    Set property "DRIVE = 12" for instance <XLXI_6>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_8>.
    Set property "IBUF_DELAY_VALUE = 0" for instance <XLXI_8>.
    Set property "IFD_DELAY_VALUE = AUTO" for instance <XLXI_8>.
    Summary:
	no macro.
Unit <fo_io_MUSER_Aurora_FPGA> synthesized.

Synthesizing Unit <Aurora_FPGA_LED_driver>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/aurora_fpga_led_driver.v".
    Found 1-bit register for signal <wr_en_pipe_2>.
    Found 1-bit register for signal <rd_en_pipe_1>.
    Found 1-bit register for signal <rd_en_pipe_2>.
    Found 1-bit register for signal <red_reg>.
    Found 1-bit register for signal <green_reg>.
    Found 23-bit register for signal <blink_cnt>.
    Found 26-bit register for signal <blink_red_cnt>.
    Found 26-bit register for signal <blink_valid_cnt>.
    Found 1-bit register for signal <wr_en_pipe_1>.
    Found 23-bit adder for signal <blink_cnt[22]_GND_194_o_add_6_OUT> created at line 73.
    Found 26-bit adder for signal <blink_red_cnt[25]_GND_194_o_add_11_OUT> created at line 80.
    Found 26-bit adder for signal <blink_valid_cnt[25]_GND_194_o_add_17_OUT> created at line 91.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
Unit <Aurora_FPGA_LED_driver> synthesized.

Synthesizing Unit <delay_unit>.
    Related source file is "d:/mza/fpga/idlab-daq/itop-dsp_cpci-backend/branches/2011-12-07.dsp_cpci/projects/aurora_fpga/remote_sources/_/_/src/aurora_fpga/delay_unit.v".
    Found 8-bit register for signal <rst_cnt>.
    Found 8-bit adder for signal <rst_cnt[7]_GND_195_o_add_2_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <delay_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 8x1-bit single-port Read Only RAM                     : 2
 8x3-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 40
 12-bit adder                                          : 1
 23-bit adder                                          : 2
 24-bit adder                                          : 4
 26-bit adder                                          : 4
 3-bit subtractor                                      : 2
 8-bit adder                                           : 25
 8-bit subtractor                                      : 2
# Registers                                            : 435
 1-bit register                                        : 257
 11-bit register                                       : 2
 12-bit register                                       : 3
 15-bit register                                       : 2
 156-bit register                                      : 4
 16-bit register                                       : 10
 2-bit register                                        : 27
 23-bit register                                       : 2
 24-bit register                                       : 6
 26-bit register                                       : 4
 3-bit register                                        : 8
 32-bit register                                       : 31
 4-bit register                                        : 28
 6-bit register                                        : 4
 66-bit register                                       : 2
 74-bit register                                       : 1
 76-bit register                                       : 3
 8-bit register                                        : 41
# Comparators                                          : 8
 32-bit comparator equal                               : 6
 8-bit comparator greater                              : 2
# Multiplexers                                         : 487
 1-bit 2-to-1 multiplexer                              : 399
 1-bit 4-to-1 multiplexer                              : 72
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 3
 96-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 4-bit shifter logical right                           : 2
# FSMs                                                 : 11
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_fifo_wr.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_fifo_rd.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_FPGA_ila.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_FPGA_icon.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_ctrl_ila.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/prefetch_fifo_1k.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/hold_fifo_1k.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/Aurora_vio.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/fifo_4k.ngc>.
Reading core <remote_sources/_/_/src/cores/Aurora_FPGA_cores/fifo_16k.ngc>.
Loading core <Aurora_fifo_wr> for timing and area information for instance <Aurora_wr_fifo_1>.
Loading core <Aurora_fifo_wr> for timing and area information for instance <Aurora_wr_fifo_2>.
Loading core <Aurora_fifo_rd> for timing and area information for instance <Aurora_rd_fifo_1>.
Loading core <Aurora_fifo_rd> for timing and area information for instance <Aurora_rd_fifo_2>.
Loading core <Aurora_FPGA_ila> for timing and area information for instance <u_Aurora_FPGA_ila>.
Loading core <Aurora_FPGA_ila> for timing and area information for instance <u_Aurora_FPGA_ila>.
Loading core <Aurora_FPGA_icon> for timing and area information for instance <u_Aurora_FPGA_icon>.
Loading core <Aurora_ctrl_ila> for timing and area information for instance <u_Aurora_ctrl_ila>.
Loading core <prefetch_fifo_1k> for timing and area information for instance <u_prefetch_fifo_1k>.
Loading core <hold_fifo_1k> for timing and area information for instance <u_hold_fifo_1k>.
Loading core <Aurora_ctrl_ila> for timing and area information for instance <u_Aurora_ctrl_ila>.
Loading core <Aurora_vio> for timing and area information for instance <u_Aurora_vioa>.
Loading core <fifo_4k> for timing and area information for instance <u_fifo_4k>.
Loading core <fifo_16k> for timing and area information for instance <u_fifo_16k>.
WARNING:Xst:1290 - Hierarchical block <aurora_8b10b_1_chbond_count_dec_4byte_i> is unconnected in block <aurora_8b10b_1_aurora_lane_4byte_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <aurora_8b10b_2_chbond_count_dec_4byte_i> is unconnected in block <aurora_8b10b_2_aurora_lane_4byte_0_i>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <aurora_8b10b_1_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <aurora_8b10b_1_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora_8b10b_1_sym_dec_4byte_i> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <cc_count_r_2> in Unit <standard_cc_module_i> is equivalent to the following 2 FFs/Latches, which will be removed : <cc_count_r_1> <cc_count_r_0> 
INFO:Xst:2261 - The FF/Latch <debug_bus_p1_68> in Unit <u_Aurora_unit_1> is equivalent to the following 11 FFs/Latches, which will be removed : <debug_bus_p1_69> <debug_bus_p1_70> <debug_bus_p1_71> <debug_bus_p1_72> <debug_bus_p1_73> <debug_bus_p1_74> <debug_bus_p1_75> <debug_bus_p1_76> <debug_bus_p1_77> <debug_bus_p1_152> <debug_bus_p1_153> 
INFO:Xst:2261 - The FF/Latch <rst_fifo> in Unit <u_Aurora_unit_1> is equivalent to the following FF/Latch, which will be removed : <debug_bus_p1_151> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <aurora_8b10b_2_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <aurora_8b10b_2_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora_8b10b_2_sym_dec_4byte_i> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <cc_count_r_2> in Unit <standard_cc_module_i> is equivalent to the following 2 FFs/Latches, which will be removed : <cc_count_r_1> <cc_count_r_0> 
INFO:Xst:2261 - The FF/Latch <debug_bus_p1_68> in Unit <u_Aurora_unit_2> is equivalent to the following 11 FFs/Latches, which will be removed : <debug_bus_p1_69> <debug_bus_p1_70> <debug_bus_p1_71> <debug_bus_p1_72> <debug_bus_p1_73> <debug_bus_p1_74> <debug_bus_p1_75> <debug_bus_p1_76> <debug_bus_p1_77> <debug_bus_p1_152> <debug_bus_p1_153> 
INFO:Xst:2261 - The FF/Latch <rst_fifo> in Unit <u_Aurora_unit_2> is equivalent to the following FF/Latch, which will be removed : <debug_bus_p1_151> 
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_68> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <standard_cc_module_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <standard_cc_module_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_68> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_68> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_69> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_70> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_71> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_72> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_73> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_74> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_75> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_76> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_77> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_152> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_153> (without init value) has a constant value of 0 in block <u_Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_153> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_152> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_77> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_76> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_75> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_74> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_73> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_72> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_71> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_70> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_69> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_68> (without init value) has a constant value of 0 in block <u_Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <debug_bus_reg_74> of sequential type is unconnected in block <u_Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_75> of sequential type is unconnected in block <u_Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_1_74> of sequential type is unconnected in block <u_Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_1_75> of sequential type is unconnected in block <u_Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_2_74> of sequential type is unconnected in block <u_Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_2_75> of sequential type is unconnected in block <u_Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <RX_PE_DATA_V_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_PE_DATA_V_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.

Synthesizing (advanced) Unit <Aurora_FPGA_LED_driver>.
The following registers are absorbed into counter <blink_red_cnt>: 1 register on signal <blink_red_cnt>.
The following registers are absorbed into counter <blink_cnt>: 1 register on signal <blink_cnt>.
The following registers are absorbed into counter <blink_valid_cnt>: 1 register on signal <blink_valid_cnt>.
Unit <Aurora_FPGA_LED_driver> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_FPGA_ctrl>.
The following registers are absorbed into counter <rst_fifo_cnt>: 1 register on signal <rst_fifo_cnt>.
Unit <Aurora_FPGA_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_clk_gen_top>.
The following registers are absorbed into counter <dcm_rst_cnt>: 1 register on signal <dcm_rst_cnt>.
The following registers are absorbed into counter <wb_reset_cnt>: 1 register on signal <wb_reset_cnt>.
Unit <Aurora_clk_gen_top> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_transmitter>.
INFO:Xst:3231 - The small RAM <Mram_tx_data_src_rdy_reg_PWR_84_o_Mux_1_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(tx_data_src_rdy_reg,fifo_rd_in,tx_data_dst_rdy)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Aurora_transmitter> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_unit_1>.
The following registers are absorbed into counter <init_cnt>: 1 register on signal <init_cnt>.
Unit <Aurora_unit_1> synthesized (advanced).

Synthesizing (advanced) Unit <Aurora_unit_2>.
The following registers are absorbed into counter <init_cnt>: 1 register on signal <init_cnt>.
Unit <Aurora_unit_2> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_CHANNEL_INIT_SM>.
The following registers are absorbed into counter <free_count_r>: 1 register on signal <free_count_r>.
Unit <aurora_8b10b_1_CHANNEL_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_IDLE_AND_VER_GEN>.
The following registers are absorbed into counter <downcounter_r>: 1 register on signal <downcounter_r>.
INFO:Xst:3231 - The small RAM <Mram_lfsr_reg[1]_PWR_73_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lfsr_reg<1:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <aurora_8b10b_1_IDLE_AND_VER_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_1_LANE_INIT_SM_4BYTE>.
The following registers are absorbed into counter <counter1_r>: 1 register on signal <counter1_r>.
Unit <aurora_8b10b_1_LANE_INIT_SM_4BYTE> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_CHANNEL_INIT_SM>.
The following registers are absorbed into counter <free_count_r>: 1 register on signal <free_count_r>.
Unit <aurora_8b10b_2_CHANNEL_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_IDLE_AND_VER_GEN>.
The following registers are absorbed into counter <downcounter_r>: 1 register on signal <downcounter_r>.
INFO:Xst:3231 - The small RAM <Mram_lfsr_reg[1]_PWR_125_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lfsr_reg<1:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <aurora_8b10b_2_IDLE_AND_VER_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_8b10b_2_LANE_INIT_SM_4BYTE>.
The following registers are absorbed into counter <counter1_r>: 1 register on signal <counter1_r>.
Unit <aurora_8b10b_2_LANE_INIT_SM_4BYTE> synthesized (advanced).

Synthesizing (advanced) Unit <delay_unit>.
The following registers are absorbed into counter <rst_cnt>: 1 register on signal <rst_cnt>.
Unit <delay_unit> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_pool>.
The following registers are absorbed into counter <rst_cnt>: 1 register on signal <rst_cnt>.
Unit <fifo_pool> synthesized (advanced).

Synthesizing (advanced) Unit <rst_flag_delay>.
The following registers are absorbed into counter <rst_cnt>: 1 register on signal <rst_cnt>.
Unit <rst_flag_delay> synthesized (advanced).

Synthesizing (advanced) Unit <transceiver_reset>.
The following registers are absorbed into counter <dis_300ms>: 1 register on signal <dis_300ms>.
The following registers are absorbed into counter <gtp_reset_cnt>: 1 register on signal <gtp_reset_cnt>.
The following registers are absorbed into counter <wait_rst_cnt>: 1 register on signal <wait_rst_cnt>.
The following registers are absorbed into counter <dis_100ms>: 1 register on signal <dis_100ms>.
Unit <transceiver_reset> synthesized (advanced).
WARNING:Xst:2677 - Node <debug_bus_reg_74> of sequential type is unconnected in block <Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_75> of sequential type is unconnected in block <Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_1_74> of sequential type is unconnected in block <Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_1_75> of sequential type is unconnected in block <Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_2_74> of sequential type is unconnected in block <Aurora_FPGA_debug>.
WARNING:Xst:2677 - Node <debug_bus_reg_2_75> of sequential type is unconnected in block <Aurora_FPGA_debug>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 8x1-bit single-port distributed Read Only RAM         : 2
 8x3-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 2
 8-bit subtractor                                      : 2
# Counters                                             : 38
 12-bit up counter                                     : 1
 23-bit up counter                                     : 2
 24-bit up counter                                     : 4
 26-bit up counter                                     : 4
 3-bit down counter                                    : 2
 8-bit up counter                                      : 25
# Registers                                            : 3055
 Flip-Flops                                            : 3055
# Comparators                                          : 8
 32-bit comparator equal                               : 6
 8-bit comparator greater                              : 2
# Multiplexers                                         : 484
 1-bit 2-to-1 multiplexer                              : 399
 1-bit 4-to-1 multiplexer                              : 72
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2
 96-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 4-bit shifter logical right                           : 2
# FSMs                                                 : 11
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_153> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_152> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_77> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_76> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_75> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_74> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_73> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_72> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_71> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_70> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_69> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_68> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_153> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_152> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_77> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_76> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_75> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_74> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_73> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_72> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_71> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_70> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_69> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_68> (without init value) has a constant value of 0 in block <Aurora_unit_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <aurora_8b10b_1_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_1> has a constant value of 0 in block <aurora_8b10b_1_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_0> has a constant value of 0 in block <aurora_8b10b_1_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_153> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_152> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_77> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_76> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_75> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_74> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_73> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_72> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_71> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_70> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_69> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debug_bus_p1_68> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_153> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_152> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_77> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_76> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_75> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_74> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_73> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_72> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_71> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_70> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_69> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_bus_p2_68> (without init value) has a constant value of 0 in block <Aurora_unit_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <aurora_8b10b_2_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_1> has a constant value of 0 in block <aurora_8b10b_2_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_0> has a constant value of 0 in block <aurora_8b10b_2_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rst_fifo> in Unit <Aurora_unit_1> is equivalent to the following FF/Latch, which will be removed : <debug_bus_p1_151> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora_8b10b_1_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <aurora_8b10b_1_SYM_DEC_4BYTE> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <aurora_8b10b_1_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_3> in Unit <aurora_8b10b_1_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_7> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora_8b10b_1_SYM_DEC_4BYTE> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_6> in Unit <aurora_8b10b_1_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_ecp_d_r_6> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <aurora_8b10b_1_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_ecp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rst_fifo> in Unit <Aurora_unit_2> is equivalent to the following FF/Latch, which will be removed : <debug_bus_p1_151> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <aurora_8b10b_2_SYM_DEC_4BYTE> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <aurora_8b10b_2_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <aurora_8b10b_2_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_ecp_d_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora_8b10b_2_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_6> in Unit <aurora_8b10b_2_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_ecp_d_r_6> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora_8b10b_2_SYM_DEC_4BYTE> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_3> in Unit <aurora_8b10b_2_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_FPGA_BUS/u_bus_master/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 011   | 011
 101   | 101
 100   | 100
 001   | 001
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_1/u_transceiver_reset/FSM_1> on signal <state[1:5]> with one-hot encoding.
Optimizing FSM <u_Aurora_unit_2/u_transceiver_reset/FSM_1> on signal <state[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 001   | 00001
 000   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/FSM_4> on signal <good_count_1_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/FSM_2> on signal <good_count_0_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/FSM_3> on signal <count_0_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/FSM_5> on signal <count_1_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/FSM_8> on signal <good_count_1_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/FSM_6> on signal <good_count_0_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/FSM_7> on signal <count_0_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/FSM_9> on signal <count_1_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <rst_cnt_5> of sequential type is unconnected in block <rst_flag_delay>.
WARNING:Xst:2677 - Node <rst_cnt_6> of sequential type is unconnected in block <rst_flag_delay>.
WARNING:Xst:2677 - Node <rst_cnt_7> of sequential type is unconnected in block <rst_flag_delay>.
WARNING:Xst:2677 - Node <rst_fifo_cnt_5> of sequential type is unconnected in block <Aurora_FPGA_ctrl>.
WARNING:Xst:2677 - Node <rst_fifo_cnt_6> of sequential type is unconnected in block <Aurora_FPGA_ctrl>.
WARNING:Xst:2677 - Node <rst_fifo_cnt_7> of sequential type is unconnected in block <Aurora_FPGA_ctrl>.
WARNING:Xst:2677 - Node <dis_100ms_23> of sequential type is unconnected in block <transceiver_reset>.
WARNING:Xst:2677 - Node <blink_cnt_22> of sequential type is unconnected in block <Aurora_FPGA_LED_driver>.
WARNING:Xst:2677 - Node <rst_cnt_5> of sequential type is unconnected in block <fifo_pool>.
WARNING:Xst:2677 - Node <rst_cnt_6> of sequential type is unconnected in block <fifo_pool>.
WARNING:Xst:2677 - Node <rst_cnt_7> of sequential type is unconnected in block <fifo_pool>.
WARNING:Xst:2677 - Node <rst_cnt_5> of sequential type is unconnected in block <delay_unit>.
WARNING:Xst:2677 - Node <rst_cnt_6> of sequential type is unconnected in block <delay_unit>.
WARNING:Xst:2677 - Node <rst_cnt_7> of sequential type is unconnected in block <delay_unit>.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clk:clk'
Last warning will be issued only once.

Optimizing unit <Aurora_FPGA> ...

Optimizing unit <Aurora_FPGA_BUS_MUSER_Aurora_FPGA> ...

Optimizing unit <Aurora_FPGA_clock> ...

Optimizing unit <bus_master_pipeline> ...

Optimizing unit <Aurora_receiver> ...

Optimizing unit <aurora_8b10b_1> ...

Optimizing unit <aurora_8b10b_1_GTP_WRAPPER> ...

Optimizing unit <AURORA_8B10B_1_TILE> ...

Optimizing unit <aurora_8b10b_1_AURORA_LANE_4BYTE> ...

Optimizing unit <aurora_8b10b_1_CHBOND_COUNT_DEC_4BYTE> ...

Optimizing unit <aurora_8b10b_1_GLOBAL_LOGIC> ...

Optimizing unit <aurora_8b10b_2> ...

Optimizing unit <aurora_8b10b_2_GTP_WRAPPER> ...

Optimizing unit <AURORA_8B10B_2_TILE> ...

Optimizing unit <aurora_8b10b_2_AURORA_LANE_4BYTE> ...

Optimizing unit <aurora_8b10b_2_CHBOND_COUNT_DEC_4BYTE> ...

Optimizing unit <aurora_8b10b_2_GLOBAL_LOGIC> ...

Optimizing unit <fo_io_MUSER_Aurora_FPGA> ...

Optimizing unit <vio_wrapper> ...

Optimizing unit <down_fifo_interface_debug> ...

Optimizing unit <rst_flag_delay> ...

Optimizing unit <Aurora_FPGA_iobuf> ...

Optimizing unit <Aurora_clk_gen_top> ...

Optimizing unit <bus_master> ...

Optimizing unit <Aurora_FPGA_debug> ...

Optimizing unit <Aurora_unit_1> ...

Optimizing unit <Aurora_FPGA_ctrl> ...

Optimizing unit <prefetch_fifo> ...

Optimizing unit <Aurora_transmitter> ...

Optimizing unit <hold_fifo> ...

Optimizing unit <transceiver_reset> ...

Optimizing unit <aurora_8b10b_1_RESET_LOGIC> ...

Optimizing unit <aurora_8b10b_1_AXI_TO_LL> ...

Optimizing unit <aurora_8b10b_1_TX_STREAM> ...

Optimizing unit <aurora_8b10b_1_LANE_INIT_SM_4BYTE> ...

Optimizing unit <aurora_8b10b_1_SYM_GEN_4BYTE> ...

Optimizing unit <aurora_8b10b_1_ERR_DETECT_4BYTE> ...

Optimizing unit <aurora_8b10b_1_SYM_DEC_4BYTE> ...

Optimizing unit <aurora_8b10b_1_CHANNEL_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_1_CHANNEL_INIT_SM> ...

Optimizing unit <aurora_8b10b_1_IDLE_AND_VER_GEN> ...

Optimizing unit <aurora_8b10b_1_RX_STREAM> ...

Optimizing unit <aurora_8b10b_1_LL_TO_AXI> ...

Optimizing unit <aurora_8b10b_1_CLOCK_MODULE> ...

Optimizing unit <aurora_8b10b_1_STANDARD_CC_MODULE> ...

Optimizing unit <Aurora_unit_2> ...

Optimizing unit <aurora_8b10b_2_RESET_LOGIC> ...

Optimizing unit <aurora_8b10b_2_AXI_TO_LL> ...

Optimizing unit <aurora_8b10b_2_TX_STREAM> ...

Optimizing unit <aurora_8b10b_2_LANE_INIT_SM_4BYTE> ...

Optimizing unit <aurora_8b10b_2_SYM_GEN_4BYTE> ...

Optimizing unit <aurora_8b10b_2_ERR_DETECT_4BYTE> ...

Optimizing unit <aurora_8b10b_2_SYM_DEC_4BYTE> ...

Optimizing unit <aurora_8b10b_2_CHANNEL_ERR_DETECT> ...

Optimizing unit <aurora_8b10b_2_CHANNEL_INIT_SM> ...

Optimizing unit <aurora_8b10b_2_IDLE_AND_VER_GEN> ...

Optimizing unit <aurora_8b10b_2_RX_STREAM> ...

Optimizing unit <aurora_8b10b_2_LL_TO_AXI> ...

Optimizing unit <aurora_8b10b_2_CLOCK_MODULE> ...

Optimizing unit <aurora_8b10b_2_STANDARD_CC_MODULE> ...

Optimizing unit <data_repeater> ...

Optimizing unit <Aurora_FPGA_LED_driver> ...

Optimizing unit <fifo_pool> ...

Optimizing unit <bad_ch_detect> ...

Optimizing unit <delay_unit> ...
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_1_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_1> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_pad_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <aurora_8b10b_2_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <LANE_UP> of sequential type is unconnected in block <u_Aurora_unit_1>.
WARNING:Xst:2677 - Node <empty_slots_part_0> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_1> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_2> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_3> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_4> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_5> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_6> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_7> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <new_pkt_r> of sequential type is unconnected in block <axi_to_ll_pdu_i>.
WARNING:Xst:1290 - Hierarchical block <aurora_8b10b_1_chbond_count_dec_4byte_i> is unconnected in block <aurora_8b10b_1_aurora_lane_4byte_0_i>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <rx_pad_d_r_2> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_pad_d_r_0> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_PAD_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_PAD_Buffer_0> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_PE_DATA_V_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_7> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_5> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_4> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_3> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_1> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_0> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_ECP_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_ECP_Buffer_0> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_7> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_6> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_5> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_4> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_3> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_2> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_1> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_0> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_3> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_2> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_0> of sequential type is unconnected in block <aurora_8b10b_1_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <WARN_CC> of sequential type is unconnected in block <standard_cc_module_i>.
WARNING:Xst:2677 - Node <LANE_UP> of sequential type is unconnected in block <u_Aurora_unit_2>.
WARNING:Xst:2677 - Node <empty_slots_part_0> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_1> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_2> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_3> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_4> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_5> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_6> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <empty_slots_part_7> of sequential type is unconnected in block <u_hold_fifo>.
WARNING:Xst:2677 - Node <new_pkt_r> of sequential type is unconnected in block <axi_to_ll_pdu_i>.
WARNING:Xst:1290 - Hierarchical block <aurora_8b10b_2_chbond_count_dec_4byte_i> is unconnected in block <aurora_8b10b_2_aurora_lane_4byte_0_i>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <rx_pad_d_r_2> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_pad_d_r_0> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_PAD_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_PAD_Buffer_0> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_PE_DATA_V_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_7> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_5> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_4> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_3> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_1> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <rx_ecp_d_r_0> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_ECP_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <RX_ECP_Buffer_0> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_7> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_6> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_5> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_4> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_3> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_2> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_1> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <got_a_d_r_0> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_3> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_2> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_1> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <GOT_A_Buffer_0> of sequential type is unconnected in block <aurora_8b10b_2_sym_dec_4byte_i>.
WARNING:Xst:2677 - Node <WARN_CC> of sequential type is unconnected in block <standard_cc_module_i>.
WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_16/control<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/XLXI_17/control<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control1<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control2<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control3<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control4<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/control5<3> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_1/CONTROL<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge u_Aurora_unit_2/CONTROL<0> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<35> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<34> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<33> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<32> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<31> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<30> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<29> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<28> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<27> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<26> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<25> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<24> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<23> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<22> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<21> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<20> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<19> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<18> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<17> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<16> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<15> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<14> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<13> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<12> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<11> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<10> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<9> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<8> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<7> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<6> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<5> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<4> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<2> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<1> has no source ports and will not be translated to ABC.WARNING:Xst - Edge XLXI_4/control<0> has no source ports and will not be translated to ABC.
Mapping all equations...
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Aurora_FPGA, actual ratio is 10.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_wr_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_wr_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_rd_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_rd_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_4k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_16k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_4k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_16k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_wr_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_wr_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_rd_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_rd_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_wr_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_wr_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_rd_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Aurora_rd_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <Aurora_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_prefetch_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_prefetch_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_prefetch_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_hold_fifo_1k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_hold_fifo_1k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1> in Unit <u_hold_fifo_1k> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <down_count_r_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_k_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <gen_v_flop_1_i> in Unit <idle_and_ver_gen_i> is equivalent to the following 2 FFs/Latches : <gen_v_flop_2_i> <gen_v_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_0> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_1_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_1> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_2_i> 
INFO:Xst:2260 - The FF/Latch <lfsr_reg_2> in Unit <idle_and_ver_gen_i> is equivalent to the following FF/Latch : <gen_r_flop_3_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_4k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_16k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_4k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_16k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_4k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_16k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_4k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_4k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_fifo_16k> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7> in Unit <u_fifo_16k> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1> 

Final Macro Processing ...

Processing Unit <XLXI_47> :
	Found 2-bit shift register for signal <wr_en_pipe_2>.
	Found 2-bit shift register for signal <rd_en_pipe_2>.
Unit <XLXI_47> processed.

Processing Unit <XLXI_50> :
	Found 2-bit shift register for signal <wr_en_pipe_2>.
	Found 2-bit shift register for signal <rd_en_pipe_2>.
Unit <XLXI_50> processed.

Processing Unit <aurora_8b10b_1_lane_init_sm_4byte_i> :
	Found 16-bit shift register for signal <counter2_r_15>.
	Found 4-bit shift register for signal <counter3_r_3>.
	Found 16-bit shift register for signal <counter4_r_15>.
	Found 16-bit shift register for signal <counter5_r_15>.
Unit <aurora_8b10b_1_lane_init_sm_4byte_i> processed.

Processing Unit <aurora_8b10b_1_sym_dec_4byte_i> :
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_31>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_30>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_29>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_28>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_27>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_26>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_25>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_24>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_23>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_22>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_21>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_20>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_19>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_18>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_17>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_16>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_15>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_14>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_13>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_12>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_11>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_10>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_9>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_8>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_7>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_6>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_5>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_4>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_3>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_2>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_1>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_0>.
Unit <aurora_8b10b_1_sym_dec_4byte_i> processed.

Processing Unit <aurora_8b10b_2_lane_init_sm_4byte_i> :
	Found 16-bit shift register for signal <counter2_r_15>.
	Found 4-bit shift register for signal <counter3_r_3>.
	Found 16-bit shift register for signal <counter4_r_15>.
	Found 16-bit shift register for signal <counter5_r_15>.
Unit <aurora_8b10b_2_lane_init_sm_4byte_i> processed.

Processing Unit <aurora_8b10b_2_sym_dec_4byte_i> :
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_31>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_30>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_29>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_28>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_27>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_26>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_25>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_24>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_23>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_22>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_21>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_20>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_19>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_18>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_17>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_16>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_15>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_14>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_13>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_12>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_11>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_10>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_9>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_8>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_7>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_6>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_5>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_4>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_3>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_2>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_1>.
	Found 2-bit shift register for signal <RX_PE_DATA_Buffer_0>.
Unit <aurora_8b10b_2_sym_dec_4byte_i> processed.

Processing Unit <channel_err_detect_i> :
	Found 2-bit shift register for signal <CHANNEL_HARD_ERR_Buffer>.
	Found 2-bit shift register for signal <CHANNEL_HARD_ERR_Buffer>.
Unit <channel_err_detect_i> processed.

Processing Unit <channel_init_sm_i> :
	Found 15-bit shift register for signal <v_count_r_15>.
	Found 16-bit shift register for signal <verify_watchdog_r_15>.
	Found 3-bit shift register for signal <rxver_count_r_2>.
	Found 8-bit shift register for signal <txver_count_r_7>.
	Found 15-bit shift register for signal <v_count_r_15>.
	Found 16-bit shift register for signal <verify_watchdog_r_15>.
	Found 3-bit shift register for signal <rxver_count_r_2>.
	Found 8-bit shift register for signal <txver_count_r_7>.
Unit <channel_init_sm_i> processed.

Processing Unit <standard_cc_module_i> :
	Found 5-bit shift register for signal <prepare_count_r_9>.
	Found 12-bit shift register for signal <count_13d_srl_r_11>.
	Found 5-bit shift register for signal <prepare_count_r_9>.
	Found 12-bit shift register for signal <count_13d_srl_r_11>.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <count_12d_srl_r_10> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <count_12d_srl_r_10> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <standard_cc_module_i> processed.

Processing Unit <u_Aurora_FPGA_debug> :
	Found 4-bit shift register for signal <debug_bus_reg_3_0>.
	Found 4-bit shift register for signal <debug_bus_reg_3_1>.
	Found 4-bit shift register for signal <debug_bus_reg_3_2>.
	Found 3-bit shift register for signal <debug_bus_reg_3_3>.
	Found 3-bit shift register for signal <debug_bus_reg_3_4>.
	Found 4-bit shift register for signal <debug_bus_reg_3_5>.
	Found 3-bit shift register for signal <debug_bus_reg_3_6>.
	Found 3-bit shift register for signal <debug_bus_reg_3_7>.
	Found 3-bit shift register for signal <debug_bus_reg_3_8>.
	Found 3-bit shift register for signal <debug_bus_reg_3_9>.
	Found 3-bit shift register for signal <debug_bus_reg_3_10>.
	Found 3-bit shift register for signal <debug_bus_reg_3_11>.
	Found 3-bit shift register for signal <debug_bus_reg_3_12>.
	Found 3-bit shift register for signal <debug_bus_reg_3_13>.
	Found 3-bit shift register for signal <debug_bus_reg_3_14>.
	Found 3-bit shift register for signal <debug_bus_reg_3_15>.
	Found 3-bit shift register for signal <debug_bus_reg_3_16>.
	Found 3-bit shift register for signal <debug_bus_reg_3_17>.
	Found 3-bit shift register for signal <debug_bus_reg_3_18>.
	Found 3-bit shift register for signal <debug_bus_reg_3_19>.
	Found 3-bit shift register for signal <debug_bus_reg_3_20>.
	Found 3-bit shift register for signal <debug_bus_reg_3_21>.
	Found 3-bit shift register for signal <debug_bus_reg_3_22>.
	Found 3-bit shift register for signal <debug_bus_reg_3_23>.
	Found 3-bit shift register for signal <debug_bus_reg_3_24>.
	Found 3-bit shift register for signal <debug_bus_reg_3_25>.
	Found 3-bit shift register for signal <debug_bus_reg_3_26>.
	Found 3-bit shift register for signal <debug_bus_reg_3_27>.
	Found 3-bit shift register for signal <debug_bus_reg_3_28>.
	Found 3-bit shift register for signal <debug_bus_reg_3_29>.
	Found 3-bit shift register for signal <debug_bus_reg_3_30>.
	Found 3-bit shift register for signal <debug_bus_reg_3_31>.
	Found 3-bit shift register for signal <debug_bus_reg_3_32>.
	Found 3-bit shift register for signal <debug_bus_reg_3_33>.
	Found 3-bit shift register for signal <debug_bus_reg_3_34>.
	Found 3-bit shift register for signal <debug_bus_reg_3_35>.
	Found 3-bit shift register for signal <debug_bus_reg_3_36>.
	Found 3-bit shift register for signal <debug_bus_reg_3_37>.
	Found 3-bit shift register for signal <debug_bus_reg_3_38>.
	Found 3-bit shift register for signal <debug_bus_reg_3_39>.
	Found 3-bit shift register for signal <debug_bus_reg_3_40>.
	Found 3-bit shift register for signal <debug_bus_reg_3_41>.
	Found 3-bit shift register for signal <debug_bus_reg_3_42>.
	Found 3-bit shift register for signal <debug_bus_reg_3_43>.
	Found 3-bit shift register for signal <debug_bus_reg_3_44>.
	Found 3-bit shift register for signal <debug_bus_reg_3_45>.
	Found 3-bit shift register for signal <debug_bus_reg_3_46>.
	Found 3-bit shift register for signal <debug_bus_reg_3_47>.
	Found 3-bit shift register for signal <debug_bus_reg_3_48>.
	Found 3-bit shift register for signal <debug_bus_reg_3_49>.
	Found 3-bit shift register for signal <debug_bus_reg_3_50>.
	Found 3-bit shift register for signal <debug_bus_reg_3_51>.
	Found 3-bit shift register for signal <debug_bus_reg_3_52>.
	Found 3-bit shift register for signal <debug_bus_reg_3_53>.
	Found 3-bit shift register for signal <debug_bus_reg_3_54>.
	Found 3-bit shift register for signal <debug_bus_reg_3_55>.
	Found 3-bit shift register for signal <debug_bus_reg_3_56>.
	Found 3-bit shift register for signal <debug_bus_reg_3_57>.
	Found 3-bit shift register for signal <debug_bus_reg_3_58>.
	Found 3-bit shift register for signal <debug_bus_reg_3_59>.
	Found 3-bit shift register for signal <debug_bus_reg_3_60>.
	Found 3-bit shift register for signal <debug_bus_reg_3_61>.
	Found 3-bit shift register for signal <debug_bus_reg_3_62>.
	Found 3-bit shift register for signal <debug_bus_reg_3_63>.
	Found 3-bit shift register for signal <debug_bus_reg_3_64>.
	Found 3-bit shift register for signal <debug_bus_reg_3_65>.
	Found 3-bit shift register for signal <debug_bus_reg_3_66>.
	Found 3-bit shift register for signal <debug_bus_reg_3_67>.
	Found 3-bit shift register for signal <debug_bus_reg_3_68>.
	Found 3-bit shift register for signal <debug_bus_reg_3_69>.
	Found 4-bit shift register for signal <debug_bus_reg_3_70>.
	Found 4-bit shift register for signal <debug_bus_reg_3_71>.
	Found 4-bit shift register for signal <debug_bus_reg_3_72>.
	Found 4-bit shift register for signal <debug_bus_reg_3_73>.
Unit <u_Aurora_FPGA_debug> processed.

Processing Unit <u_Aurora_unit_1> :
	Found 2-bit shift register for signal <debug_bus_p2_1>.
	Found 2-bit shift register for signal <debug_bus_p2_2>.
	Found 2-bit shift register for signal <debug_bus_p2_3>.
	Found 2-bit shift register for signal <debug_bus_p2_4>.
	Found 2-bit shift register for signal <debug_bus_p2_5>.
	Found 2-bit shift register for signal <debug_bus_p2_6>.
	Found 2-bit shift register for signal <debug_bus_p2_7>.
	Found 2-bit shift register for signal <debug_bus_p2_8>.
	Found 2-bit shift register for signal <debug_bus_p2_9>.
	Found 2-bit shift register for signal <debug_bus_p2_10>.
	Found 2-bit shift register for signal <debug_bus_p2_11>.
	Found 2-bit shift register for signal <debug_bus_p2_12>.
	Found 2-bit shift register for signal <debug_bus_p2_13>.
	Found 2-bit shift register for signal <debug_bus_p2_14>.
	Found 2-bit shift register for signal <debug_bus_p2_15>.
	Found 2-bit shift register for signal <debug_bus_p2_16>.
	Found 2-bit shift register for signal <debug_bus_p2_17>.
	Found 2-bit shift register for signal <debug_bus_p2_18>.
	Found 2-bit shift register for signal <debug_bus_p2_19>.
	Found 2-bit shift register for signal <debug_bus_p2_20>.
	Found 2-bit shift register for signal <debug_bus_p2_21>.
	Found 2-bit shift register for signal <debug_bus_p2_22>.
	Found 2-bit shift register for signal <debug_bus_p2_23>.
	Found 2-bit shift register for signal <debug_bus_p2_24>.
	Found 2-bit shift register for signal <debug_bus_p2_25>.
	Found 2-bit shift register for signal <debug_bus_p2_26>.
	Found 2-bit shift register for signal <debug_bus_p2_27>.
	Found 2-bit shift register for signal <debug_bus_p2_28>.
	Found 2-bit shift register for signal <debug_bus_p2_29>.
	Found 2-bit shift register for signal <debug_bus_p2_30>.
	Found 2-bit shift register for signal <debug_bus_p2_31>.
	Found 2-bit shift register for signal <debug_bus_p2_32>.
	Found 2-bit shift register for signal <debug_bus_p2_33>.
	Found 2-bit shift register for signal <debug_bus_p2_34>.
	Found 2-bit shift register for signal <debug_bus_p2_35>.
	Found 2-bit shift register for signal <debug_bus_p2_36>.
	Found 2-bit shift register for signal <debug_bus_p2_37>.
	Found 2-bit shift register for signal <debug_bus_p2_38>.
	Found 2-bit shift register for signal <debug_bus_p2_39>.
	Found 2-bit shift register for signal <debug_bus_p2_40>.
	Found 2-bit shift register for signal <debug_bus_p2_41>.
	Found 2-bit shift register for signal <debug_bus_p2_42>.
	Found 2-bit shift register for signal <debug_bus_p2_43>.
	Found 2-bit shift register for signal <debug_bus_p2_44>.
	Found 2-bit shift register for signal <debug_bus_p2_45>.
	Found 2-bit shift register for signal <debug_bus_p2_46>.
	Found 2-bit shift register for signal <debug_bus_p2_47>.
	Found 2-bit shift register for signal <debug_bus_p2_48>.
	Found 2-bit shift register for signal <debug_bus_p2_49>.
	Found 2-bit shift register for signal <debug_bus_p2_50>.
	Found 2-bit shift register for signal <debug_bus_p2_51>.
	Found 2-bit shift register for signal <debug_bus_p2_52>.
	Found 2-bit shift register for signal <debug_bus_p2_53>.
	Found 2-bit shift register for signal <debug_bus_p2_54>.
	Found 2-bit shift register for signal <debug_bus_p2_55>.
	Found 2-bit shift register for signal <debug_bus_p2_56>.
	Found 2-bit shift register for signal <debug_bus_p2_57>.
	Found 2-bit shift register for signal <debug_bus_p2_58>.
	Found 2-bit shift register for signal <debug_bus_p2_59>.
	Found 2-bit shift register for signal <debug_bus_p2_60>.
	Found 2-bit shift register for signal <debug_bus_p2_61>.
	Found 2-bit shift register for signal <debug_bus_p2_62>.
	Found 2-bit shift register for signal <debug_bus_p2_63>.
	Found 2-bit shift register for signal <debug_bus_p2_64>.
	Found 2-bit shift register for signal <debug_bus_p2_65>.
	Found 2-bit shift register for signal <debug_bus_p2_66>.
	Found 2-bit shift register for signal <debug_bus_p2_67>.
	Found 2-bit shift register for signal <debug_bus_p2_78>.
	Found 2-bit shift register for signal <debug_bus_p2_79>.
	Found 2-bit shift register for signal <debug_bus_p2_80>.
	Found 2-bit shift register for signal <debug_bus_p2_81>.
	Found 2-bit shift register for signal <debug_bus_p2_82>.
	Found 2-bit shift register for signal <debug_bus_p2_83>.
	Found 2-bit shift register for signal <debug_bus_p2_84>.
	Found 2-bit shift register for signal <debug_bus_p2_85>.
	Found 2-bit shift register for signal <debug_bus_p2_86>.
	Found 2-bit shift register for signal <debug_bus_p2_87>.
	Found 2-bit shift register for signal <debug_bus_p2_88>.
	Found 2-bit shift register for signal <debug_bus_p2_89>.
	Found 2-bit shift register for signal <debug_bus_p2_90>.
	Found 2-bit shift register for signal <debug_bus_p2_91>.
	Found 2-bit shift register for signal <debug_bus_p2_92>.
	Found 2-bit shift register for signal <debug_bus_p2_93>.
	Found 2-bit shift register for signal <debug_bus_p2_94>.
	Found 2-bit shift register for signal <debug_bus_p2_95>.
	Found 2-bit shift register for signal <debug_bus_p2_96>.
	Found 2-bit shift register for signal <debug_bus_p2_97>.
	Found 2-bit shift register for signal <debug_bus_p2_98>.
	Found 2-bit shift register for signal <debug_bus_p2_99>.
	Found 2-bit shift register for signal <debug_bus_p2_100>.
	Found 2-bit shift register for signal <debug_bus_p2_101>.
	Found 2-bit shift register for signal <debug_bus_p2_102>.
	Found 2-bit shift register for signal <debug_bus_p2_103>.
	Found 2-bit shift register for signal <debug_bus_p2_104>.
	Found 2-bit shift register for signal <debug_bus_p2_105>.
	Found 2-bit shift register for signal <debug_bus_p2_106>.
	Found 2-bit shift register for signal <debug_bus_p2_107>.
	Found 2-bit shift register for signal <debug_bus_p2_108>.
	Found 2-bit shift register for signal <debug_bus_p2_109>.
	Found 2-bit shift register for signal <debug_bus_p2_110>.
	Found 2-bit shift register for signal <debug_bus_p2_111>.
	Found 2-bit shift register for signal <debug_bus_p2_112>.
	Found 2-bit shift register for signal <debug_bus_p2_113>.
	Found 2-bit shift register for signal <debug_bus_p2_114>.
	Found 2-bit shift register for signal <debug_bus_p2_115>.
	Found 2-bit shift register for signal <debug_bus_p2_116>.
	Found 2-bit shift register for signal <debug_bus_p2_117>.
	Found 2-bit shift register for signal <debug_bus_p2_118>.
	Found 2-bit shift register for signal <debug_bus_p2_119>.
	Found 2-bit shift register for signal <debug_bus_p2_120>.
	Found 2-bit shift register for signal <debug_bus_p2_121>.
	Found 2-bit shift register for signal <debug_bus_p2_122>.
	Found 2-bit shift register for signal <debug_bus_p2_123>.
	Found 2-bit shift register for signal <debug_bus_p2_124>.
	Found 2-bit shift register for signal <debug_bus_p2_125>.
	Found 2-bit shift register for signal <debug_bus_p2_126>.
	Found 2-bit shift register for signal <debug_bus_p2_127>.
	Found 2-bit shift register for signal <debug_bus_p2_128>.
	Found 2-bit shift register for signal <debug_bus_p2_129>.
	Found 2-bit shift register for signal <debug_bus_p2_130>.
	Found 2-bit shift register for signal <debug_bus_p2_131>.
	Found 2-bit shift register for signal <debug_bus_p2_132>.
	Found 2-bit shift register for signal <debug_bus_p2_133>.
	Found 2-bit shift register for signal <debug_bus_p2_134>.
	Found 2-bit shift register for signal <debug_bus_p2_135>.
	Found 2-bit shift register for signal <debug_bus_p2_136>.
	Found 2-bit shift register for signal <debug_bus_p2_137>.
	Found 2-bit shift register for signal <debug_bus_p2_138>.
	Found 2-bit shift register for signal <debug_bus_p2_139>.
	Found 2-bit shift register for signal <debug_bus_p2_140>.
	Found 2-bit shift register for signal <debug_bus_p2_141>.
	Found 2-bit shift register for signal <debug_bus_p2_142>.
	Found 2-bit shift register for signal <debug_bus_p2_143>.
	Found 2-bit shift register for signal <debug_bus_p2_144>.
	Found 2-bit shift register for signal <debug_bus_p2_145>.
	Found 2-bit shift register for signal <debug_bus_p2_146>.
	Found 2-bit shift register for signal <debug_bus_p2_147>.
	Found 2-bit shift register for signal <debug_bus_p2_148>.
	Found 2-bit shift register for signal <debug_bus_p2_149>.
	Found 2-bit shift register for signal <debug_bus_p2_150>.
	Found 2-bit shift register for signal <debug_bus_p2_154>.
	Found 2-bit shift register for signal <debug_bus_p2_155>.
Unit <u_Aurora_unit_1> processed.

Processing Unit <u_Aurora_unit_2> :
	Found 2-bit shift register for signal <debug_bus_p2_1>.
	Found 2-bit shift register for signal <debug_bus_p2_2>.
	Found 2-bit shift register for signal <debug_bus_p2_3>.
	Found 2-bit shift register for signal <debug_bus_p2_4>.
	Found 2-bit shift register for signal <debug_bus_p2_5>.
	Found 2-bit shift register for signal <debug_bus_p2_6>.
	Found 2-bit shift register for signal <debug_bus_p2_7>.
	Found 2-bit shift register for signal <debug_bus_p2_8>.
	Found 2-bit shift register for signal <debug_bus_p2_9>.
	Found 2-bit shift register for signal <debug_bus_p2_10>.
	Found 2-bit shift register for signal <debug_bus_p2_11>.
	Found 2-bit shift register for signal <debug_bus_p2_12>.
	Found 2-bit shift register for signal <debug_bus_p2_13>.
	Found 2-bit shift register for signal <debug_bus_p2_14>.
	Found 2-bit shift register for signal <debug_bus_p2_15>.
	Found 2-bit shift register for signal <debug_bus_p2_16>.
	Found 2-bit shift register for signal <debug_bus_p2_17>.
	Found 2-bit shift register for signal <debug_bus_p2_18>.
	Found 2-bit shift register for signal <debug_bus_p2_19>.
	Found 2-bit shift register for signal <debug_bus_p2_20>.
	Found 2-bit shift register for signal <debug_bus_p2_21>.
	Found 2-bit shift register for signal <debug_bus_p2_22>.
	Found 2-bit shift register for signal <debug_bus_p2_23>.
	Found 2-bit shift register for signal <debug_bus_p2_24>.
	Found 2-bit shift register for signal <debug_bus_p2_25>.
	Found 2-bit shift register for signal <debug_bus_p2_26>.
	Found 2-bit shift register for signal <debug_bus_p2_27>.
	Found 2-bit shift register for signal <debug_bus_p2_28>.
	Found 2-bit shift register for signal <debug_bus_p2_29>.
	Found 2-bit shift register for signal <debug_bus_p2_30>.
	Found 2-bit shift register for signal <debug_bus_p2_31>.
	Found 2-bit shift register for signal <debug_bus_p2_32>.
	Found 2-bit shift register for signal <debug_bus_p2_33>.
	Found 2-bit shift register for signal <debug_bus_p2_34>.
	Found 2-bit shift register for signal <debug_bus_p2_35>.
	Found 2-bit shift register for signal <debug_bus_p2_36>.
	Found 2-bit shift register for signal <debug_bus_p2_37>.
	Found 2-bit shift register for signal <debug_bus_p2_38>.
	Found 2-bit shift register for signal <debug_bus_p2_39>.
	Found 2-bit shift register for signal <debug_bus_p2_40>.
	Found 2-bit shift register for signal <debug_bus_p2_41>.
	Found 2-bit shift register for signal <debug_bus_p2_42>.
	Found 2-bit shift register for signal <debug_bus_p2_43>.
	Found 2-bit shift register for signal <debug_bus_p2_44>.
	Found 2-bit shift register for signal <debug_bus_p2_45>.
	Found 2-bit shift register for signal <debug_bus_p2_46>.
	Found 2-bit shift register for signal <debug_bus_p2_47>.
	Found 2-bit shift register for signal <debug_bus_p2_48>.
	Found 2-bit shift register for signal <debug_bus_p2_49>.
	Found 2-bit shift register for signal <debug_bus_p2_50>.
	Found 2-bit shift register for signal <debug_bus_p2_51>.
	Found 2-bit shift register for signal <debug_bus_p2_52>.
	Found 2-bit shift register for signal <debug_bus_p2_53>.
	Found 2-bit shift register for signal <debug_bus_p2_54>.
	Found 2-bit shift register for signal <debug_bus_p2_55>.
	Found 2-bit shift register for signal <debug_bus_p2_56>.
	Found 2-bit shift register for signal <debug_bus_p2_57>.
	Found 2-bit shift register for signal <debug_bus_p2_58>.
	Found 2-bit shift register for signal <debug_bus_p2_59>.
	Found 2-bit shift register for signal <debug_bus_p2_60>.
	Found 2-bit shift register for signal <debug_bus_p2_61>.
	Found 2-bit shift register for signal <debug_bus_p2_62>.
	Found 2-bit shift register for signal <debug_bus_p2_63>.
	Found 2-bit shift register for signal <debug_bus_p2_64>.
	Found 2-bit shift register for signal <debug_bus_p2_65>.
	Found 2-bit shift register for signal <debug_bus_p2_66>.
	Found 2-bit shift register for signal <debug_bus_p2_67>.
	Found 2-bit shift register for signal <debug_bus_p2_78>.
	Found 2-bit shift register for signal <debug_bus_p2_79>.
	Found 2-bit shift register for signal <debug_bus_p2_80>.
	Found 2-bit shift register for signal <debug_bus_p2_81>.
	Found 2-bit shift register for signal <debug_bus_p2_82>.
	Found 2-bit shift register for signal <debug_bus_p2_83>.
	Found 2-bit shift register for signal <debug_bus_p2_84>.
	Found 2-bit shift register for signal <debug_bus_p2_85>.
	Found 2-bit shift register for signal <debug_bus_p2_86>.
	Found 2-bit shift register for signal <debug_bus_p2_87>.
	Found 2-bit shift register for signal <debug_bus_p2_88>.
	Found 2-bit shift register for signal <debug_bus_p2_89>.
	Found 2-bit shift register for signal <debug_bus_p2_90>.
	Found 2-bit shift register for signal <debug_bus_p2_91>.
	Found 2-bit shift register for signal <debug_bus_p2_92>.
	Found 2-bit shift register for signal <debug_bus_p2_93>.
	Found 2-bit shift register for signal <debug_bus_p2_94>.
	Found 2-bit shift register for signal <debug_bus_p2_95>.
	Found 2-bit shift register for signal <debug_bus_p2_96>.
	Found 2-bit shift register for signal <debug_bus_p2_97>.
	Found 2-bit shift register for signal <debug_bus_p2_98>.
	Found 2-bit shift register for signal <debug_bus_p2_99>.
	Found 2-bit shift register for signal <debug_bus_p2_100>.
	Found 2-bit shift register for signal <debug_bus_p2_101>.
	Found 2-bit shift register for signal <debug_bus_p2_102>.
	Found 2-bit shift register for signal <debug_bus_p2_103>.
	Found 2-bit shift register for signal <debug_bus_p2_104>.
	Found 2-bit shift register for signal <debug_bus_p2_105>.
	Found 2-bit shift register for signal <debug_bus_p2_106>.
	Found 2-bit shift register for signal <debug_bus_p2_107>.
	Found 2-bit shift register for signal <debug_bus_p2_108>.
	Found 2-bit shift register for signal <debug_bus_p2_109>.
	Found 2-bit shift register for signal <debug_bus_p2_110>.
	Found 2-bit shift register for signal <debug_bus_p2_111>.
	Found 2-bit shift register for signal <debug_bus_p2_112>.
	Found 2-bit shift register for signal <debug_bus_p2_113>.
	Found 2-bit shift register for signal <debug_bus_p2_114>.
	Found 2-bit shift register for signal <debug_bus_p2_115>.
	Found 2-bit shift register for signal <debug_bus_p2_116>.
	Found 2-bit shift register for signal <debug_bus_p2_117>.
	Found 2-bit shift register for signal <debug_bus_p2_118>.
	Found 2-bit shift register for signal <debug_bus_p2_119>.
	Found 2-bit shift register for signal <debug_bus_p2_120>.
	Found 2-bit shift register for signal <debug_bus_p2_121>.
	Found 2-bit shift register for signal <debug_bus_p2_122>.
	Found 2-bit shift register for signal <debug_bus_p2_123>.
	Found 2-bit shift register for signal <debug_bus_p2_124>.
	Found 2-bit shift register for signal <debug_bus_p2_125>.
	Found 2-bit shift register for signal <debug_bus_p2_126>.
	Found 2-bit shift register for signal <debug_bus_p2_127>.
	Found 2-bit shift register for signal <debug_bus_p2_128>.
	Found 2-bit shift register for signal <debug_bus_p2_129>.
	Found 2-bit shift register for signal <debug_bus_p2_130>.
	Found 2-bit shift register for signal <debug_bus_p2_131>.
	Found 2-bit shift register for signal <debug_bus_p2_132>.
	Found 2-bit shift register for signal <debug_bus_p2_133>.
	Found 2-bit shift register for signal <debug_bus_p2_134>.
	Found 2-bit shift register for signal <debug_bus_p2_135>.
	Found 2-bit shift register for signal <debug_bus_p2_136>.
	Found 2-bit shift register for signal <debug_bus_p2_137>.
	Found 2-bit shift register for signal <debug_bus_p2_138>.
	Found 2-bit shift register for signal <debug_bus_p2_139>.
	Found 2-bit shift register for signal <debug_bus_p2_140>.
	Found 2-bit shift register for signal <debug_bus_p2_141>.
	Found 2-bit shift register for signal <debug_bus_p2_142>.
	Found 2-bit shift register for signal <debug_bus_p2_143>.
	Found 2-bit shift register for signal <debug_bus_p2_144>.
	Found 2-bit shift register for signal <debug_bus_p2_145>.
	Found 2-bit shift register for signal <debug_bus_p2_146>.
	Found 2-bit shift register for signal <debug_bus_p2_147>.
	Found 2-bit shift register for signal <debug_bus_p2_148>.
	Found 2-bit shift register for signal <debug_bus_p2_149>.
	Found 2-bit shift register for signal <debug_bus_p2_150>.
	Found 2-bit shift register for signal <debug_bus_p2_154>.
	Found 2-bit shift register for signal <debug_bus_p2_155>.
Unit <u_Aurora_unit_2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2182
 Flip-Flops                                            : 2182
# Shift Registers                                      : 448
 12-bit shift register                                 : 2
 15-bit shift register                                 : 2
 16-bit shift register                                 : 8
 2-bit shift register                                  : 354
 3-bit shift register                                  : 68
 4-bit shift register                                  : 10
 5-bit shift register                                  : 2
 8-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Aurora_FPGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6978
#      BUF                         : 9
#      GND                         : 157
#      INV                         : 206
#      LUT1                        : 716
#      LUT2                        : 622
#      LUT3                        : 487
#      LUT4                        : 744
#      LUT5                        : 124
#      LUT6                        : 1266
#      MUXCY                       : 842
#      MUXCY_L                     : 608
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 157
#      MUXF8                       : 30
#      OR2                         : 7
#      OR3                         : 2
#      VCC                         : 95
#      XORCY                       : 903
# FlipFlops/Latches                : 7722
#      FD                          : 1993
#      FDC                         : 439
#      FDCE                        : 1156
#      FDE                         : 708
#      FDP                         : 1386
#      FDPE                        : 48
#      FDR                         : 920
#      FDRE                        : 859
#      FDS                         : 79
#      FDSE                        : 129
#      LDC                         : 5
# RAMS                             : 494
#      RAM64M                      : 320
#      RAM64X1D                    : 64
#      RAMB16BWER                  : 105
#      RAMB8BWER                   : 5
# Shift Registers                  : 1532
#      SRL16                       : 610
#      SRL16E                      : 5
#      SRLC16E                     : 559
#      SRLC32E                     : 358
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 120
#      BUFIO2                      : 2
#      IBUF                        : 56
#      IBUFDS                      : 2
#      IBUFG                       : 2
#      OBUF                        : 24
#      OBUFDS                      : 2
#      OBUFT                       : 32
# DCMs                             : 1
#      DCM_SP                      : 1
# GigabitIOs                       : 2
#      GTPA1_DUAL                  : 2
# Others                           : 5
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 2
#      TIMESPEC                    : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            7616  out of  54576    13%  
 Number of Slice LUTs:                 7105  out of  27288    26%  
    Number used as Logic:              4165  out of  27288    15%  
    Number used as Memory:             2940  out of   6408    45%  
       Number used as RAM:             1408
       Number used as SRL:             1532

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11529
   Number with an unused Flip Flop:    3913  out of  11529    33%  
   Number with an unused LUT:          4424  out of  11529    38%  
   Number of fully used LUT-FF pairs:  3192  out of  11529    27%  
   Number of unique control sets:       589

IO Utilization: 
 Number of IOs:                          90
 Number of bonded IOBs:                  70  out of    296    23%  
    IOB Flip Flops/Latches:             106

Specific Feature Utilization:
 Number of Block RAM/FIFO:              108  out of    116    93%  
    Number using Block RAM only:        108
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                  | Clock buffer(FF name)                                                                              | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------+
WB_CLK_2x_PAD                                                                                                                                                                 | dcm_sp_inst:CLK0                                                                                   | 3345  |
u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>                                                                                                 | pll_adv_i:CLKOUT0                                                                                  | 2608  |
u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>                                                                                                 | pll_adv_i:CLKOUT0                                                                                  | 2608  |
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                               | BUFG                                                                                               | 174   |
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/CONTROL0<13>(u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT                                                                                                       | NONE(u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD)               | 1     |
WB_CLK_2x_PAD                                                                                                                                                                 | dcm_sp_inst:CLKDV                                                                                  | 336   |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.456ns (Maximum Frequency: 87.292MHz)
   Minimum input arrival time before clock: 7.254ns
   Maximum output required time after clock: 4.939ns
   Maximum combinational path delay: 4.965ns

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 2.958ns (frequency: 338.066MHz)
  Total number of paths / destination ports: 3098 / 345
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.042ns
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.250   1.007  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.302          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.958ns (1.077ns logic, 1.881ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 2.958ns (frequency: 338.066MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.042ns
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.250   1.007  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.302          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.958ns (1.077ns logic, 1.881ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.700ns
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      2.300ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 9.109ns (frequency: 109.782MHz)
  Total number of paths / destination ports: 2389 / 308
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -21.566ns
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      9.109ns (Levels of Logic = 9)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF) to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            25   0.525   1.858  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_121 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_121)
     LUT6:I2->O            1   0.254   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7)
     MUXF7:I1->O           1   0.175   0.790  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7)
     LUT3:I1->O            1   0.250   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_3)
     MUXF7:I1->O           1   0.175   0.790  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.682  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila:CONTROL<3>'
     begin scope: 'u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon:CONTROL0<3>'
     LUT6:I5->O            1   0.254   0.910  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21)
     LUT4:I1->O            1   0.235   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      9.109ns (3.121ns logic, 5.988ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 2.958ns (frequency: 338.066MHz)
  Total number of paths / destination ports: 616 / 502
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -12.042ns
  Source:               u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Data Path Delay:      2.958ns (Levels of Logic = 1)
  Source Clock:         u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF) to u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     LUT2:I0->O           10   0.250   1.007  U0/U_ICON/U_CMD/U_TARGET_CE (U0/U_ICON/U_CMD/iTARGET_CE)
     FDCE:CE                   0.302          U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    ----------------------------------------
    Total                      2.958ns (1.077ns logic, 1.881ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock WB_CLK_2x_PAD
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
WB_CLK_2x_PAD                                                                                  |    7.808|    1.324|         |         |
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.433|         |         |         |
u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>                  |    5.327|         |         |         |
u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>                  |    4.561|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
WB_CLK_2x_PAD  |         |         |    2.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+
WB_CLK_2x_PAD                                                                                  |    5.111|         |         |         |
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/CONTROL0<13>                          |         |    5.272|         |         |
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|   11.456|         |         |         |
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT                        |    2.958|         |         |         |
-----------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT
-----------------------------------------------------------------------+---------+---------+---------+---------+
                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------+---------+---------+---------+---------+
u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/iUPDATE_OUT|    2.300|         |         |         |
-----------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>
-----------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------+---------+---------+---------+---------+
WB_CLK_2x_PAD                                                                |    3.222|         |         |         |
u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>|    7.838|         |         |         |
-----------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>
-----------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------+---------+---------+---------+---------+
WB_CLK_2x_PAD                                                                |    3.222|         |         |         |
u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/GTPCLKOUT0_OUT<0>|    7.838|         |         |         |
-----------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.64 secs
 
--> 

Total memory usage is 169516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  549 (   0 filtered)
Number of infos    :  711 (   0 filtered)

