{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1502721014851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1502721014852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 14 11:30:14 2017 " "Processing started: Mon Aug 14 11:30:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1502721014852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1502721014852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iZero -c iZero " "Command: quartus_map --read_settings_files=on --write_settings_files=off iZero -c iZero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1502721014852 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Power dynamic power reduced timing performance and increased compilation time " "Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Quartus II" 0 -1 1502721015066 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1502721015092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "../componentes_CPU/temporizador.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/display_quadruplo/display_quadruplo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/display_quadruplo/display_quadruplo.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_quadruplo " "Found entity 1: display_quadruplo" {  } { { "../componentes_CPU/display_quadruplo/display_quadruplo.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/display_quadruplo/display_quadruplo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/display_duplo/display_duplo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/display_duplo/display_duplo.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_duplo " "Found entity 1: display_duplo" {  } { { "../componentes_CPU/display_duplo/display_duplo.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/display_duplo/display_duplo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_logica_aritmetica.v(15) " "Verilog HDL information at unidade_logica_aritmetica.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1502721025260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_logica_aritmetica " "Found entity 1: unidade_logica_aritmetica" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_de_controle.v(58) " "Verilog HDL information at unidade_de_controle.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "../componentes_CPU/unidade_de_controle/unidade_de_controle.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1502721025261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET unidade_de_controle.v(5) " "Verilog HDL Declaration information at unidade_de_controle.v(5): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../componentes_CPU/unidade_de_controle/unidade_de_controle.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502721025261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "../componentes_CPU/unidade_de_controle/unidade_de_controle.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/somador_pc/somador_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/somador_pc/somador_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_pc " "Found entity 1: somador_pc" {  } { { "../componentes_CPU/somador_pc/somador_pc.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/somador_pc/somador_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/saida_de_dados/saida_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/saida_de_dados/saida_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida_de_dados " "Found entity 1: saida_de_dados" {  } { { "../componentes_CPU/saida_de_dados/saida_de_dados.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/saida_de_dados/saida_de_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_ula/multiplexador_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_ula/multiplexador_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_ula " "Found entity 1: multiplexador_ula" {  } { { "../componentes_CPU/multiplexador_ula/multiplexador_ula.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_ula/multiplexador_ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_escrita_br " "Found entity 1: multiplexador_escrita_br" {  } { { "../componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_br/multiplexador_br.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_br/multiplexador_br.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_br " "Found entity 1: multiplexador_br" {  } { { "../componentes_CPU/multiplexador_br/multiplexador_br.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_br/multiplexador_br.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memoria_de_instrucoes.v(19) " "Verilog HDL information at memoria_de_instrucoes.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "../componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1502721025266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_instrucoes " "Found entity 1: memoria_de_instrucoes" {  } { { "../componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_dados " "Found entity 1: memoria_de_dados" {  } { { "../componentes_CPU/memoria_de_dados/memoria_de_dados.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/extensor_de_bit/extensor_de_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/extensor_de_bit/extensor_de_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_bit " "Found entity 1: extensor_de_bit" {  } { { "../componentes_CPU/extensor_de_bit/extensor_de_bit.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/extensor_de_bit/extensor_de_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/entrada_de_dados/entrada_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/entrada_de_dados/entrada_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_de_dados " "Found entity 1: entrada_de_dados" {  } { { "../componentes_CPU/entrada_de_dados/entrada_de_dados.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/entrada_de_dados/entrada_de_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/contador_de_programa/contador_de_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/contador_de_programa/contador_de_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_de_programa " "Found entity 1: contador_de_programa" {  } { { "../componentes_CPU/contador_de_programa/contador_de_programa.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/contador_de_programa/contador_de_programa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_quatro_digitos " "Found entity 1: BCD_quatro_digitos" {  } { { "../componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_dois_digitos " "Found entity 1: BCD_dois_digitos" {  } { { "../componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iZero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file iZero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 iZero " "Found entity 1: iZero" {  } { { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721025271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721025271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iZero " "Elaborating entity \"iZero\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1502721025337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_duplo display_duplo:inst34 " "Elaborating entity \"display_duplo\" for hierarchy \"display_duplo:inst34\"" {  } { { "iZero.bdf" "inst34" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 32 2208 2432 144 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_dois_digitos BCD_dois_digitos:inst31 " "Elaborating entity \"BCD_dois_digitos\" for hierarchy \"BCD_dois_digitos:inst31\"" {  } { { "iZero.bdf" "inst31" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 32 1976 2184 144 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025342 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux BCD_dois_digitos.v(14) " "Verilog HDL Always Construct warning at BCD_dois_digitos.v(14): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "../componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1502721025342 "|iZero|BCD_dois_digitos:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida_de_dados saida_de_dados:inst28 " "Elaborating entity \"saida_de_dados\" for hierarchy \"saida_de_dados:inst28\"" {  } { { "iZero.bdf" "inst28" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 248 1616 1840 392 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:inst37 " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:inst37\"" {  } { { "iZero.bdf" "inst37" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -384 136 296 -304 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:inst5 " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:inst5\"" {  } { { "iZero.bdf" "inst5" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -264 400 632 -56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_de_dados entrada_de_dados:inst27 " "Elaborating entity \"entrada_de_dados\" for hierarchy \"entrada_de_dados:inst27\"" {  } { { "iZero.bdf" "inst27" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 152 1600 1792 232 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_instrucoes memoria_de_instrucoes:inst " "Elaborating entity \"memoria_de_instrucoes\" for hierarchy \"memoria_de_instrucoes:inst\"" {  } { { "iZero.bdf" "inst" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 240 408 600 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "101 32 memoria_de_instrucoes.v(84) " "Verilog HDL assignment warning at memoria_de_instrucoes.v(84): truncated value with size 101 to match size of target (32)" {  } { { "../componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1502721025406 "|iZero|memoria_de_instrucoes:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_de_programa contador_de_programa:inst12 " "Elaborating entity \"contador_de_programa\" for hierarchy \"contador_de_programa:inst12\"" {  } { { "iZero.bdf" "inst12" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 240 144 360 352 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_pc somador_pc:inst1 " "Elaborating entity \"somador_pc\" for hierarchy \"somador_pc:inst1\"" {  } { { "iZero.bdf" "inst1" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 144 360 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_logica_aritmetica unidade_logica_aritmetica:inst26 " "Elaborating entity \"unidade_logica_aritmetica\" for hierarchy \"unidade_logica_aritmetica:inst26\"" {  } { { "iZero.bdf" "inst26" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 1592 1792 128 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_de_registradores banco_de_registradores:inst2 " "Elaborating entity \"banco_de_registradores\" for hierarchy \"banco_de_registradores:inst2\"" {  } { { "iZero.bdf" "inst2" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 1008 1248 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_escrita_br multiplexador_escrita_br:inst4 " "Elaborating entity \"multiplexador_escrita_br\" for hierarchy \"multiplexador_escrita_br:inst4\"" {  } { { "iZero.bdf" "inst4" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 216 1032 1304 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_dados memoria_de_dados:inst29 " "Elaborating entity \"memoria_de_dados\" for hierarchy \"memoria_de_dados:inst29\"" {  } { { "iZero.bdf" "inst29" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -152 1552 1792 -40 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_br multiplexador_br:inst3 " "Elaborating entity \"multiplexador_br\" for hierarchy \"multiplexador_br:inst3\"" {  } { { "iZero.bdf" "inst3" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 128 752 984 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_ula multiplexador_ula:inst24 " "Elaborating entity \"multiplexador_ula\" for hierarchy \"multiplexador_ula:inst24\"" {  } { { "iZero.bdf" "inst24" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 48 1288 1520 160 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_bit extensor_de_bit:inst21 " "Elaborating entity \"extensor_de_bit\" for hierarchy \"extensor_de_bit:inst21\"" {  } { { "iZero.bdf" "inst21" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 248 760 1000 328 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_quadruplo display_quadruplo:inst35 " "Elaborating entity \"display_quadruplo\" for hierarchy \"display_quadruplo:inst35\"" {  } { { "iZero.bdf" "inst35" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 152 2208 2440 296 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_quatro_digitos BCD_quatro_digitos:inst32 " "Elaborating entity \"BCD_quatro_digitos\" for hierarchy \"BCD_quatro_digitos:inst32\"" {  } { { "iZero.bdf" "inst32" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 152 1976 2184 296 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721025588 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux BCD_quatro_digitos.v(16) " "Verilog HDL Always Construct warning at BCD_quatro_digitos.v(16): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "../componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1502721025590 "|iZero|BCD_quatro_digitos:inst32"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoria_de_dados:inst29\|memoria_dados " "RAM logic \"memoria_de_dados:inst29\|memoria_dados\" is uninferred due to asynchronous read logic" {  } { { "../componentes_CPU/memoria_de_dados/memoria_de_dados.v" "memoria_dados" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1502721029250 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1502721029250 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unidade_logica_aritmetica:inst26\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unidade_logica_aritmetica:inst26\|Mult0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "Mult0" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502721033664 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "unidade_logica_aritmetica:inst26\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"unidade_logica_aritmetica:inst26\|Div0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "Div0" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502721033664 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1502721033664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidade_logica_aritmetica:inst26\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unidade_logica_aritmetica:inst26\|lpm_mult:Mult0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidade_logica_aritmetica:inst26\|lpm_mult:Mult0 " "Instantiated megafunction \"unidade_logica_aritmetica:inst26\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033694 ""}  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502721033694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721033731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721033731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidade_logica_aritmetica:inst26\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"unidade_logica_aritmetica:inst26\|lpm_divide:Div0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502721033743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidade_logica_aritmetica:inst26\|lpm_divide:Div0 " "Instantiated megafunction \"unidade_logica_aritmetica:inst26\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502721033743 ""}  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502721033743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721033776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721033776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721033780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721033780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721033839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721033839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721033891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721033891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502721033924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502721033924 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unidade_logica_aritmetica:inst26\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"unidade_logica_aritmetica:inst26\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/diego/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } } { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 1592 1792 128 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502721034149 "|iZero|unidade_logica_aritmetica:inst26|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unidade_logica_aritmetica:inst26\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"unidade_logica_aritmetica:inst26\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/diego/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } } { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 1592 1792 128 "inst26" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502721034149 "|iZero|unidade_logica_aritmetica:inst26|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1502721034149 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1502721034149 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1502721035615 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1502721035615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1502721052343 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diego/i_zero_final/iZero/iZero/output_files/iZero.map.smsg " "Generated suppressed messages file /home/diego/i_zero_final/iZero/iZero/output_files/iZero.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1502721052516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1502721052887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502721052887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7895 " "Implemented 7895 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1502721053350 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1502721053350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7808 " "Implemented 7808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1502721053350 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1502721053350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1502721053350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1502721053374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 14 11:30:53 2017 " "Processing ended: Mon Aug 14 11:30:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1502721053374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1502721053374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1502721053374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1502721053374 ""}
