# 1 "arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1-c1.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1-c1.dts"
# 17 "arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1-c1.dts"
# 1 "arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi" 1
# 17 "arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi"
# 1 "arch/arm/boot/dts/qcom-ipq4019.dtsi" 1
# 14 "arch/arm/boot/dts/qcom-ipq4019.dtsi"
/dts-v1/;

# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 12 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 17 "arch/arm/boot/dts/qcom-ipq4019.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq4019.h" 1
# 18 "arch/arm/boot/dts/qcom-ipq4019.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "arch/arm/boot/dts/qcom-ipq4019.dtsi" 2


/ {
 model = "Qualcomm Technologies, Inc. IPQ4019";
 compatible = "qcom,ipq4019";
 interrupt-parent = <&intc>;

 aliases {
  spi0 = &spi_0;
  i2c0 = &i2c_0;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v1";
   qcom,acc = <&acc0>;
   qcom,saw = <&saw0>;
   reg = <0x0>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
   operating-points = <

    48000 1100000
    200000 1100000
    500000 1100000
    666000 1100000
   >;
   clock-latency = <256000>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v1";
   qcom,acc = <&acc1>;
   qcom,saw = <&saw1>;
   reg = <0x1>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v1";
   qcom,acc = <&acc2>;
   qcom,saw = <&saw2>;
   reg = <0x2>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   enable-method = "qcom,kpss-acc-v1";
   qcom,acc = <&acc3>;
   qcom,saw = <&saw3>;
   reg = <0x3>;
   clocks = <&gcc 9>;
   clock-frequency = <0>;
  };
 };

 pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) |
      4)>;
 };

 clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   clock-output-names = "gcc_sleep_clk_src";
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <48000000>;
   #clock-cells = <0>;
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <48000000>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0b000000 0x1000>,
   <0x0b002000 0x1000>;
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-ipq4019";
   #clock-cells = <1>;
   #reset-cells = <1>;
   reg = <0x1800000 0x60000>;
  };

  rng@22000 {
   compatible = "qcom,prng";
   reg = <0x22000 0x140>;
   clocks = <&gcc 43>;
   clock-names = "core";
   status = "disabled";
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq4019-pinctrl";
   reg = <0x01000000 0x300000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 208 0>;
  };

  blsp_dma: dma@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x23000>;
   interrupts = <0 238 0>;
   clocks = <&gcc 21>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  spi_0: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x78b5000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 23>,
     <&gcc 21>;
   clock-names = "core", "iface";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c_0: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 21>,
     <&gcc 22>;
   clock-names = "iface", "core";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };


  cryptobam: dma@8e04000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x08e04000 0x20000>;
   interrupts = <0 207 0>;
   clocks = <&gcc 33>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,controlled-remotely;
   status = "disabled";
  };

  crypto@8e3a000 {
   compatible = "qcom,crypto-v5.1";
   reg = <0x08e3a000 0x6000>;
   clocks = <&gcc 33>,
     <&gcc 34>,
     <&gcc 35>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 2>, <&cryptobam 3>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

                acc0: clock-controller@b088000 {
                        compatible = "qcom,kpss-acc-v1";
                        reg = <0x0b088000 0x1000>, <0xb008000 0x1000>;
                };

                acc1: clock-controller@b098000 {
                        compatible = "qcom,kpss-acc-v1";
                        reg = <0x0b098000 0x1000>, <0xb008000 0x1000>;
                };

                acc2: clock-controller@b0a8000 {
                        compatible = "qcom,kpss-acc-v1";
                        reg = <0x0b0a8000 0x1000>, <0xb008000 0x1000>;
                };

                acc3: clock-controller@b0b8000 {
                        compatible = "qcom,kpss-acc-v1";
                        reg = <0x0b0b8000 0x1000>, <0xb008000 0x1000>;
                };

                saw0: regulator@b089000 {
                        compatible = "qcom,saw2";
   reg = <0x0b089000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

                saw1: regulator@b099000 {
                        compatible = "qcom,saw2";
                        reg = <0x0b099000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

                saw2: regulator@b0a9000 {
                        compatible = "qcom,saw2";
                        reg = <0x0b0a9000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

                saw3: regulator@b0b9000 {
                        compatible = "qcom,saw2";
                        reg = <0x0b0b9000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

  serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78af000 0x200>;
   interrupts = <0 107 0>;
   status = "disabled";
   clocks = <&gcc 26>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 1>, <&blsp_dma 0>;
   dma-names = "rx", "tx";
  };

  serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b0000 0x200>;
   interrupts = <0 108 0>;
   status = "disabled";
   clocks = <&gcc 27>,
    <&gcc 21>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 3>, <&blsp_dma 2>;
   dma-names = "rx", "tx";
  };

  watchdog@b017000 {
   compatible = "qcom,kpss-wdt", "qcom,kpss-wdt-ipq4019";
   reg = <0xb017000 0x40>;
   clocks = <&sleep_clk>;
   timeout-sec = <10>;
   status = "disabled";
  };

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x4ab000 0x4>;
  };

  wifi0: wifi@a000000 {
   compatible = "qcom,ipq4019-wifi";
   reg = <0xa000000 0x200000>;
   resets = <&gcc 0>,
     <&gcc 1>,
     <&gcc 2>,
     <&gcc 3>,
     <&gcc 4>,
     <&gcc 5>;
   reset-names = "wifi_cpu_init", "wifi_radio_srif",
          "wifi_radio_warm", "wifi_radio_cold",
          "wifi_core_warm", "wifi_core_cold";
   clocks = <&gcc 59>,
     <&gcc 60>,
     <&gcc 61>;
   clock-names = "wifi_wcss_cmd", "wifi_wcss_ref",
          "wifi_wcss_rtc";
   interrupts = <0 32 1>,
         <0 33 1>,
         <0 34 1>,
         <0 35 1>,
         <0 36 1>,
         <0 37 1>,
         <0 38 1>,
         <0 39 1>,
         <0 40 1>,
         <0 41 1>,
         <0 42 1>,
         <0 43 1>,
         <0 44 1>,
         <0 45 1>,
         <0 46 1>,
         <0 47 1>,
         <0 168 0>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3",
        "msi4", "msi5", "msi6", "msi7",
        "msi8", "msi9", "msi10", "msi11",
       "msi12", "msi13", "msi14", "msi15",
       "legacy";
   status = "disabled";
  };

  wifi1: wifi@a800000 {
   compatible = "qcom,ipq4019-wifi";
   reg = <0xa800000 0x200000>;
   resets = <&gcc 6>,
     <&gcc 7>,
     <&gcc 8>,
     <&gcc 9>,
     <&gcc 10>,
     <&gcc 11>;
   reset-names = "wifi_cpu_init", "wifi_radio_srif",
          "wifi_radio_warm", "wifi_radio_cold",
          "wifi_core_warm", "wifi_core_cold";
   clocks = <&gcc 62>,
     <&gcc 63>,
     <&gcc 64>;
   clock-names = "wifi_wcss_cmd", "wifi_wcss_ref",
          "wifi_wcss_rtc";
   interrupts = <0 48 1>,
         <0 49 1>,
         <0 50 1>,
         <0 51 1>,
         <0 52 1>,
         <0 53 1>,
         <0 54 1>,
         <0 55 1>,
         <0 56 1>,
         <0 57 1>,
         <0 58 1>,
         <0 59 1>,
         <0 60 1>,
         <0 61 1>,
         <0 62 1>,
         <0 63 1>,
         <0 169 0>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3",
        "msi4", "msi5", "msi6", "msi7",
        "msi8", "msi9", "msi10", "msi11",
       "msi12", "msi13", "msi14", "msi15",
       "legacy";
   status = "disabled";
  };
 };
};
# 18 "arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK01.1";
 compatible = "qcom,ipq4019";

 soc {
  rng@22000 {
   status = "ok";
  };

  pinctrl@1000000 {
   serial_pins: serial_pinmux {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_uart0";
     bias-disable;
    };
   };

   spi_0_pins: spi_0_pinmux {
    pinmux {
     function = "blsp_spi0";
     pins = "gpio55", "gpio56", "gpio57";
    };
    pinmux_cs {
     function = "gpio";
     pins = "gpio54";
    };
    pinconf {
     pins = "gpio55", "gpio56", "gpio57";
     drive-strength = <12>;
     bias-disable;
    };
    pinconf_cs {
     pins = "gpio54";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  blsp_dma: dma@7884000 {
   status = "ok";
  };

  spi_0: spi@78b5000 {
   pinctrl-0 = <&spi_0_pins>;
   pinctrl-names = "default";
   status = "ok";
   cs-gpios = <&tlmm 54 0>;

   mx25l25635e@0 {
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0>;
    compatible = "mx25l25635e";
    spi-max-frequency = <24000000>;
   };
  };

  serial@78af000 {
   pinctrl-0 = <&serial_pins>;
   pinctrl-names = "default";
   status = "ok";
  };

  cryptobam: dma@8e04000 {
   status = "ok";
  };

  crypto@8e3a000 {
   status = "ok";
  };

  watchdog@b017000 {
   status = "ok";
  };

  wifi@a000000 {
   status = "ok";
  };

  wifi@a800000 {
   status = "ok";
  };
 };
};
# 18 "arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1-c1.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ40xx/AP-DK01.1-C1";

};
