// Seed: 3642684912
module module_0 (
    input tri id_0,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    output wor id_9
    , id_16,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri id_14
);
  assign id_14 = 1;
  tri id_17 = 1;
  supply1 id_18 = 1;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6
);
  assign id_4 = 1;
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_2, id_1, id_2, id_5, id_4, id_5, id_1, id_6, id_2, id_1, id_0, id_5, id_1, id_2
  );
  wire id_10;
endmodule
