Classic Timing Analyzer report for systemC
Fri Oct 21 08:51:04 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                      ; To                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 8.678 ns                         ; RST                                                       ; key_scan:inst22|key_fsm:inst1|num_B0[1]                   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 28.511 ns                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6] ; IO6[6]                                                    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.026 ns                        ; RST                                                       ; reg_IO:inst11|data_inH[7]                                 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 6.13 MHz ( period = 163.157 ns ) ; reg_IO:inst11|data_inH[0]                                 ; seg:inst13|Display:inst1|out[0]                           ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; key_scan:inst22|key_fsm:inst1|SRCH[1]                     ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; 452          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                           ;                                                           ;            ;          ; 452          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                               ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 6.13 MHz ( period = 163.157 ns )                    ; reg_IO:inst11|data_inH[0]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.901 ns              ;
; N/A                                     ; 6.13 MHz ( period = 163.068 ns )                    ; reg_IO:inst11|data_inH[1]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.812 ns              ;
; N/A                                     ; 6.14 MHz ( period = 162.869 ns )                    ; reg_IO:inst11|data_inH[2]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.613 ns              ;
; N/A                                     ; 6.14 MHz ( period = 162.810 ns )                    ; reg_IO:inst11|data_inL[0]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.565 ns              ;
; N/A                                     ; 6.14 MHz ( period = 162.783 ns )                    ; reg_IO:inst11|data_inH[3]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.527 ns              ;
; N/A                                     ; 6.14 MHz ( period = 162.778 ns )                    ; reg_IO:inst11|data_inL[1]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.533 ns              ;
; N/A                                     ; 6.15 MHz ( period = 162.696 ns )                    ; reg_IO:inst11|data_inL[2]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.451 ns              ;
; N/A                                     ; 6.15 MHz ( period = 162.606 ns )                    ; reg_IO:inst11|data_inL[3]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.361 ns              ;
; N/A                                     ; 6.15 MHz ( period = 162.472 ns )                    ; reg_IO:inst11|data_inL[4]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.227 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.378 ns )                    ; reg_IO:inst11|data_inL[5]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.133 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.354 ns )                    ; reg_IO:inst11|data_inH[0]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 162.094 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.300 ns )                    ; reg_IO:inst11|data_inH[0]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 162.040 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.294 ns )                    ; reg_IO:inst11|data_inL[6]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.049 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.280 ns )                    ; reg_IO:inst11|data_inL[7]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.035 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.271 ns )                    ; reg_IO:inst11|data_inH[4]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 162.015 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.265 ns )                    ; reg_IO:inst11|data_inH[1]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 162.005 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.211 ns )                    ; reg_IO:inst11|data_inH[1]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.951 ns              ;
; N/A                                     ; 6.16 MHz ( period = 162.210 ns )                    ; reg_IO:inst11|data_inH[5]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 161.954 ns              ;
; N/A                                     ; 6.17 MHz ( period = 162.206 ns )                    ; reg_IO:inst11|data_inH[0]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.946 ns              ;
; N/A                                     ; 6.17 MHz ( period = 162.117 ns )                    ; reg_IO:inst11|data_inH[1]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.857 ns              ;
; N/A                                     ; 6.17 MHz ( period = 162.066 ns )                    ; reg_IO:inst11|data_inH[2]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.806 ns              ;
; N/A                                     ; 6.17 MHz ( period = 162.012 ns )                    ; reg_IO:inst11|data_inH[2]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.752 ns              ;
; N/A                                     ; 6.17 MHz ( period = 162.007 ns )                    ; reg_IO:inst11|data_inL[0]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.758 ns              ;
; N/A                                     ; 6.17 MHz ( period = 161.980 ns )                    ; reg_IO:inst11|data_inH[3]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.720 ns              ;
; N/A                                     ; 6.17 MHz ( period = 161.975 ns )                    ; reg_IO:inst11|data_inL[1]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.726 ns              ;
; N/A                                     ; 6.17 MHz ( period = 161.953 ns )                    ; reg_IO:inst11|data_inL[0]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.704 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.926 ns )                    ; reg_IO:inst11|data_inH[3]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.666 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.921 ns )                    ; reg_IO:inst11|data_inL[1]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.672 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.918 ns )                    ; reg_IO:inst11|data_inH[2]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.658 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.893 ns )                    ; reg_IO:inst11|data_inL[2]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.644 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.859 ns )                    ; reg_IO:inst11|data_inL[0]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.610 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.839 ns )                    ; reg_IO:inst11|data_inL[2]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.590 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.832 ns )                    ; reg_IO:inst11|data_inH[3]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.572 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.827 ns )                    ; reg_IO:inst11|data_inL[1]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.578 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.803 ns )                    ; reg_IO:inst11|data_inL[3]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.554 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.749 ns )                    ; reg_IO:inst11|data_inL[3]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.500 ns              ;
; N/A                                     ; 6.18 MHz ( period = 161.745 ns )                    ; reg_IO:inst11|data_inL[2]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.496 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.669 ns )                    ; reg_IO:inst11|data_inL[4]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.420 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.655 ns )                    ; reg_IO:inst11|data_inL[3]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.406 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.643 ns )                    ; reg_IO:inst11|data_inH[6]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 161.387 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.615 ns )                    ; reg_IO:inst11|data_inL[4]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.366 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.575 ns )                    ; reg_IO:inst11|data_inL[5]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.326 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.521 ns )                    ; reg_IO:inst11|data_inL[4]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.272 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.521 ns )                    ; reg_IO:inst11|data_inL[5]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.272 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.491 ns )                    ; reg_IO:inst11|data_inL[6]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.242 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.477 ns )                    ; reg_IO:inst11|data_inL[7]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.228 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.468 ns )                    ; reg_IO:inst11|data_inH[4]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.208 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.437 ns )                    ; reg_IO:inst11|data_inL[6]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.188 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.427 ns )                    ; reg_IO:inst11|data_inL[5]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.178 ns              ;
; N/A                                     ; 6.19 MHz ( period = 161.423 ns )                    ; reg_IO:inst11|data_inL[7]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.174 ns              ;
; N/A                                     ; 6.20 MHz ( period = 161.414 ns )                    ; reg_IO:inst11|data_inH[4]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.154 ns              ;
; N/A                                     ; 6.20 MHz ( period = 161.407 ns )                    ; reg_IO:inst11|data_inH[5]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 161.147 ns              ;
; N/A                                     ; 6.20 MHz ( period = 161.353 ns )                    ; reg_IO:inst11|data_inH[5]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 161.093 ns              ;
; N/A                                     ; 6.20 MHz ( period = 161.343 ns )                    ; reg_IO:inst11|data_inL[6]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.094 ns              ;
; N/A                                     ; 6.20 MHz ( period = 161.329 ns )                    ; reg_IO:inst11|data_inL[7]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.080 ns              ;
; N/A                                     ; 6.20 MHz ( period = 161.320 ns )                    ; reg_IO:inst11|data_inH[4]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 161.060 ns              ;
; N/A                                     ; 6.20 MHz ( period = 161.259 ns )                    ; reg_IO:inst11|data_inH[5]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 160.999 ns              ;
; N/A                                     ; 6.22 MHz ( period = 160.840 ns )                    ; reg_IO:inst11|data_inH[6]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 160.580 ns              ;
; N/A                                     ; 6.22 MHz ( period = 160.786 ns )                    ; reg_IO:inst11|data_inH[6]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 160.526 ns              ;
; N/A                                     ; 6.22 MHz ( period = 160.692 ns )                    ; reg_IO:inst11|data_inH[6]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 160.432 ns              ;
; N/A                                     ; 6.24 MHz ( period = 160.369 ns )                    ; reg_IO:inst11|data_inH[7]                                                                                                          ; seg:inst13|Display:inst1|out[0] ; CLK        ; CLK      ; None                        ; None                      ; 160.113 ns              ;
; N/A                                     ; 6.27 MHz ( period = 159.566 ns )                    ; reg_IO:inst11|data_inH[7]                                                                                                          ; seg:inst13|Display:inst1|out[1] ; CLK        ; CLK      ; None                        ; None                      ; 159.306 ns              ;
; N/A                                     ; 6.27 MHz ( period = 159.512 ns )                    ; reg_IO:inst11|data_inH[7]                                                                                                          ; seg:inst13|Display:inst1|out[2] ; CLK        ; CLK      ; None                        ; None                      ; 159.252 ns              ;
; N/A                                     ; 6.27 MHz ( period = 159.418 ns )                    ; reg_IO:inst11|data_inH[7]                                                                                                          ; seg:inst13|Display:inst1|out[3] ; CLK        ; CLK      ; None                        ; None                      ; 159.158 ns              ;
; N/A                                     ; 45.57 MHz ( period = 21.942 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 4.891 ns                ;
; N/A                                     ; 46.24 MHz ( period = 21.624 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[4]        ; CLK        ; CLK      ; None                        ; None                      ; 4.732 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.596 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[3]        ; CLK        ; CLK      ; None                        ; None                      ; 4.718 ns                ;
; N/A                                     ; 47.07 MHz ( period = 21.246 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[2]        ; CLK        ; CLK      ; None                        ; None                      ; 4.543 ns                ;
; N/A                                     ; 47.39 MHz ( period = 21.102 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[7]        ; CLK        ; CLK      ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 47.42 MHz ( period = 21.088 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[6]        ; CLK        ; CLK      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.814 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 48.33 MHz ( period = 20.692 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[3]       ; CLK        ; CLK      ; None                        ; None                      ; 11.924 ns               ;
; N/A                                     ; 49.39 MHz ( period = 20.246 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[1]        ; CLK        ; CLK      ; None                        ; None                      ; 4.043 ns                ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.46 MHz ( period = 20.220 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inL[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.677 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 49.77 MHz ( period = 20.092 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 50.68 MHz ( period = 19.730 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inL[2]       ; CLK        ; CLK      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[1]       ; CLK        ; CLK      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 52.64 MHz ( period = 18.996 ns )                    ; ctrlunit:inst|branch                                                                                                               ; instrconunit:inst1|PC[0]        ; CLK        ; CLK      ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[0]       ; CLK        ; CLK      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.866 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[5]       ; CLK        ; CLK      ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.762 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inL[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 53.49 MHz ( period = 18.696 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[7]       ; CLK        ; CLK      ; None                        ; None                      ; 10.926 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inL[5]       ; CLK        ; CLK      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 56.76 MHz ( period = 17.618 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inL[3]       ; CLK        ; CLK      ; None                        ; None                      ; 10.376 ns               ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.55 MHz ( period = 17.376 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[5]        ; CLK        ; CLK      ; None                        ; None                      ; 8.365 ns                ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 57.99 MHz ( period = 17.244 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.189 ns               ;
; N/A                                     ; 58.19 MHz ( period = 17.184 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; reg_IO:inst11|data_inH[4]       ; CLK        ; CLK      ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 58.60 MHz ( period = 17.066 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7 ; reg_IO:inst11|data_inH[6]       ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 59.01 MHz ( period = 16.945 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; reg_IO:inst11|data_inL[6]       ; CLK        ; CLK      ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[7]        ; CLK        ; CLK      ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[7]        ; CLK        ; CLK      ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[7]        ; CLK        ; CLK      ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[7]        ; CLK        ; CLK      ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[7]        ; CLK        ; CLK      ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[7]        ; CLK        ; CLK      ; None                        ; None                      ; 8.123 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                    ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                         ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 3.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 3.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[2]                                                                      ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[1]                                                                      ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 4.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[4]                                                                      ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 4.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 4.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[0]                                                                      ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 5.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 5.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 5.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[3]                                                                      ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 5.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 5.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 5.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 5.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 5.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[2]                                                                      ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[2]                                                                      ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 5.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 6.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[1]                                                                      ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[2]                                                                      ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 6.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 6.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 6.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[4]                                                                      ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 6.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 6.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 6.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 5.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[1]                                                                      ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 6.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[4]                                                                      ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 6.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|finish                                                                         ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 6.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[2]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 6.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 6.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 6.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[3]                                                                      ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 6.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 6.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[1]                                                                      ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[0]                                                                      ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 7.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 7.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 7.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[0]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 6.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 7.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 7.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 7.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[4]                                                                      ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 6.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 6.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 7.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[3]                                                                      ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 7.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 7.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 7.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[0]                                                                      ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 7.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 7.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[0]                                                                      ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 7.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[6]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 7.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 7.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 7.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|ALU_OP[3]                                                                      ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 7.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 7.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 7.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|finish                                                                         ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 8.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[4]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 7.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 8.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[1]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 7.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[7]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 7.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTH[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 7.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|finish                                                                         ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 8.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 8.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|finish                                                                         ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 8.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 8.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 8.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|DSTL[5]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 8.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|SRCL[3]                                                                        ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 8.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 4.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 4.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 5.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 5.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_scan:inst22|key_fsm:inst1|finish                                                                         ; seg:inst13|Display:inst1|out[0]                            ; CLK        ; CLK      ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; RAM222:inst16|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.768 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                          ;                                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                    ;
+-------+--------------+------------+------+------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                               ; To Clock ;
+-------+--------------+------------+------+------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.678 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[0]                          ; CLK      ;
; N/A   ; None         ; 8.678 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[3]                          ; CLK      ;
; N/A   ; None         ; 8.678 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[2]                          ; CLK      ;
; N/A   ; None         ; 8.678 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[1]                          ; CLK      ;
; N/A   ; None         ; 8.532 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[0]                          ; CLK      ;
; N/A   ; None         ; 8.532 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[3]                          ; CLK      ;
; N/A   ; None         ; 8.532 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[2]                          ; CLK      ;
; N/A   ; None         ; 8.532 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[1]                          ; CLK      ;
; N/A   ; None         ; 7.881 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[0]                            ; CLK      ;
; N/A   ; None         ; 7.744 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[1]                          ; CLK      ;
; N/A   ; None         ; 7.744 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[2]                          ; CLK      ;
; N/A   ; None         ; 7.744 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[0]                          ; CLK      ;
; N/A   ; None         ; 7.744 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[3]                          ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[7]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[6]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[5]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[4]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[3]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[2]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[1]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[3]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[2]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[1]                            ; CLK      ;
; N/A   ; None         ; 7.683 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[0]                            ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[1]                          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[0]                          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[2]                          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[2]                          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[3]                          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[0]                          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[1]                          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[0]                          ; CLK      ;
; N/A   ; None         ; 7.346 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[3]                          ; CLK      ;
; N/A   ; None         ; 7.346 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[1]                          ; CLK      ;
; N/A   ; None         ; 7.346 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[2]                          ; CLK      ;
; N/A   ; None         ; 7.346 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[3]                          ; CLK      ;
; N/A   ; None         ; 7.298 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[4]                          ; CLK      ;
; N/A   ; None         ; 7.298 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[3]                          ; CLK      ;
; N/A   ; None         ; 7.298 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[2]                          ; CLK      ;
; N/A   ; None         ; 7.298 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[1]                          ; CLK      ;
; N/A   ; None         ; 7.298 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[0]                          ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[7]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[6]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[5]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[4]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[3]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[2]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[1]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[3]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[2]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[1]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[0]                            ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[0]                            ; CLK      ;
; N/A   ; None         ; 6.585 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|cnt[1]                             ; CLK      ;
; N/A   ; None         ; 6.585 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|cnt[0]                             ; CLK      ;
; N/A   ; None         ; 6.559 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|num_display                        ; CLK      ;
; N/A   ; None         ; 6.070 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|finish                             ; CLK      ;
; N/A   ; None         ; 5.693 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|judge                              ; CLK      ;
; N/A   ; None         ; 5.671 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|state.idle                         ; CLK      ;
; N/A   ; None         ; 5.497 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|state.secondnum                    ; CLK      ;
; N/A   ; None         ; 5.497 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|state.oper                         ; CLK      ;
; N/A   ; None         ; 5.341 ns   ; RST  ; key_scan:inst22|key_fsm:inst1|state.firstnum                     ; CLK      ;
; N/A   ; None         ; 5.260 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A   ; None         ; 4.878 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A   ; None         ; 4.859 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A   ; None         ; 4.743 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A   ; None         ; 4.743 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A   ; None         ; 4.743 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A   ; None         ; 4.743 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A   ; None         ; 4.676 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A   ; None         ; 4.361 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A   ; None         ; 4.361 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A   ; None         ; 4.361 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A   ; None         ; 4.361 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A   ; None         ; 4.342 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A   ; None         ; 4.342 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A   ; None         ; 4.342 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A   ; None         ; 4.342 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A   ; None         ; 4.159 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A   ; None         ; 4.159 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A   ; None         ; 4.159 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A   ; None         ; 4.159 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A   ; None         ; 3.881 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A   ; None         ; 3.881 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A   ; None         ; 3.881 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A   ; None         ; 3.547 ns   ; RST  ; reg_IO:inst11|data_inH[4]                                        ; CLK      ;
; N/A   ; None         ; 3.508 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A   ; None         ; 3.508 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A   ; None         ; 3.499 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A   ; None         ; 3.499 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A   ; None         ; 3.499 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A   ; None         ; 3.487 ns   ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A   ; None         ; 3.480 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A   ; None         ; 3.480 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A   ; None         ; 3.480 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A   ; None         ; 3.444 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A   ; None         ; 3.444 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A   ; None         ; 3.393 ns   ; RST  ; reg_IO:inst11|data_inH[1]                                        ; CLK      ;
; N/A   ; None         ; 3.297 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A   ; None         ; 3.297 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A   ; None         ; 3.297 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A   ; None         ; 3.206 ns   ; RST  ; reg_IO:inst11|data_inH[3]                                        ; CLK      ;
; N/A   ; None         ; 3.126 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A   ; None         ; 3.126 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A   ; None         ; 3.107 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A   ; None         ; 3.107 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A   ; None         ; 3.105 ns   ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A   ; None         ; 3.086 ns   ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A   ; None         ; 3.062 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A   ; None         ; 3.062 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A   ; None         ; 3.049 ns   ; RST  ; reg_IO:inst11|data_inH[0]                                        ; CLK      ;
; N/A   ; None         ; 3.049 ns   ; RST  ; reg_IO:inst11|data_inH[2]                                        ; CLK      ;
; N/A   ; None         ; 3.049 ns   ; RST  ; reg_IO:inst11|data_inH[5]                                        ; CLK      ;
; N/A   ; None         ; 3.049 ns   ; RST  ; reg_IO:inst11|data_inH[6]                                        ; CLK      ;
; N/A   ; None         ; 3.049 ns   ; RST  ; reg_IO:inst11|data_inH[7]                                        ; CLK      ;
; N/A   ; None         ; 3.043 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A   ; None         ; 3.043 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A   ; None         ; 3.010 ns   ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A   ; None         ; 3.008 ns   ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A   ; None         ; 3.007 ns   ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A   ; None         ; 3.002 ns   ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A   ; None         ; 3.001 ns   ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A   ; None         ; 2.924 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A   ; None         ; 2.924 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A   ; None         ; 2.903 ns   ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A   ; None         ; 2.860 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A   ; None         ; 2.860 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A   ; None         ; 2.628 ns   ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A   ; None         ; 2.626 ns   ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A   ; None         ; 2.625 ns   ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A   ; None         ; 2.620 ns   ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A   ; None         ; 2.619 ns   ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A   ; None         ; 2.609 ns   ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A   ; None         ; 2.607 ns   ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A   ; None         ; 2.606 ns   ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A   ; None         ; 2.601 ns   ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A   ; None         ; 2.600 ns   ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A   ; None         ; 2.426 ns   ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A   ; None         ; 2.424 ns   ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A   ; None         ; 2.423 ns   ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A   ; None         ; 2.418 ns   ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A   ; None         ; 2.417 ns   ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A   ; None         ; 2.159 ns   ; RST  ; reg_IO:inst11|data_inL[0]                                        ; CLK      ;
; N/A   ; None         ; 2.159 ns   ; RST  ; reg_IO:inst11|data_inL[3]                                        ; CLK      ;
; N/A   ; None         ; 2.159 ns   ; RST  ; reg_IO:inst11|data_inL[4]                                        ; CLK      ;
; N/A   ; None         ; 2.031 ns   ; RST  ; instrconunit:inst1|PC[0]                                         ; CLK      ;
; N/A   ; None         ; 1.935 ns   ; RST  ; instrconunit:inst1|PC[1]                                         ; CLK      ;
; N/A   ; None         ; 1.935 ns   ; RST  ; instrconunit:inst1|PC[2]                                         ; CLK      ;
; N/A   ; None         ; 1.935 ns   ; RST  ; instrconunit:inst1|PC[3]                                         ; CLK      ;
; N/A   ; None         ; 1.935 ns   ; RST  ; instrconunit:inst1|PC[4]                                         ; CLK      ;
; N/A   ; None         ; 1.935 ns   ; RST  ; instrconunit:inst1|PC[5]                                         ; CLK      ;
; N/A   ; None         ; 1.935 ns   ; RST  ; instrconunit:inst1|PC[6]                                         ; CLK      ;
; N/A   ; None         ; 1.935 ns   ; RST  ; instrconunit:inst1|PC[7]                                         ; CLK      ;
; N/A   ; None         ; 1.871 ns   ; RST  ; reg_IO:inst11|data_inL[1]                                        ; CLK      ;
; N/A   ; None         ; 1.871 ns   ; RST  ; reg_IO:inst11|data_inL[2]                                        ; CLK      ;
; N/A   ; None         ; 1.871 ns   ; RST  ; reg_IO:inst11|data_inL[5]                                        ; CLK      ;
; N/A   ; None         ; 1.871 ns   ; RST  ; reg_IO:inst11|data_inL[6]                                        ; CLK      ;
; N/A   ; None         ; 1.871 ns   ; RST  ; reg_IO:inst11|data_inL[7]                                        ; CLK      ;
; N/A   ; None         ; 1.529 ns   ; RST  ; Flag:inst6|Flagout[0]                                            ; CLK      ;
; N/A   ; None         ; 1.272 ns   ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
; N/A   ; None         ; 0.890 ns   ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
; N/A   ; None         ; 0.871 ns   ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
; N/A   ; None         ; 0.688 ns   ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
+-------+--------------+------------+------+------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                       ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 28.511 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO6[6] ; CLK        ;
; N/A                                     ; None                                                ; 28.185 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO4[7] ; CLK        ;
; N/A                                     ; None                                                ; 28.005 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO4[6] ; CLK        ;
; N/A                                     ; None                                                ; 27.943 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO5[4] ; CLK        ;
; N/A                                     ; None                                                ; 27.850 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO2[6] ; CLK        ;
; N/A                                     ; None                                                ; 27.688 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO5[6] ; CLK        ;
; N/A                                     ; None                                                ; 27.674 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO2[4] ; CLK        ;
; N/A                                     ; None                                                ; 27.636 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO4[5] ; CLK        ;
; N/A                                     ; None                                                ; 27.601 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO3[4] ; CLK        ;
; N/A                                     ; None                                                ; 27.584 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO3[7] ; CLK        ;
; N/A                                     ; None                                                ; 27.349 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO5[2] ; CLK        ;
; N/A                                     ; None                                                ; 27.217 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO1[6] ; CLK        ;
; N/A                                     ; None                                                ; 27.207 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO0[6] ; CLK        ;
; N/A                                     ; None                                                ; 27.186 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO2[7] ; CLK        ;
; N/A                                     ; None                                                ; 27.139 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO3[6] ; CLK        ;
; N/A                                     ; None                                                ; 27.008 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO4[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.974 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO6[7] ; CLK        ;
; N/A                                     ; None                                                ; 26.969 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO4[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.950 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO3[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.926 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO6[5] ; CLK        ;
; N/A                                     ; None                                                ; 26.912 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO2[5] ; CLK        ;
; N/A                                     ; None                                                ; 26.770 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO4[7] ; CLK        ;
; N/A                                     ; None                                                ; 26.761 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO5[7] ; CLK        ;
; N/A                                     ; None                                                ; 26.741 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO7[5] ; CLK        ;
; N/A                                     ; None                                                ; 26.732 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO3[0] ; CLK        ;
; N/A                                     ; None                                                ; 26.700 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO4[1] ; CLK        ;
; N/A                                     ; None                                                ; 26.699 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO7[7] ; CLK        ;
; N/A                                     ; None                                                ; 26.694 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO3[5] ; CLK        ;
; N/A                                     ; None                                                ; 26.663 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; IO5[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.625 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; IO7[6] ; CLK        ;
; N/A                                     ; None                                                ; 26.608 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; IO5[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.509 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO2[0] ; CLK        ;
; N/A                                     ; None                                                ; 26.419 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO5[5] ; CLK        ;
; N/A                                     ; None                                                ; 26.395 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO4[1] ; CLK        ;
; N/A                                     ; None                                                ; 26.394 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; IO2[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.363 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO7[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.350 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO3[3] ; CLK        ;
; N/A                                     ; None                                                ; 26.347 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO1[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.339 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; IO2[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.321 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; IO3[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.266 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; IO3[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.184 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO5[0] ; CLK        ;
; N/A                                     ; None                                                ; 26.172 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO6[0] ; CLK        ;
; N/A                                     ; None                                                ; 26.171 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO3[3] ; CLK        ;
; N/A                                     ; None                                                ; 26.169 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO3[7] ; CLK        ;
; N/A                                     ; None                                                ; 26.167 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO2[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.154 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO6[3] ; CLK        ;
; N/A                                     ; None                                                ; 26.127 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO5[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.104 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO6[4] ; CLK        ;
; N/A                                     ; None                                                ; 26.082 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO6[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.051 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO7[2] ; CLK        ;
; N/A                                     ; None                                                ; 26.032 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO0[4] ; CLK        ;
; N/A                                     ; None                                                ; 25.988 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO2[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.975 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO6[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.974 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO6[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.970 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; IO0[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.955 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO3[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.952 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO6[6] ; CLK        ;
; N/A                                     ; None                                                ; 25.833 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO5[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.831 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO7[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.816 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO1[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.786 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO4[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.778 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO1[7] ; CLK        ;
; N/A                                     ; None                                                ; 25.771 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO2[7] ; CLK        ;
; N/A                                     ; None                                                ; 25.765 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; IO0[7] ; CLK        ;
; N/A                                     ; None                                                ; 25.728 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO3[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.702 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO0[5] ; CLK        ;
; N/A                                     ; None                                                ; 25.696 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO4[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.689 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; IO4[4] ; CLK        ;
; N/A                                     ; None                                                ; 25.686 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO3[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.684 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO6[6] ; CLK        ;
; N/A                                     ; None                                                ; 25.683 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO2[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.669 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO6[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.658 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO5[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.650 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO3[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.634 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; IO4[4] ; CLK        ;
; N/A                                     ; None                                                ; 25.620 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO3[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.617 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO2[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.612 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; IO4[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.563 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO4[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.559 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO6[7] ; CLK        ;
; N/A                                     ; None                                                ; 25.492 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO4[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.463 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO2[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.460 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; IO4[5] ; CLK        ;
; N/A                                     ; None                                                ; 25.446 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO4[6] ; CLK        ;
; N/A                                     ; None                                                ; 25.438 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO2[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.434 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO3[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.429 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO3[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.424 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO6[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.384 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO4[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.354 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO0[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.353 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO5[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.346 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO5[7] ; CLK        ;
; N/A                                     ; None                                                ; 25.291 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO2[6] ; CLK        ;
; N/A                                     ; None                                                ; 25.284 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO7[7] ; CLK        ;
; N/A                                     ; None                                                ; 25.280 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO1[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.206 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO2[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.178 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO4[6] ; CLK        ;
; N/A                                     ; None                                                ; 25.138 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO5[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.129 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO5[6] ; CLK        ;
; N/A                                     ; None                                                ; 25.126 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO6[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.125 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO1[2] ; CLK        ;
; N/A                                     ; None                                                ; 25.099 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; IO0[0] ; CLK        ;
; N/A                                     ; None                                                ; 25.098 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO5[3] ; CLK        ;
; N/A                                     ; None                                                ; 25.083 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; IO7[4] ; CLK        ;
; N/A                                     ; None                                                ; 25.049 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO0[1] ; CLK        ;
; N/A                                     ; None                                                ; 25.048 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; IO4[7] ; CLK        ;
; N/A                                     ; None                                                ; 25.028 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; IO7[4] ; CLK        ;
; N/A                                     ; None                                                ; 25.023 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO2[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.975 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO1[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.969 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO1[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.961 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO0[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.945 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO2[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.931 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; IO4[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.919 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO5[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.900 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; IO2[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.887 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO2[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.886 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; IO6[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.881 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO5[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.871 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; IO1[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.869 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO6[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.867 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; IO3[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.863 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; IO7[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.861 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO5[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.860 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO6[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.833 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO4[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.831 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO1[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.829 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO7[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.824 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; IO6[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.822 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; IO5[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.790 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO1[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.785 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO7[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.782 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO0[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.770 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO1[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.769 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; IO6[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.752 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; IO0[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.750 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; IO6[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.748 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; IO0[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.736 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; IO2[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.697 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; IO0[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.684 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; IO7[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.658 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO1[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.651 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO2[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.650 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO4[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.648 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO0[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.603 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; IO1[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.580 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO3[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.570 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; IO5[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.566 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO6[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.565 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; IO7[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.553 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; IO2[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.535 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO7[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.528 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO7[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.518 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; IO3[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.513 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO1[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.494 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; IO6[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.480 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; IO3[4] ; CLK        ;
; N/A                                     ; None                                                ; 24.456 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; IO7[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.454 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; IO0[2] ; CLK        ;
; N/A                                     ; None                                                ; 24.447 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; IO3[7] ; CLK        ;
; N/A                                     ; None                                                ; 24.393 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO4[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.390 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO1[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.380 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO0[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.368 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO5[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.363 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO1[7] ; CLK        ;
; N/A                                     ; None                                                ; 24.350 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; IO0[7] ; CLK        ;
; N/A                                     ; None                                                ; 24.312 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO3[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.303 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; IO4[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.266 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; IO0[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.243 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; IO5[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.239 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO1[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.231 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO0[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.221 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; IO6[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.207 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; IO2[5] ; CLK        ;
; N/A                                     ; None                                                ; 24.192 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; IO1[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.175 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; IO4[7] ; CLK        ;
; N/A                                     ; None                                                ; 24.151 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; IO7[1] ; CLK        ;
; N/A                                     ; None                                                ; 24.133 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; IO7[3] ; CLK        ;
; N/A                                     ; None                                                ; 24.066 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; IO7[6] ; CLK        ;
; N/A                                     ; None                                                ; 24.053 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; IO0[0] ; CLK        ;
; N/A                                     ; None                                                ; 24.049 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; IO2[7] ; CLK        ;
; N/A                                     ; None                                                ; 24.036 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; IO7[5] ; CLK        ;
; N/A                                     ; None                                                ; 23.989 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; IO3[5] ; CLK        ;
; N/A                                     ; None                                                ; 23.988 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; IO4[6] ; CLK        ;
; N/A                                     ; None                                                ; 23.913 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; IO3[0] ; CLK        ;
; N/A                                     ; None                                                ; 23.899 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; IO5[2] ; CLK        ;
; N/A                                     ; None                                                ; 23.848 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; IO4[4] ; CLK        ;
; N/A                                     ; None                                                ; 23.837 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; IO6[7] ; CLK        ;
; N/A                                     ; None                                                ; 23.833 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; IO3[3] ; CLK        ;
; N/A                                     ; None                                                ; 23.833 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; IO2[6] ; CLK        ;
; N/A                                     ; None                                                ; 23.798 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; IO7[6] ; CLK        ;
; N/A                                     ; None                                                ; 23.796 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; IO0[0] ; CLK        ;
; N/A                                     ; None                                                ; 23.726 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; IO4[5] ; CLK        ;
; N/A                                     ; None                                                ; 23.714 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; IO5[5] ; CLK        ;
; N/A                                     ; None                                                ; 23.690 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; IO2[0] ; CLK        ;
; N/A                                     ; None                                                ; 23.671 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; IO5[6] ; CLK        ;
; N/A                                     ; None                                                ; 23.637 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; IO6[3] ; CLK        ;
; N/A                                     ; None                                                ; 23.624 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; IO5[7] ; CLK        ;
; N/A                                     ; None                                                ; 23.591 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; IO2[1] ; CLK        ;
; N/A                                     ; None                                                ; 23.577 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; IO6[1] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                            ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------+--------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                           ;
+---------------+-------------+-----------+------+------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                               ; To Clock ;
+---------------+-------------+-----------+------+------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.026 ns ; RST  ; reg_IO:inst11|data_inH[7]                                        ; CLK      ;
; N/A           ; None        ; -0.125 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A           ; None        ; -0.128 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A           ; None        ; -0.129 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A           ; None        ; -0.130 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A           ; None        ; -0.422 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
; N/A           ; None        ; -0.524 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A           ; None        ; -0.526 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A           ; None        ; -0.527 ns ; RST  ; reg_IO:inst11|data_inL[6]                                        ; CLK      ;
; N/A           ; None        ; -0.528 ns ; RST  ; reg_IO:inst11|data_inL[7]                                        ; CLK      ;
; N/A           ; None        ; -0.532 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A           ; None        ; -0.605 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
; N/A           ; None        ; -0.624 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
; N/A           ; None        ; -0.755 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A           ; None        ; -0.756 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A           ; None        ; -0.782 ns ; RST  ; reg_IO:inst11|data_inL[1]                                        ; CLK      ;
; N/A           ; None        ; -0.783 ns ; RST  ; reg_IO:inst11|data_inL[2]                                        ; CLK      ;
; N/A           ; None        ; -0.786 ns ; RST  ; reg_IO:inst11|data_inL[5]                                        ; CLK      ;
; N/A           ; None        ; -0.991 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A           ; None        ; -1.001 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A           ; None        ; -1.006 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A           ; None        ; -1.006 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|state     ; CLK      ;
; N/A           ; None        ; -1.076 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A           ; None        ; -1.098 ns ; RST  ; reg_IO:inst11|data_inL[4]                                        ; CLK      ;
; N/A           ; None        ; -1.099 ns ; RST  ; reg_IO:inst11|data_inL[3]                                        ; CLK      ;
; N/A           ; None        ; -1.102 ns ; RST  ; reg_IO:inst11|data_inL[0]                                        ; CLK      ;
; N/A           ; None        ; -1.263 ns ; RST  ; Flag:inst6|Flagout[0]                                            ; CLK      ;
; N/A           ; None        ; -1.332 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A           ; None        ; -1.626 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A           ; None        ; -1.669 ns ; RST  ; instrconunit:inst1|PC[1]                                         ; CLK      ;
; N/A           ; None        ; -1.669 ns ; RST  ; instrconunit:inst1|PC[2]                                         ; CLK      ;
; N/A           ; None        ; -1.669 ns ; RST  ; instrconunit:inst1|PC[3]                                         ; CLK      ;
; N/A           ; None        ; -1.669 ns ; RST  ; instrconunit:inst1|PC[4]                                         ; CLK      ;
; N/A           ; None        ; -1.669 ns ; RST  ; instrconunit:inst1|PC[5]                                         ; CLK      ;
; N/A           ; None        ; -1.669 ns ; RST  ; instrconunit:inst1|PC[6]                                         ; CLK      ;
; N/A           ; None        ; -1.669 ns ; RST  ; instrconunit:inst1|PC[7]                                         ; CLK      ;
; N/A           ; None        ; -1.722 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A           ; None        ; -1.765 ns ; RST  ; instrconunit:inst1|PC[0]                                         ; CLK      ;
; N/A           ; None        ; -1.941 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A           ; None        ; -1.946 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A           ; None        ; -1.978 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[2] ; CLK      ;
; N/A           ; None        ; -2.025 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A           ; None        ; -2.027 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A           ; None        ; -2.118 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A           ; None        ; -2.124 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A           ; None        ; -2.143 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[0]    ; CLK      ;
; N/A           ; None        ; -2.151 ns ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A           ; None        ; -2.152 ns ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A           ; None        ; -2.157 ns ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A           ; None        ; -2.158 ns ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A           ; None        ; -2.160 ns ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A           ; None        ; -2.161 ns ; RST  ; reg_IO:inst11|data_inH[2]                                        ; CLK      ;
; N/A           ; None        ; -2.175 ns ; RST  ; reg_IO:inst11|data_inH[6]                                        ; CLK      ;
; N/A           ; None        ; -2.202 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[1] ; CLK      ;
; N/A           ; None        ; -2.281 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[0] ; CLK      ;
; N/A           ; None        ; -2.283 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|symbol[3] ; CLK      ;
; N/A           ; None        ; -2.334 ns ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A           ; None        ; -2.335 ns ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A           ; None        ; -2.340 ns ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A           ; None        ; -2.341 ns ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A           ; None        ; -2.343 ns ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A           ; None        ; -2.353 ns ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A           ; None        ; -2.354 ns ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A           ; None        ; -2.359 ns ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A           ; None        ; -2.360 ns ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A           ; None        ; -2.362 ns ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A           ; None        ; -2.519 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[3]    ; CLK      ;
; N/A           ; None        ; -2.547 ns ; RST  ; reg_IO:inst11|data_inH[0]                                        ; CLK      ;
; N/A           ; None        ; -2.594 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A           ; None        ; -2.594 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A           ; None        ; -2.637 ns ; V1   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A           ; None        ; -2.658 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A           ; None        ; -2.658 ns ; V1   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A           ; None        ; -2.735 ns ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[1]          ; CLK      ;
; N/A           ; None        ; -2.736 ns ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[2]          ; CLK      ;
; N/A           ; None        ; -2.741 ns ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_low[0]          ; CLK      ;
; N/A           ; None        ; -2.742 ns ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[0]         ; CLK      ;
; N/A           ; None        ; -2.744 ns ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[2]         ; CLK      ;
; N/A           ; None        ; -2.747 ns ; RST  ; reg_IO:inst11|data_inH[5]                                        ; CLK      ;
; N/A           ; None        ; -2.777 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A           ; None        ; -2.777 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A           ; None        ; -2.783 ns ; RST  ; reg_IO:inst11|data_inH[1]                                        ; CLK      ;
; N/A           ; None        ; -2.783 ns ; RST  ; reg_IO:inst11|data_inH[3]                                        ; CLK      ;
; N/A           ; None        ; -2.783 ns ; RST  ; reg_IO:inst11|data_inH[4]                                        ; CLK      ;
; N/A           ; None        ; -2.796 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A           ; None        ; -2.796 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A           ; None        ; -2.820 ns ; V4   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A           ; None        ; -2.839 ns ; V2   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A           ; None        ; -2.841 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A           ; None        ; -2.841 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A           ; None        ; -2.860 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A           ; None        ; -2.860 ns ; V2   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A           ; None        ; -3.178 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S2      ; CLK      ;
; N/A           ; None        ; -3.178 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S3      ; CLK      ;
; N/A           ; None        ; -3.214 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A           ; None        ; -3.221 ns ; V3   ; key_scan:inst22|key_input:inst|Shake:inst3|count_high[1]         ; CLK      ;
; N/A           ; None        ; -3.242 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S0      ; CLK      ;
; N/A           ; None        ; -3.242 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Scan:inst2|state.S1      ; CLK      ;
; N/A           ; None        ; -3.615 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[2]    ; CLK      ;
; N/A           ; None        ; -4.593 ns ; V4   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A           ; None        ; -4.867 ns ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[4]                          ; CLK      ;
; N/A           ; None        ; -4.867 ns ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[3]                          ; CLK      ;
; N/A           ; None        ; -4.867 ns ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[2]                          ; CLK      ;
; N/A           ; None        ; -4.867 ns ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[1]                          ; CLK      ;
; N/A           ; None        ; -4.867 ns ; RST  ; key_scan:inst22|key_fsm:inst1|ALU_OP[0]                          ; CLK      ;
; N/A           ; None        ; -4.994 ns ; V3   ; key_scan:inst22|key_input:inst|Keyboard_Identify:inst1|out[1]    ; CLK      ;
; N/A           ; None        ; -5.075 ns ; RST  ; key_scan:inst22|key_fsm:inst1|state.firstnum                     ; CLK      ;
; N/A           ; None        ; -5.231 ns ; RST  ; key_scan:inst22|key_fsm:inst1|state.secondnum                    ; CLK      ;
; N/A           ; None        ; -5.231 ns ; RST  ; key_scan:inst22|key_fsm:inst1|state.oper                         ; CLK      ;
; N/A           ; None        ; -5.405 ns ; RST  ; key_scan:inst22|key_fsm:inst1|state.idle                         ; CLK      ;
; N/A           ; None        ; -5.427 ns ; RST  ; key_scan:inst22|key_fsm:inst1|judge                              ; CLK      ;
; N/A           ; None        ; -5.438 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[2]                          ; CLK      ;
; N/A           ; None        ; -5.440 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[3]                          ; CLK      ;
; N/A           ; None        ; -5.443 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[3]                          ; CLK      ;
; N/A           ; None        ; -5.443 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[2]                          ; CLK      ;
; N/A           ; None        ; -5.444 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[1]                          ; CLK      ;
; N/A           ; None        ; -5.445 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[3]                          ; CLK      ;
; N/A           ; None        ; -5.446 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[1]                          ; CLK      ;
; N/A           ; None        ; -5.473 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B0[0]                          ; CLK      ;
; N/A           ; None        ; -5.669 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A0[0]                          ; CLK      ;
; N/A           ; None        ; -5.673 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[2]                          ; CLK      ;
; N/A           ; None        ; -5.676 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[0]                          ; CLK      ;
; N/A           ; None        ; -5.683 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A1[1]                          ; CLK      ;
; N/A           ; None        ; -5.685 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[3]                          ; CLK      ;
; N/A           ; None        ; -5.686 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[0]                          ; CLK      ;
; N/A           ; None        ; -5.686 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[1]                          ; CLK      ;
; N/A           ; None        ; -5.744 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[1]                          ; CLK      ;
; N/A           ; None        ; -5.745 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[0]                          ; CLK      ;
; N/A           ; None        ; -5.746 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[2]                          ; CLK      ;
; N/A           ; None        ; -5.781 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B1[3]                          ; CLK      ;
; N/A           ; None        ; -5.804 ns ; RST  ; key_scan:inst22|key_fsm:inst1|finish                             ; CLK      ;
; N/A           ; None        ; -5.948 ns ; RST  ; key_scan:inst22|key_fsm:inst1|cnt[0]                             ; CLK      ;
; N/A           ; None        ; -5.955 ns ; RST  ; key_scan:inst22|key_fsm:inst1|cnt[1]                             ; CLK      ;
; N/A           ; None        ; -6.035 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[2]                          ; CLK      ;
; N/A           ; None        ; -6.211 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_A2[2]                          ; CLK      ;
; N/A           ; None        ; -6.293 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_display                        ; CLK      ;
; N/A           ; None        ; -6.333 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[1]                          ; CLK      ;
; N/A           ; None        ; -6.336 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[0]                          ; CLK      ;
; N/A           ; None        ; -6.337 ns ; RST  ; key_scan:inst22|key_fsm:inst1|num_B2[3]                          ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[7]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[6]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[5]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[4]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[3]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[2]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[1]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[3]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[2]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[1]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCH[0]                            ; CLK      ;
; N/A           ; None        ; -6.791 ns ; RST  ; key_scan:inst22|key_fsm:inst1|SRCL[0]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[7]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[6]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[5]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[4]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[3]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[2]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[1]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[3]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[2]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[1]                            ; CLK      ;
; N/A           ; None        ; -7.417 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTH[0]                            ; CLK      ;
; N/A           ; None        ; -7.615 ns ; RST  ; key_scan:inst22|key_fsm:inst1|DSTL[0]                            ; CLK      ;
+---------------+-------------+-----------+------+------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Oct 21 08:50:58 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off systemC -c systemC --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ctrlunit:inst|jump" is a latch
    Warning: Node "ctrlunit:inst|branch" is a latch
    Warning: Node "ALU:inst4|S[0]" is a latch
    Warning: Node "ALU:inst4|S[2]" is a latch
    Warning: Node "ALU:inst4|S[1]" is a latch
    Warning: Node "ALU:inst4|S[3]" is a latch
    Warning: Node "ALU:inst4|S[7]" is a latch
    Warning: Node "ALU:inst4|S[6]" is a latch
    Warning: Node "ctrlunit:inst|ALUC[2]" is a latch
    Warning: Node "ctrlunit:inst|ALUC[1]" is a latch
    Warning: Node "ALU:inst4|S[4]" is a latch
    Warning: Node "ALU:inst4|S[5]" is a latch
    Warning: Node "ctrlunit:inst|ALUC[0]" is a latch
    Warning: Node "ctrlunit:inst|ALUSRCB" is a latch
    Warning: Node "ctrlunit:inst|WrFlag" is a latch
    Warning: Node "ALU:inst4|carry_out" is a latch
    Warning: Node "ctrlunit:inst|WriteReg" is a latch
    Warning: Node "ctrlunit:inst|WriteMem" is a latch
    Warning: Node "ctrlunit:inst|MemToReg" is a latch
    Warning: Node "ctrlunit:inst|RegDes" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ctrlunit:inst|RegDes" as buffer
    Info: Detected ripple clock "ctrlunit:inst|WriteReg" as buffer
    Info: Detected ripple clock "ctrlunit:inst|ALUC[0]" as buffer
    Info: Detected ripple clock "ctrlunit:inst|ALUC[1]" as buffer
    Info: Detected ripple clock "ctrlunit:inst|ALUC[2]" as buffer
    Info: Detected gated clock "ALU:inst4|carry_out~5" as buffer
    Info: Detected gated clock "lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~5" as buffer
    Info: Detected gated clock "lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~4" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst5" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst6" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst7" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst8" as buffer
    Info: Detected gated clock "ALU:inst4|S[7]~74" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg6" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg5" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg4" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg3" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg2" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg1" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg0" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[15]" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[14]" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[13]" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[12]" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[9]" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[8]" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[7]" as buffer
    Info: Detected gated clock "lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "Divider1:inst2|clkout" as buffer
    Info: Detected ripple clock "key_scan:inst22|key_input:inst|Divider1:inst|clkout" as buffer
Info: Clock "CLK" has Internal fmax of 6.13 MHz between source register "reg_IO:inst11|data_inH[0]" and destination register "seg:inst13|Display:inst1|out[0]" (period= 163.157 ns)
    Info: + Longest register to register delay is 162.901 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 7; REG Node = 'reg_IO:inst11|data_inH[0]'
        Info: 2: + IC(0.454 ns) + CELL(0.596 ns) = 1.050 ns; Loc. = LCCOMB_X24_Y5_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.240 ns; Loc. = LCCOMB_X24_Y5_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.326 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.412 ns; Loc. = LCCOMB_X24_Y5_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.918 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add0~8'
        Info: 7: + IC(0.693 ns) + CELL(0.621 ns) = 3.232 ns; Loc. = LCCOMB_X25_Y5_N24; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~26'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 3.738 ns; Loc. = LCCOMB_X25_Y5_N26; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add1~27'
        Info: 9: + IC(0.708 ns) + CELL(0.650 ns) = 5.096 ns; Loc. = LCCOMB_X24_Y5_N2; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|Add1~35'
        Info: 10: + IC(1.052 ns) + CELL(0.596 ns) = 6.744 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[7]~9'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.830 ns; Loc. = LCCOMB_X21_Y5_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[8]~11'
        Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 7.020 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[9]~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 7.526 ns; Loc. = LCCOMB_X21_Y5_N16; Fanout = 24; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_9_result_int[10]~14'
        Info: 14: + IC(1.107 ns) + CELL(0.206 ns) = 8.839 ns; Loc. = LCCOMB_X24_Y5_N6; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[105]~136'
        Info: 15: + IC(1.510 ns) + CELL(0.621 ns) = 10.970 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[7]~9'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 11.056 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[8]~11'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 11.142 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[9]~13'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 11.228 ns; Loc. = LCCOMB_X22_Y7_N22; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[10]~15'
        Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 11.734 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_10_result_int[11]~16'
        Info: 20: + IC(1.135 ns) + CELL(0.206 ns) = 13.075 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[112]~118'
        Info: 21: + IC(1.085 ns) + CELL(0.621 ns) = 14.781 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[3]~1'
        Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 14.971 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[4]~3'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 15.057 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[5]~5'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 15.143 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[6]~7'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 15.229 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[7]~9'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 15.315 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[8]~11'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 15.401 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[9]~13'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 15.487 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[10]~15'
        Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 15.993 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_11_result_int[11]~16'
        Info: 30: + IC(1.092 ns) + CELL(0.370 ns) = 17.455 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[127]~103'
        Info: 31: + IC(1.060 ns) + CELL(0.735 ns) = 19.250 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[7]~9'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 19.336 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[8]~11'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 19.422 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[9]~13'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 19.508 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[10]~15'
        Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 20.014 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 36; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_12_result_int[11]~16'
        Info: 36: + IC(1.169 ns) + CELL(0.370 ns) = 21.553 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[134]~85'
        Info: 37: + IC(0.711 ns) + CELL(0.621 ns) = 22.885 ns; Loc. = LCCOMB_X21_Y9_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[3]~1'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.971 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[4]~3'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 23.057 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[5]~5'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 23.143 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[6]~7'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 23.229 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[7]~9'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 23.315 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[8]~11'
        Info: 43: + IC(0.000 ns) + CELL(0.190 ns) = 23.505 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[9]~13'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 23.591 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[10]~15'
        Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 24.097 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 35; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[11]~16'
        Info: 46: + IC(1.113 ns) + CELL(0.206 ns) = 25.416 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[147]~499'
        Info: 47: + IC(1.500 ns) + CELL(0.621 ns) = 27.537 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[5]~5'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 27.623 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[6]~7'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 27.709 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[7]~9'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 27.795 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[8]~11'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 27.881 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[9]~13'
        Info: 52: + IC(0.000 ns) + CELL(0.190 ns) = 28.071 ns; Loc. = LCCOMB_X24_Y9_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[10]~15'
        Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 28.577 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 27; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[11]~16'
        Info: 54: + IC(1.098 ns) + CELL(0.206 ns) = 29.881 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|StageOut[158]~506'
        Info: 55: + IC(1.384 ns) + CELL(0.596 ns) = 31.861 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[5]~5'
        Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 31.947 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[6]~7'
        Info: 57: + IC(0.000 ns) + CELL(0.190 ns) = 32.137 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[7]~9'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 32.223 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[8]~11'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 32.309 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[9]~13'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 32.395 ns; Loc. = LCCOMB_X26_Y9_N20; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[10]~15'
        Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 32.901 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div0|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[11]~16'
        Info: 62: + IC(1.492 ns) + CELL(0.206 ns) = 34.599 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult0|multcore:mult_core|romout[0][7]'
        Info: 63: + IC(0.676 ns) + CELL(0.596 ns) = 35.871 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~9'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 35.957 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~11'
        Info: 65: + IC(0.000 ns) + CELL(0.190 ns) = 36.147 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~13'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 36.233 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~15'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 36.319 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~17'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 36.405 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~19'
        Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 36.491 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~21'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 36.577 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add2~23'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 36.663 ns; Loc. = LCCOMB_X19_Y9_N26; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add2~25'
        Info: 72: + IC(0.000 ns) + CELL(0.506 ns) = 37.169 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|Add2~26'
        Info: 73: + IC(1.481 ns) + CELL(0.621 ns) = 39.271 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[2]~1'
        Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 39.357 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[3]~3'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 39.443 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[4]~5'
        Info: 76: + IC(0.000 ns) + CELL(0.506 ns) = 39.949 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_17_result_int[5]~6'
        Info: 77: + IC(0.380 ns) + CELL(0.624 ns) = 40.953 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[141]~234'
        Info: 78: + IC(0.686 ns) + CELL(0.735 ns) = 42.374 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[6]~9'
        Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 42.460 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[7]~11'
        Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 42.966 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_18_result_int[8]~12'
        Info: 81: + IC(1.074 ns) + CELL(0.202 ns) = 44.242 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[147]~220'
        Info: 82: + IC(1.046 ns) + CELL(0.706 ns) = 45.994 ns; Loc. = LCCOMB_X20_Y6_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[4]~5'
        Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 46.080 ns; Loc. = LCCOMB_X20_Y6_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[5]~7'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 46.166 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[6]~9'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 46.252 ns; Loc. = LCCOMB_X20_Y6_N20; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[7]~11'
        Info: 86: + IC(0.000 ns) + CELL(0.506 ns) = 46.758 ns; Loc. = LCCOMB_X20_Y6_N22; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_19_result_int[8]~12'
        Info: 87: + IC(1.058 ns) + CELL(0.206 ns) = 48.022 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[155]~785'
        Info: 88: + IC(1.041 ns) + CELL(0.596 ns) = 49.659 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[4]~5'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 49.745 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[5]~7'
        Info: 90: + IC(0.000 ns) + CELL(0.190 ns) = 49.935 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[6]~9'
        Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 50.021 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[7]~11'
        Info: 92: + IC(0.000 ns) + CELL(0.506 ns) = 50.527 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_20_result_int[8]~12'
        Info: 93: + IC(1.057 ns) + CELL(0.370 ns) = 51.954 ns; Loc. = LCCOMB_X18_Y5_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[163]~188'
        Info: 94: + IC(1.149 ns) + CELL(0.621 ns) = 53.724 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[4]~5'
        Info: 95: + IC(0.000 ns) + CELL(0.190 ns) = 53.914 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[5]~7'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 54.000 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[6]~9'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 54.086 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[7]~11'
        Info: 98: + IC(0.000 ns) + CELL(0.506 ns) = 54.592 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_21_result_int[8]~12'
        Info: 99: + IC(1.124 ns) + CELL(0.370 ns) = 56.086 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[173]~170'
        Info: 100: + IC(1.091 ns) + CELL(0.596 ns) = 57.773 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[6]~9'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 57.859 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[7]~11'
        Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 58.365 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_22_result_int[8]~12'
        Info: 103: + IC(1.145 ns) + CELL(0.370 ns) = 59.880 ns; Loc. = LCCOMB_X19_Y6_N30; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[179]~800'
        Info: 104: + IC(1.179 ns) + CELL(0.621 ns) = 61.680 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[4]~5'
        Info: 105: + IC(0.000 ns) + CELL(0.190 ns) = 61.870 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[5]~7'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 61.956 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[6]~9'
        Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 62.042 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[7]~11'
        Info: 108: + IC(0.000 ns) + CELL(0.506 ns) = 62.548 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_23_result_int[8]~12'
        Info: 109: + IC(1.126 ns) + CELL(0.206 ns) = 63.880 ns; Loc. = LCCOMB_X19_Y6_N2; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[188]~762'
        Info: 110: + IC(1.470 ns) + CELL(0.621 ns) = 65.971 ns; Loc. = LCCOMB_X20_Y7_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[5]~7'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 66.057 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[6]~9'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 66.143 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[7]~11'
        Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 66.649 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_24_result_int[8]~12'
        Info: 114: + IC(1.113 ns) + CELL(0.206 ns) = 67.968 ns; Loc. = LCCOMB_X19_Y6_N4; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[197]~764'
        Info: 115: + IC(1.127 ns) + CELL(0.735 ns) = 69.830 ns; Loc. = LCCOMB_X20_Y8_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[6]~9'
        Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 69.916 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[7]~11'
        Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 70.422 ns; Loc. = LCCOMB_X20_Y8_N18; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_25_result_int[8]~12'
        Info: 118: + IC(1.072 ns) + CELL(0.505 ns) = 71.999 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[206]~105'
        Info: 119: + IC(1.087 ns) + CELL(0.596 ns) = 73.682 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[7]~11'
        Info: 120: + IC(0.000 ns) + CELL(0.506 ns) = 74.188 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_26_result_int[8]~12'
        Info: 121: + IC(1.136 ns) + CELL(0.202 ns) = 75.526 ns; Loc. = LCCOMB_X21_Y11_N4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[213]~90'
        Info: 122: + IC(1.089 ns) + CELL(0.621 ns) = 77.236 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[6]~9'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 77.322 ns; Loc. = LCCOMB_X20_Y10_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[7]~11'
        Info: 124: + IC(0.000 ns) + CELL(0.506 ns) = 77.828 ns; Loc. = LCCOMB_X20_Y10_N20; Fanout = 16; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_27_result_int[8]~12'
        Info: 125: + IC(1.185 ns) + CELL(0.206 ns) = 79.219 ns; Loc. = LCCOMB_X20_Y11_N28; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[217]~70'
        Info: 126: + IC(0.695 ns) + CELL(0.621 ns) = 80.535 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[2]~1'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 80.621 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[3]~3'
        Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 80.707 ns; Loc. = LCCOMB_X20_Y11_N4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[4]~5'
        Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 80.793 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[5]~7'
        Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 80.879 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[6]~9'
        Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 80.965 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[7]~11'
        Info: 132: + IC(0.000 ns) + CELL(0.506 ns) = 81.471 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_28_result_int[8]~12'
        Info: 133: + IC(0.784 ns) + CELL(0.370 ns) = 82.625 ns; Loc. = LCCOMB_X19_Y11_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[225]~62'
        Info: 134: + IC(0.693 ns) + CELL(0.621 ns) = 83.939 ns; Loc. = LCCOMB_X19_Y11_N4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[2]~1'
        Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 84.025 ns; Loc. = LCCOMB_X19_Y11_N6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[3]~3'
        Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 84.111 ns; Loc. = LCCOMB_X19_Y11_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[4]~5'
        Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 84.197 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[5]~7'
        Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 84.283 ns; Loc. = LCCOMB_X19_Y11_N12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[6]~9'
        Info: 139: + IC(0.000 ns) + CELL(0.190 ns) = 84.473 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[7]~11'
        Info: 140: + IC(0.000 ns) + CELL(0.506 ns) = 84.979 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 23; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_29_result_int[8]~12'
        Info: 141: + IC(1.101 ns) + CELL(0.206 ns) = 86.286 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[233]~38'
        Info: 142: + IC(0.695 ns) + CELL(0.621 ns) = 87.602 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[2]~1'
        Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 87.688 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[3]~3'
        Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 87.774 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[4]~5'
        Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 87.860 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[5]~7'
        Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 87.946 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[6]~9'
        Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 88.032 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[7]~11'
        Info: 148: + IC(0.000 ns) + CELL(0.506 ns) = 88.538 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 21; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_30_result_int[8]~12'
        Info: 149: + IC(1.159 ns) + CELL(0.370 ns) = 90.067 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[244]~27'
        Info: 150: + IC(0.701 ns) + CELL(0.621 ns) = 91.389 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[5]~7'
        Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 91.475 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[6]~9'
        Info: 152: + IC(0.000 ns) + CELL(0.190 ns) = 91.665 ns; Loc. = LCCOMB_X21_Y12_N14; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[7]~11'
        Info: 153: + IC(0.000 ns) + CELL(0.506 ns) = 92.171 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_31_result_int[8]~12'
        Info: 154: + IC(1.493 ns) + CELL(0.206 ns) = 93.870 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_mult:Mult1|multcore:mult_core|romout[0][6]~180'
        Info: 155: + IC(0.701 ns) + CELL(0.621 ns) = 95.192 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~9'
        Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 95.278 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~11'
        Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 95.364 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~13'
        Info: 158: + IC(0.000 ns) + CELL(0.190 ns) = 95.554 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~15'
        Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 95.640 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~17'
        Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 95.726 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~19'
        Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 95.812 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~21'
        Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 95.898 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~23'
        Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 95.984 ns; Loc. = LCCOMB_X18_Y10_N24; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~25'
        Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 96.070 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|Add3~27'
        Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 96.156 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|Add3~29'
        Info: 166: + IC(0.000 ns) + CELL(0.506 ns) = 96.662 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 9; COMB Node = 'seg:inst13|Decoder:inst|Add3~30'
        Info: 167: + IC(1.168 ns) + CELL(0.621 ns) = 98.451 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~10'
        Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 98.537 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~12'
        Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 98.623 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~14'
        Info: 170: + IC(0.000 ns) + CELL(0.506 ns) = 99.129 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 8; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|op_6~15'
        Info: 171: + IC(0.428 ns) + CELL(0.206 ns) = 99.763 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[75]~164'
        Info: 172: + IC(0.692 ns) + CELL(0.621 ns) = 101.076 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[1]~1'
        Info: 173: + IC(0.000 ns) + CELL(0.506 ns) = 101.582 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[2]~2'
        Info: 174: + IC(0.710 ns) + CELL(0.624 ns) = 102.916 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[82]~157'
        Info: 175: + IC(1.124 ns) + CELL(0.621 ns) = 104.661 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[3]~5'
        Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 104.747 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[4]~7'
        Info: 177: + IC(0.000 ns) + CELL(0.506 ns) = 105.253 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[5]~8'
        Info: 178: + IC(1.096 ns) + CELL(0.206 ns) = 106.555 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 3; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[87]~492'
        Info: 179: + IC(1.099 ns) + CELL(0.621 ns) = 108.275 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[3]~5'
        Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 108.361 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[4]~7'
        Info: 181: + IC(0.000 ns) + CELL(0.506 ns) = 108.867 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[5]~8'
        Info: 182: + IC(1.061 ns) + CELL(0.202 ns) = 110.130 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[90]~139'
        Info: 183: + IC(1.084 ns) + CELL(0.621 ns) = 111.835 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[1]~1'
        Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 111.921 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[2]~3'
        Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 112.007 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[3]~5'
        Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 112.093 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[4]~7'
        Info: 187: + IC(0.000 ns) + CELL(0.506 ns) = 112.599 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[5]~8'
        Info: 188: + IC(1.453 ns) + CELL(0.202 ns) = 114.254 ns; Loc. = LCCOMB_X14_Y8_N10; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[95]~129'
        Info: 189: + IC(1.097 ns) + CELL(0.596 ns) = 115.947 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[1]~1'
        Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 116.033 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[2]~3'
        Info: 191: + IC(0.000 ns) + CELL(0.086 ns) = 116.119 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[3]~5'
        Info: 192: + IC(0.000 ns) + CELL(0.086 ns) = 116.205 ns; Loc. = LCCOMB_X14_Y7_N6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[4]~7'
        Info: 193: + IC(0.000 ns) + CELL(0.506 ns) = 116.711 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_20_result_int[5]~8'
        Info: 194: + IC(1.073 ns) + CELL(0.206 ns) = 117.990 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[103]~479'
        Info: 195: + IC(1.073 ns) + CELL(0.621 ns) = 119.684 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[4]~7'
        Info: 196: + IC(0.000 ns) + CELL(0.506 ns) = 120.190 ns; Loc. = LCCOMB_X13_Y7_N30; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_21_result_int[5]~8'
        Info: 197: + IC(1.178 ns) + CELL(0.370 ns) = 121.738 ns; Loc. = LCCOMB_X12_Y9_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[107]~107'
        Info: 198: + IC(1.119 ns) + CELL(0.621 ns) = 123.478 ns; Loc. = LCCOMB_X13_Y7_N4; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[3]~5'
        Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 123.564 ns; Loc. = LCCOMB_X13_Y7_N6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[4]~7'
        Info: 200: + IC(0.000 ns) + CELL(0.506 ns) = 124.070 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_22_result_int[5]~8'
        Info: 201: + IC(1.119 ns) + CELL(0.206 ns) = 125.395 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[110]~94'
        Info: 202: + IC(1.066 ns) + CELL(0.621 ns) = 127.082 ns; Loc. = LCCOMB_X12_Y7_N16; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[1]~1'
        Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 127.168 ns; Loc. = LCCOMB_X12_Y7_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[2]~3'
        Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 127.254 ns; Loc. = LCCOMB_X12_Y7_N20; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[3]~5'
        Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 127.340 ns; Loc. = LCCOMB_X12_Y7_N22; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[4]~7'
        Info: 206: + IC(0.000 ns) + CELL(0.506 ns) = 127.846 ns; Loc. = LCCOMB_X12_Y7_N24; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_23_result_int[5]~8'
        Info: 207: + IC(1.478 ns) + CELL(0.202 ns) = 129.526 ns; Loc. = LCCOMB_X15_Y8_N18; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[115]~89'
        Info: 208: + IC(1.068 ns) + CELL(0.596 ns) = 131.190 ns; Loc. = LCCOMB_X15_Y7_N12; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[1]~1'
        Info: 209: + IC(0.000 ns) + CELL(0.190 ns) = 131.380 ns; Loc. = LCCOMB_X15_Y7_N14; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[2]~3'
        Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 131.466 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[3]~5'
        Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 131.552 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[4]~7'
        Info: 212: + IC(0.000 ns) + CELL(0.506 ns) = 132.058 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_24_result_int[5]~8'
        Info: 213: + IC(1.069 ns) + CELL(0.206 ns) = 133.333 ns; Loc. = LCCOMB_X12_Y7_N28; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[123]~483'
        Info: 214: + IC(1.862 ns) + CELL(0.596 ns) = 135.791 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[4]~7'
        Info: 215: + IC(0.000 ns) + CELL(0.506 ns) = 136.297 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_25_result_int[5]~8'
        Info: 216: + IC(1.436 ns) + CELL(0.206 ns) = 137.939 ns; Loc. = LCCOMB_X24_Y4_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[125]~64'
        Info: 217: + IC(1.413 ns) + CELL(0.621 ns) = 139.973 ns; Loc. = LCCOMB_X19_Y4_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[1]~1'
        Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 140.059 ns; Loc. = LCCOMB_X19_Y4_N24; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[2]~3'
        Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 140.145 ns; Loc. = LCCOMB_X19_Y4_N26; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[3]~5'
        Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 140.231 ns; Loc. = LCCOMB_X19_Y4_N28; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[4]~7'
        Info: 221: + IC(0.000 ns) + CELL(0.506 ns) = 140.737 ns; Loc. = LCCOMB_X19_Y4_N30; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_26_result_int[5]~8'
        Info: 222: + IC(1.903 ns) + CELL(0.202 ns) = 142.842 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[130]~59'
        Info: 223: + IC(1.143 ns) + CELL(0.621 ns) = 144.606 ns; Loc. = LCCOMB_X24_Y4_N20; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[1]~1'
        Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 144.692 ns; Loc. = LCCOMB_X24_Y4_N22; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[2]~3'
        Info: 225: + IC(0.000 ns) + CELL(0.086 ns) = 144.778 ns; Loc. = LCCOMB_X24_Y4_N24; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[3]~5'
        Info: 226: + IC(0.000 ns) + CELL(0.086 ns) = 144.864 ns; Loc. = LCCOMB_X24_Y4_N26; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[4]~7'
        Info: 227: + IC(0.000 ns) + CELL(0.506 ns) = 145.370 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 10; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_27_result_int[5]~8'
        Info: 228: + IC(0.704 ns) + CELL(0.202 ns) = 146.276 ns; Loc. = LCCOMB_X25_Y4_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[135]~49'
        Info: 229: + IC(1.130 ns) + CELL(0.621 ns) = 148.027 ns; Loc. = LCCOMB_X24_Y8_N2; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[1]~1'
        Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 148.113 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[2]~3'
        Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 148.199 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[3]~5'
        Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 148.285 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[4]~7'
        Info: 233: + IC(0.000 ns) + CELL(0.506 ns) = 148.791 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_28_result_int[5]~8'
        Info: 234: + IC(1.123 ns) + CELL(0.206 ns) = 150.120 ns; Loc. = LCCOMB_X24_Y4_N2; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[143]~487'
        Info: 235: + IC(1.139 ns) + CELL(0.621 ns) = 151.880 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[4]~7'
        Info: 236: + IC(0.000 ns) + CELL(0.506 ns) = 152.386 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 12; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_29_result_int[5]~8'
        Info: 237: + IC(1.086 ns) + CELL(0.202 ns) = 153.674 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 2; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[147]~27'
        Info: 238: + IC(1.085 ns) + CELL(0.596 ns) = 155.355 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[3]~5'
        Info: 239: + IC(0.000 ns) + CELL(0.086 ns) = 155.441 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[4]~7'
        Info: 240: + IC(0.000 ns) + CELL(0.506 ns) = 155.947 ns; Loc. = LCCOMB_X25_Y8_N20; Fanout = 11; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_30_result_int[5]~8'
        Info: 241: + IC(0.774 ns) + CELL(0.370 ns) = 157.091 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[150]~19'
        Info: 242: + IC(0.393 ns) + CELL(0.621 ns) = 158.105 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[1]~1'
        Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 158.191 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[2]~3'
        Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 158.277 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[3]~5'
        Info: 245: + IC(0.000 ns) + CELL(0.086 ns) = 158.363 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 1; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[4]~7'
        Info: 246: + IC(0.000 ns) + CELL(0.506 ns) = 158.869 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 4; COMB Node = 'seg:inst13|Decoder:inst|lpm_divide:Div2|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_31_result_int[5]~8'
        Info: 247: + IC(0.387 ns) + CELL(0.370 ns) = 159.626 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~4'
        Info: 248: + IC(1.838 ns) + CELL(0.206 ns) = 161.670 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~5'
        Info: 249: + IC(0.361 ns) + CELL(0.206 ns) = 162.237 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~6'
        Info: 250: + IC(0.350 ns) + CELL(0.206 ns) = 162.793 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 1; COMB Node = 'seg:inst13|Display:inst1|Selector3~7'
        Info: 251: + IC(0.000 ns) + CELL(0.108 ns) = 162.901 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 7; REG Node = 'seg:inst13|Display:inst1|out[0]'
        Info: Total cell delay = 72.542 ns ( 44.53 % )
        Info: Total interconnect delay = 90.359 ns ( 55.47 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 7.542 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.488 ns) + CELL(0.970 ns) = 3.608 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 13; REG Node = 'Divider1:inst2|clkout'
            Info: 3: + IC(2.421 ns) + CELL(0.000 ns) = 6.029 ns; Loc. = CLKCTRL_G0; Fanout = 77; COMB Node = 'Divider1:inst2|clkout~clkctrl'
            Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 7.542 ns; Loc. = LCFF_X19_Y10_N25; Fanout = 7; REG Node = 'seg:inst13|Display:inst1|out[0]'
            Info: Total cell delay = 2.786 ns ( 36.94 % )
            Info: Total interconnect delay = 4.756 ns ( 63.06 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.534 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.488 ns) + CELL(0.970 ns) = 3.608 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 13; REG Node = 'Divider1:inst2|clkout'
            Info: 3: + IC(2.421 ns) + CELL(0.000 ns) = 6.029 ns; Loc. = CLKCTRL_G0; Fanout = 77; COMB Node = 'Divider1:inst2|clkout~clkctrl'
            Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.534 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 7; REG Node = 'reg_IO:inst11|data_inH[0]'
            Info: Total cell delay = 2.786 ns ( 36.98 % )
            Info: Total interconnect delay = 4.748 ns ( 63.02 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "key_scan:inst22|key_fsm:inst1|SRCH[1]" and destination pin or register "reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]" for clock "CLK" (Hold time is 9.673 ns)
    Info: + Largest clock skew is 13.411 ns
        Info: + Longest clock path from clock "CLK" to destination register is 16.196 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.488 ns) + CELL(0.970 ns) = 3.608 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 13; REG Node = 'Divider1:inst2|clkout'
            Info: 3: + IC(1.293 ns) + CELL(1.095 ns) = 5.996 ns; Loc. = M4K_X11_Y8; Fanout = 8; MEM Node = 'lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7'
            Info: 4: + IC(0.000 ns) + CELL(3.761 ns) = 9.757 ns; Loc. = M4K_X11_Y8; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[7]'
            Info: 5: + IC(1.411 ns) + CELL(0.206 ns) = 11.374 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 4; COMB Node = 'lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~5'
            Info: 6: + IC(0.705 ns) + CELL(0.370 ns) = 12.449 ns; Loc. = LCCOMB_X12_Y8_N20; Fanout = 1; COMB Node = 'reg4_8:inst3|inst5'
            Info: 7: + IC(2.259 ns) + CELL(0.000 ns) = 14.708 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'reg4_8:inst3|inst5~clkctrl'
            Info: 8: + IC(0.822 ns) + CELL(0.666 ns) = 16.196 ns; Loc. = LCFF_X12_Y6_N27; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 8.218 ns ( 50.74 % )
            Info: Total interconnect delay = 7.978 ns ( 49.26 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.785 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G6; Fanout = 94; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X13_Y6_N17; Fanout = 1; REG Node = 'key_scan:inst22|key_fsm:inst1|SRCH[1]'
            Info: Total cell delay = 1.816 ns ( 65.21 % )
            Info: Total interconnect delay = 0.969 ns ( 34.79 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.740 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N17; Fanout = 1; REG Node = 'key_scan:inst22|key_fsm:inst1|SRCH[1]'
        Info: 2: + IC(0.796 ns) + CELL(0.651 ns) = 1.447 ns; Loc. = LCCOMB_X12_Y6_N0; Fanout = 2; COMB Node = 'triobus:inst25|lpm_bustri:lpm_bustri_component|dout[1]~6'
        Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 2.029 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 1; COMB Node = 'IO_PORT:inst5|lpm_mux5:inst8|lpm_mux:lpm_mux_component|mux_4nc:auto_generated|_~369'
        Info: 4: + IC(0.391 ns) + CELL(0.647 ns) = 3.067 ns; Loc. = LCCOMB_X12_Y6_N22; Fanout = 1; COMB Node = 'lpm_mux3:inst18|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[1]~31'
        Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.632 ns; Loc. = LCCOMB_X12_Y6_N26; Fanout = 4; COMB Node = 'lpm_mux3:inst18|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[1]~32'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.740 ns; Loc. = LCFF_X12_Y6_N27; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.818 ns ( 48.61 % )
        Info: Total interconnect delay = 1.922 ns ( 51.39 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "key_scan:inst22|key_fsm:inst1|num_B0[0]" (data pin = "RST", clock pin = "CLK") is 8.678 ns
    Info: + Longest pin to register delay is 11.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_48; Fanout = 101; PIN Node = 'RST'
        Info: 2: + IC(6.595 ns) + CELL(0.647 ns) = 8.227 ns; Loc. = LCCOMB_X14_Y5_N14; Fanout = 9; COMB Node = 'key_scan:inst22|key_fsm:inst1|num_B2[1]~16'
        Info: 3: + IC(0.654 ns) + CELL(0.651 ns) = 9.532 ns; Loc. = LCCOMB_X15_Y5_N20; Fanout = 4; COMB Node = 'key_scan:inst22|key_fsm:inst1|num_B0[3]~17'
        Info: 4: + IC(1.105 ns) + CELL(0.855 ns) = 11.492 ns; Loc. = LCFF_X15_Y6_N23; Fanout = 3; REG Node = 'key_scan:inst22|key_fsm:inst1|num_B0[0]'
        Info: Total cell delay = 3.138 ns ( 27.31 % )
        Info: Total interconnect delay = 8.354 ns ( 72.69 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.774 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G6; Fanout = 94; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.774 ns; Loc. = LCFF_X15_Y6_N23; Fanout = 3; REG Node = 'key_scan:inst22|key_fsm:inst1|num_B0[0]'
        Info: Total cell delay = 1.816 ns ( 65.47 % )
        Info: Total interconnect delay = 0.958 ns ( 34.53 % )
Info: tco from clock "CLK" to destination pin "IO6[6]" through register "reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]" is 28.511 ns
    Info: + Longest clock path from clock "CLK" to source register is 16.194 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.488 ns) + CELL(0.970 ns) = 3.608 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 13; REG Node = 'Divider1:inst2|clkout'
        Info: 3: + IC(1.293 ns) + CELL(1.095 ns) = 5.996 ns; Loc. = M4K_X11_Y8; Fanout = 8; MEM Node = 'lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|ram_block1a6~porta_address_reg7'
        Info: 4: + IC(0.000 ns) + CELL(3.761 ns) = 9.757 ns; Loc. = M4K_X11_Y8; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst10|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_vv81:auto_generated|q_a[7]'
        Info: 5: + IC(1.411 ns) + CELL(0.206 ns) = 11.374 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 4; COMB Node = 'lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~5'
        Info: 6: + IC(0.705 ns) + CELL(0.370 ns) = 12.449 ns; Loc. = LCCOMB_X12_Y8_N20; Fanout = 1; COMB Node = 'reg4_8:inst3|inst5'
        Info: 7: + IC(2.259 ns) + CELL(0.000 ns) = 14.708 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'reg4_8:inst3|inst5~clkctrl'
        Info: 8: + IC(0.820 ns) + CELL(0.666 ns) = 16.194 ns; Loc. = LCFF_X10_Y6_N11; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 8.218 ns ( 50.75 % )
        Info: Total interconnect delay = 7.976 ns ( 49.25 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N11; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]'
        Info: 2: + IC(2.726 ns) + CELL(0.651 ns) = 3.377 ns; Loc. = LCCOMB_X10_Y5_N12; Fanout = 1; COMB Node = 'reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~18'
        Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 3.934 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 14; COMB Node = 'reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[6]~19'
        Info: 4: + IC(2.011 ns) + CELL(0.651 ns) = 6.596 ns; Loc. = LCCOMB_X12_Y10_N30; Fanout = 1; COMB Node = 'IO_PORT:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[6]~13'
        Info: 5: + IC(2.131 ns) + CELL(3.286 ns) = 12.013 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'IO6[6]'
        Info: Total cell delay = 4.794 ns ( 39.91 % )
        Info: Total interconnect delay = 7.219 ns ( 60.09 % )
Info: th for register "reg_IO:inst11|data_inH[7]" (data pin = "RST", clock pin = "CLK") is -0.026 ns
    Info: + Longest clock path from clock "CLK" to destination register is 7.534 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.488 ns) + CELL(0.970 ns) = 3.608 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 13; REG Node = 'Divider1:inst2|clkout'
        Info: 3: + IC(2.421 ns) + CELL(0.000 ns) = 6.029 ns; Loc. = CLKCTRL_G0; Fanout = 77; COMB Node = 'Divider1:inst2|clkout~clkctrl'
        Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.534 ns; Loc. = LCFF_X24_Y5_N31; Fanout = 4; REG Node = 'reg_IO:inst11|data_inH[7]'
        Info: Total cell delay = 2.786 ns ( 36.98 % )
        Info: Total interconnect delay = 4.748 ns ( 63.02 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_48; Fanout = 101; PIN Node = 'RST'
        Info: 2: + IC(6.403 ns) + CELL(0.370 ns) = 7.758 ns; Loc. = LCCOMB_X24_Y5_N30; Fanout = 1; COMB Node = 'reg_IO:inst11|data_inH~20'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.866 ns; Loc. = LCFF_X24_Y5_N31; Fanout = 4; REG Node = 'reg_IO:inst11|data_inH[7]'
        Info: Total cell delay = 1.463 ns ( 18.60 % )
        Info: Total interconnect delay = 6.403 ns ( 81.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Fri Oct 21 08:51:04 2011
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


