TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/TopLevel_I2CMasterCtrl.v

TOPLEVEL=TopLevel_I2CMasterCtrl
MODULE=I2CMasterTester

include ../../common/Makefile.sim
