

================================================================
== Vitis HLS Report for 'swap_complex_ap_fixed_22_7_5_3_0_2'
================================================================
* Date:           Mon Nov 28 16:40:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.063 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       71|       72|  1.420 us|  1.440 us|   64|   64|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                        |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                        Instance                        |                        Module                       |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +--------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_U0  |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2  |       41|       42|  0.820 us|  0.840 us|   40|   40|  loop rewind stp(delay=0 clock cycles(s))|
        |swap_complex_ap_fixed_22_7_5_3_0_3_U0                   |swap_complex_ap_fixed_22_7_5_3_0_3                   |       68|       69|  1.360 us|  1.380 us|   64|   64|                                  dataflow|
        +--------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|      99|      66|    -|
|Instance         |        -|     -|    1313|    1381|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1412|    1449|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2_U0  |streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_2  |        0|   0|  404|  439|    0|
    |swap_complex_ap_fixed_22_7_5_3_0_3_U0                   |swap_complex_ap_fixed_22_7_5_3_0_3                   |        0|   0|  909|  942|    0|
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                                     |        0|   0| 1313| 1381|    0|
    +--------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------+---------+----+----+-----+------+-----+---------+
    |   Name   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------+---------+----+----+-----+------+-----+---------+
    |temp_2_U  |        0|  99|   0|    -|     8|  128|     1024|
    +----------+---------+----+----+-----+------+-----+---------+
    |Total     |        0|  99|   0|    0|     8|  128|     1024|
    +----------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|temp_dout                     |   in|  128|     ap_fifo|                                         temp|       pointer|
|temp_empty_n                  |   in|    1|     ap_fifo|                                         temp|       pointer|
|temp_read                     |  out|    1|     ap_fifo|                                         temp|       pointer|
|p_fftInData_reOrdered_din     |  out|  128|     ap_fifo|                        p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_full_n  |   in|    1|     ap_fifo|                        p_fftInData_reOrdered|       pointer|
|p_fftInData_reOrdered_write   |  out|    1|     ap_fifo|                        p_fftInData_reOrdered|       pointer|
|ap_clk                        |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  swap<complex<ap_fixed<22, 7, 5, 3, 0> > >.2|  return value|
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+

