Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 26 09:18:52 2021
| Host         : DESKTOP-C8Q0KQ6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mult8b_timing_summary_routed.rpt -pb mult8b_timing_summary_routed.pb -rpx mult8b_timing_summary_routed.rpx -warn_on_violation
| Design       : mult8b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (8)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (8)
-------------------------------------
 There are 8 ports with partial output delay specified. (HIGH)


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.072      -12.720                      8                    8           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.100}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.072      -12.720                      8                    8                                                                                                                                                


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -2.072ns,  Total Violation      -12.720ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 Y[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 5.757ns (57.295%)  route 4.291ns (42.705%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  Y_IBUF[3]_inst/O
                         net (fo=7, routed)           1.553     3.012    Y_IBUF[3]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.124     3.136 r  Z_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.572     3.708    Z_OBUF[7]_inst_i_8_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I1_O)        0.124     3.832 r  Z_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     3.832    Z_OBUF[7]_inst_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.382 r  Z_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           2.166     6.548    Z_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.500    10.047 r  Z_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.047    Z[7]
    V14                                                               r  Z[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.043ns  (required time - arrival time)
  Source:                 X[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 6.018ns (60.078%)  route 3.999ns (39.922%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  X_IBUF[2]_inst/O
                         net (fo=8, routed)           1.519     2.983    X_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.107 r  Z_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412     3.518    Z_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.642 r  Z_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.642    Z_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.043 r  Z_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    Z_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.265 r  Z_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           2.069     6.334    Z_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    10.018 r  Z_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.018    Z[4]
    W18                                                               r  Z[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 -2.043    

Slack (VIOLATED) :        -2.003ns  (required time - arrival time)
  Source:                 Y[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 5.971ns (59.840%)  route 4.007ns (40.160%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  Y_IBUF[3]_inst/O
                         net (fo=7, routed)           1.553     3.012    Y_IBUF[3]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.124     3.136 r  Z_OBUF[7]_inst_i_8/O
                         net (fo=2, routed)           0.572     3.708    Z_OBUF[7]_inst_i_8_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I1_O)        0.124     3.832 r  Z_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     3.832    Z_OBUF[7]_inst_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.412 r  Z_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           1.882     6.294    Z_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.684     9.978 r  Z_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.978    Z[6]
    U14                                                               r  Z[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 -2.003    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 X[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.793ns  (logic 6.140ns (62.701%)  route 3.653ns (37.299%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  X_IBUF[2]_inst/O
                         net (fo=8, routed)           1.519     2.983    X_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.107 r  Z_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412     3.518    Z_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.642 r  Z_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.642    Z_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.043 r  Z_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.043    Z_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  Z_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           1.722     6.099    Z_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.693     9.793 r  Z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.793    Z[5]
    U15                                                               r  Z[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 X[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 5.651ns (59.441%)  route 3.856ns (40.559%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  X_IBUF[2]_inst/O
                         net (fo=8, routed)           1.519     2.983    X_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.107 r  Z_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.412     3.518    Z_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.642 r  Z_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.642    Z_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.890 r  Z_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           1.925     5.816    Z_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.691     9.507 r  Z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.507    Z[3]
    V19                                                               r  Z[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 Y[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 5.510ns (58.191%)  route 3.959ns (41.809%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Y_IBUF[0]_inst/O
                         net (fo=9, routed)           1.416     2.867    Y_IBUF[0]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     2.991 r  Z_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.991    Z_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.218 r  Z_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           2.543     5.761    Z_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.709     9.470 r  Z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.470    Z[1]
    E19                                                               r  Z[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 Y[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 5.834ns (62.633%)  route 3.480ns (37.367%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Y_IBUF[0]_inst/O
                         net (fo=9, routed)           1.416     2.867    Y_IBUF[0]
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.124     2.991 r  Z_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.991    Z_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.571 r  Z_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           2.064     5.635    Z_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.679     9.314 r  Z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.314    Z[2]
    U19                                                               r  Z[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 X[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Destination:            Z[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@4.100ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 5.504ns (65.568%)  route 2.890ns (34.432%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V17                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  X_IBUF[0]_inst/O
                         net (fo=10, routed)          1.172     2.625    X_IBUF[0]
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.124     2.749 r  Z_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.749    Z_OBUF[3]_inst_i_8_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.996 r  Z_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           1.718     4.714    Z_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680     8.394 r  Z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.394    Z[0]
    U16                                                               r  Z[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                 -0.419    






