#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 13 15:49:01 2023
# Process ID: 78772
# Current directory: E:/ldpc/fpga_ldpc/lpdc_final_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent67944 E:\ldpc\fpga_ldpc\lpdc_final_ex\lpdc_test_ex.xpr
# Log file: E:/ldpc/fpga_ldpc/lpdc_final_ex/vivado.log
# Journal file: E:/ldpc/fpga_ldpc/lpdc_final_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.xpr
update_compile_order -fileset sources_1
launch_simulation
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path D:/modelsim/win64
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE1_WIDTH {16} CONFIG.C_PROBE0_WIDTH {16} CONFIG.C_DATA_DEPTH {2048} CONFIG.C_NUM_OF_PROBES {2}] [get_ips ila_0]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_PROBE1_WIDTH {1} CONFIG.C_NUM_OF_PROBES {1}] [get_ips ila_0]
set_property generate_synth_checkpoint false [get_files  e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
export_ip_user_files -of_objects [get_files e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.ip_user_files -ipstatic_source_dir E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.cache/compile_simlib/modelsim} {questa=E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.cache/compile_simlib/questa} {riviera=E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_simulation -install_path D:/modelsim/win64
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
