{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551669370878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551669370878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 11:16:10 2019 " "Processing started: Mon Mar 04 11:16:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551669370878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551669370878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dht11 -c dht11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dht11 -c dht11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551669370878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1551669371194 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1551669371241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669371243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669371243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/equip_sys_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/equip_sys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 equip_sys_top " "Found entity 1: equip_sys_top" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669371246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669371246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "src/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/dht11.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669371249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669371249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "equip_sys_top " "Elaborating entity \"equip_sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551669371302 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[0\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[0\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371304 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[1\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[1\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371305 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[2\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[2\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371305 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[3\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[3\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371305 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[4\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[4\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371305 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[5\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[5\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371305 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[6\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[6\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371305 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "data8\[7\] lcd1602 equip_sys_top.v(94) " "Port \"data8\[7\]\" on instance \"lcd1602\" at equip_sys_top.v(94) has multiple connections" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 94 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1551669371305 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1551669371306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/output_files/dht11.map.smsg " "Generated suppressed messages file D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/output_files/dht11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1551669371338 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551669371369 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 04 11:16:11 2019 " "Processing ended: Mon Mar 04 11:16:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551669371369 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551669371369 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551669371369 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551669371369 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 0 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551669371941 ""}
