Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\tsheaves\Desktop\RemoteKRHexDisplay\Verilog\internal_pin_if.qsys --block-symbol-file --output-directory=C:\Users\tsheaves\Desktop\RemoteKRHexDisplay\Verilog\internal_pin_if --family="MAX 10" --part=10M50DCF484C7G
Progress: Loading Verilog/internal_pin_if.qsys
Progress: Reading input file
Progress: Adding CLK_IP [clock_source 19.1]
Progress: Parameterizing module CLK_IP
Progress: Adding JTAG_2_Avalon_IP [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module JTAG_2_Avalon_IP
Progress: Adding LED_IP_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module LED_IP_0
Progress: Adding LED_IP_1 [altera_avalon_pio 19.1]
Progress: Parameterizing module LED_IP_1
Progress: Adding SW_IP [altera_avalon_pio 19.1]
Progress: Parameterizing module SW_IP
Progress: Adding param1 [altera_avalon_pio 19.1]
Progress: Parameterizing module param1
Progress: Adding param2 [altera_avalon_pio 19.1]
Progress: Parameterizing module param2
Progress: Adding param3 [altera_avalon_pio 19.1]
Progress: Parameterizing module param3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\tsheaves\Desktop\RemoteKRHexDisplay\Verilog\internal_pin_if.qsys --synthesis=VERILOG --output-directory=C:\Users\tsheaves\Desktop\RemoteKRHexDisplay\Verilog\internal_pin_if\synthesis --family="MAX 10" --part=10M50DCF484C7G
Progress: Loading Verilog/internal_pin_if.qsys
Progress: Reading input file
Progress: Adding CLK_IP [clock_source 19.1]
Progress: Parameterizing module CLK_IP
Progress: Adding JTAG_2_Avalon_IP [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module JTAG_2_Avalon_IP
Progress: Adding LED_IP_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module LED_IP_0
Progress: Adding LED_IP_1 [altera_avalon_pio 19.1]
Progress: Parameterizing module LED_IP_1
Progress: Adding SW_IP [altera_avalon_pio 19.1]
Progress: Parameterizing module SW_IP
Progress: Adding param1 [altera_avalon_pio 19.1]
Progress: Parameterizing module param1
Progress: Adding param2 [altera_avalon_pio 19.1]
Progress: Parameterizing module param2
Progress: Adding param3 [altera_avalon_pio 19.1]
Progress: Parameterizing module param3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: internal_pin_if: Generating internal_pin_if "internal_pin_if" for QUARTUS_SYNTH
Info: JTAG_2_Avalon_IP: "internal_pin_if" instantiated altera_jtag_avalon_master "JTAG_2_Avalon_IP"
Info: LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0'
Info: LED_IP_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=C:/Users/tsheaves/AppData/Local/Temp/alt8442_6240087743944219930.dir/0026_LED_IP_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/tsheaves/AppData/Local/Temp/alt8442_6240087743944219930.dir/0026_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  ]
Info: LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0'
Info: LED_IP_0: "internal_pin_if" instantiated altera_avalon_pio "LED_IP_0"
Info: SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP'
Info: SW_IP:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=C:/Users/tsheaves/AppData/Local/Temp/alt8442_6240087743944219930.dir/0027_SW_IP_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/tsheaves/AppData/Local/Temp/alt8442_6240087743944219930.dir/0027_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  ]
Info: SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP'
Info: SW_IP: "internal_pin_if" instantiated altera_avalon_pio "SW_IP"
Info: param1: Starting RTL generation for module 'internal_pin_if_param1'
Info: param1:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=C:/Users/tsheaves/AppData/Local/Temp/alt8442_6240087743944219930.dir/0028_param1_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/tsheaves/AppData/Local/Temp/alt8442_6240087743944219930.dir/0028_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  ]
Info: param1: Done RTL generation for module 'internal_pin_if_param1'
Info: param1: "internal_pin_if" instantiated altera_avalon_pio "param1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "internal_pin_if" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "internal_pin_if" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_2_Avalon_IP" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_2_Avalon_IP" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_2_Avalon_IP" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_2_Avalon_IP" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_2_Avalon_IP" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_2_Avalon_IP" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_2_Avalon_IP" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_2_Avalon_IP" instantiated channel_adapter "p2b_adapter"
Info: JTAG_2_Avalon_IP_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_2_Avalon_IP_master_translator"
Info: LED_IP_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "LED_IP_0_s1_translator"
Info: JTAG_2_Avalon_IP_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_2_Avalon_IP_master_agent"
Info: LED_IP_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "LED_IP_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: JTAG_2_Avalon_IP_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "JTAG_2_Avalon_IP_master_limiter"
Info: Reusing file C:/Users/tsheaves/Desktop/RemoteKRHexDisplay/Verilog/internal_pin_if/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/tsheaves/Desktop/RemoteKRHexDisplay/Verilog/internal_pin_if/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/tsheaves/Desktop/RemoteKRHexDisplay/Verilog/internal_pin_if/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: internal_pin_if: Done "internal_pin_if" with 28 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
