{
  "design": {
    "design_info": {
      "boundary_crc": "0x53253099DB6F250E",
      "device": "xc7k325tffg676-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "ramctrl_0": "",
      "dpram_t2_0": "",
      "clock_div_pow2_0": "",
      "ky040_0": "",
      "ky040_1": "",
      "div50_0": "",
      "reader_0": "",
      "tm1637_standalone_0": "",
      "tm1637_standalone_1": "",
      "clk_wiz_0": "",
      "split_0": "",
      "p2s_0": "",
      "genClkRst_0": "",
      "xlconstant_0": "",
      "xlconstant_2": "",
      "decoder328_0": "",
      "Rom_t_0": "",
      "sync_t1_0": ""
    },
    "ports": {
      "J11_1": {
        "direction": "I"
      },
      "J11_2": {
        "direction": "I"
      },
      "J11_3": {
        "direction": "I"
      },
      "J11_4": {
        "direction": "I"
      },
      "J11_5": {
        "direction": "I"
      },
      "J11_6": {
        "direction": "I"
      },
      "J12_1": {
        "direction": "O"
      },
      "J12_2": {
        "direction": "O"
      },
      "J12_3": {
        "direction": "O"
      },
      "J12_4": {
        "direction": "O"
      },
      "J12_5": {
        "direction": "O"
      },
      "J12_6": {
        "direction": "O"
      },
      "J12_7": {
        "direction": "O"
      },
      "J12_8": {
        "direction": "O"
      },
      "J13_1": {
        "direction": "O"
      },
      "clk": {
        "direction": "I"
      },
      "IO_A0": {
        "direction": "O"
      },
      "IO_A1": {
        "direction": "O"
      },
      "IO_A2": {
        "direction": "O"
      },
      "IO_A3": {
        "direction": "O"
      },
      "IO_A4": {
        "direction": "O"
      },
      "IO_A5": {
        "direction": "O"
      },
      "IO_A6": {
        "direction": "O"
      },
      "IO_A7": {
        "direction": "O"
      }
    },
    "components": {
      "ramctrl_0": {
        "vlnv": "xilinx.com:module_ref:ramctrl:1.0",
        "xci_name": "design_1_ramctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ramctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sel_rst": {
            "type": "rst",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "sel_freq": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "dia": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "addra": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "wea": {
            "direction": "O"
          }
        }
      },
      "dpram_t2_0": {
        "vlnv": "xilinx.com:module_ref:dpram_t2:1.0",
        "xci_name": "design_1_dpram_t2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dpram_t2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clka": {
            "direction": "I"
          },
          "clkb": {
            "direction": "I"
          },
          "wea": {
            "direction": "I"
          },
          "addra": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "addrb": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "dia": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "dob": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "clock_div_pow2_0": {
        "vlnv": "xilinx.com:module_ref:clock_div_pow2:1.0",
        "xci_name": "design_1_clock_div_pow2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_div_pow2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "o_clk_div2": {
            "direction": "O"
          },
          "o_clk_div4": {
            "direction": "O"
          },
          "o_clk_div8": {
            "direction": "O"
          },
          "o_clk_div16": {
            "direction": "O"
          },
          "o_clk_div32": {
            "direction": "O"
          },
          "o_clk_div64": {
            "direction": "O"
          },
          "o_clk_div128": {
            "direction": "O"
          },
          "o_clk_div256": {
            "direction": "O"
          }
        }
      },
      "ky040_0": {
        "vlnv": "xilinx.com:module_ref:ky040:1.0",
        "xci_name": "design_1_ky040_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ky040",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "enc_A": {
            "direction": "I"
          },
          "enc_B": {
            "direction": "I"
          },
          "enc_SW": {
            "direction": "I"
          },
          "sel": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "dbg_4dig": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ky040_1": {
        "vlnv": "xilinx.com:module_ref:ky040:1.0",
        "xci_name": "design_1_ky040_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ky040",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "enc_A": {
            "direction": "I"
          },
          "enc_B": {
            "direction": "I"
          },
          "enc_SW": {
            "direction": "I"
          },
          "sel": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "dbg_4dig": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "div50_0": {
        "vlnv": "xilinx.com:module_ref:div50:1.0",
        "xci_name": "design_1_div50_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "div50",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "reader_0": {
        "vlnv": "xilinx.com:module_ref:reader:1.0",
        "xci_name": "design_1_reader_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reader",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel_clk": {
            "type": "clk",
            "direction": "I",
            "left": "2",
            "right": "0",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sel_rst",
                "value_src": "constant"
              }
            }
          },
          "sel_rst": {
            "type": "rst",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "iso_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "iso_rst",
                "value_src": "constant"
              }
            }
          },
          "iso_rst": {
            "type": "rst",
            "direction": "O"
          },
          "clk_i": {
            "direction": "I"
          },
          "vcc_en": {
            "direction": "O"
          },
          "iso_io": {
            "direction": "IO"
          },
          "dbg_clk_o": {
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "dbg_rst_o": {
            "direction": "O",
            "left": "19",
            "right": "0"
          }
        }
      },
      "tm1637_standalone_0": {
        "vlnv": "xilinx.com:module_ref:tm1637_standalone:1.0",
        "xci_name": "design_1_tm1637_standalone_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tm1637_standalone",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk25": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "19",
            "right": "0"
          },
          "scl": {
            "direction": "O"
          },
          "sda": {
            "direction": "O"
          }
        }
      },
      "tm1637_standalone_1": {
        "vlnv": "xilinx.com:module_ref:tm1637_standalone:1.0",
        "xci_name": "design_1_tm1637_standalone_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tm1637_standalone",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk25": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "19",
            "right": "0"
          },
          "scl": {
            "direction": "O"
          },
          "sda": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0"
      },
      "split_0": {
        "vlnv": "xilinx.com:module_ref:split:1.0",
        "xci_name": "design_1_split_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "split",
          "boundary_crc": "0x0"
        },
        "ports": {
          "v8": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o1": {
            "direction": "O"
          },
          "o2": {
            "direction": "O"
          },
          "o3": {
            "direction": "O"
          },
          "o4": {
            "direction": "O"
          },
          "o5": {
            "direction": "O"
          },
          "o6": {
            "direction": "O"
          },
          "o7": {
            "direction": "O"
          },
          "o8": {
            "direction": "O"
          }
        }
      },
      "p2s_0": {
        "vlnv": "xilinx.com:module_ref:p2s:1.0",
        "xci_name": "design_1_p2s_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "p2s",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "cmd_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rom_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clkr": {
            "direction": "I"
          },
          "color": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ready": {
            "direction": "O"
          },
          "scl": {
            "direction": "O"
          },
          "sda": {
            "direction": "O"
          },
          "resx": {
            "direction": "O"
          },
          "csx": {
            "direction": "O"
          },
          "dcx": {
            "direction": "O"
          }
        }
      },
      "genClkRst_0": {
        "vlnv": "xilinx.com:module_ref:genClkRst:1.0",
        "xci_name": "design_1_genClkRst_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "genClkRst",
          "boundary_crc": "0x0"
        },
        "ports": {
          "oclk": {
            "direction": "O"
          },
          "oreset": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "decoder328_0": {
        "vlnv": "xilinx.com:module_ref:decoder328:1.0",
        "xci_name": "design_1_decoder328_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "decoder328",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "res": {
            "direction": "O"
          }
        }
      },
      "Rom_t_0": {
        "vlnv": "xilinx.com:module_ref:Rom_t:1.0",
        "xci_name": "design_1_Rom_t_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Rom_t",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "rom_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "addr": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ck": {
            "direction": "I"
          }
        }
      },
      "sync_t1_0": {
        "vlnv": "xilinx.com:module_ref:sync_t1:1.0",
        "xci_name": "design_1_sync_t1_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sync_t1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "O"
          },
          "clk_pxl": {
            "direction": "I"
          },
          "ram_di": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ready": {
            "direction": "I"
          },
          "hcnt": {
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "vcnt": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ram_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk_ram": {
            "direction": "O"
          },
          "rom_addr": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "sel": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "cmd": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "J11_1_1": {
        "ports": [
          "J11_1",
          "ky040_0/enc_A"
        ]
      },
      "J11_2_1": {
        "ports": [
          "J11_2",
          "ky040_0/enc_B"
        ]
      },
      "J11_3_1": {
        "ports": [
          "J11_3",
          "ky040_0/enc_SW"
        ]
      },
      "J11_4_1": {
        "ports": [
          "J11_4",
          "ky040_1/enc_A"
        ]
      },
      "J11_5_1": {
        "ports": [
          "J11_5",
          "ky040_1/enc_B"
        ]
      },
      "J11_6_1": {
        "ports": [
          "J11_6",
          "ky040_1/enc_SW"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "ramctrl_0/rst",
          "sync_t1_0/reset"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "p2s_0/color"
        ]
      },
      "clock_div_pow2_0_o_clk_div8": {
        "ports": [
          "clock_div_pow2_0/o_clk_div8",
          "dpram_t2_0/clkb",
          "dpram_t2_0/clka",
          "ramctrl_0/clk",
          "Rom_t_0/ck",
          "p2s_0/clk",
          "sync_t1_0/clk_pxl"
        ]
      },
      "ky040_0_sel": {
        "ports": [
          "ky040_0/sel",
          "decoder328_0/sel",
          "reader_0/sel_clk",
          "ramctrl_0/sel_freq"
        ]
      },
      "div50_0_clk_o": {
        "ports": [
          "div50_0/clk_o",
          "decoder328_0/clk"
        ]
      },
      "decoder328_0_res": {
        "ports": [
          "decoder328_0/res",
          "reader_0/clk_i"
        ]
      },
      "ky040_1_sel": {
        "ports": [
          "ky040_1/sel",
          "reader_0/sel_rst",
          "ramctrl_0/sel_rst"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clock_div_pow2_0/i_clk",
          "div50_0/clk_i"
        ]
      },
      "dpram_t2_0_dob": {
        "ports": [
          "dpram_t2_0/dob",
          "sync_t1_0/ram_di"
        ]
      },
      "sync_t1_0_rom_addr": {
        "ports": [
          "sync_t1_0/rom_addr",
          "Rom_t_0/addr"
        ]
      },
      "sync_t1_0_rst": {
        "ports": [
          "sync_t1_0/rst",
          "Rom_t_0/rst",
          "p2s_0/rst"
        ]
      },
      "sync_t1_0_cmd": {
        "ports": [
          "sync_t1_0/cmd",
          "p2s_0/cmd_in"
        ]
      },
      "Rom_t_0_rom_o": {
        "ports": [
          "Rom_t_0/rom_o",
          "p2s_0/rom_in"
        ]
      },
      "sync_t1_0_sel": {
        "ports": [
          "sync_t1_0/sel",
          "p2s_0/sel"
        ]
      },
      "sync_t1_0_clk_ram": {
        "ports": [
          "sync_t1_0/clk_ram",
          "p2s_0/clkr"
        ]
      },
      "sync_t1_0_ram_addr": {
        "ports": [
          "sync_t1_0/ram_addr",
          "dpram_t2_0/addrb"
        ]
      },
      "ramctrl_0_addra": {
        "ports": [
          "ramctrl_0/addra",
          "dpram_t2_0/addra",
          "split_0/v8"
        ]
      },
      "ramctrl_0_dia": {
        "ports": [
          "ramctrl_0/dia",
          "dpram_t2_0/dia"
        ]
      },
      "ramctrl_0_wea": {
        "ports": [
          "ramctrl_0/wea",
          "dpram_t2_0/wea"
        ]
      },
      "clock_div_pow2_0_o_clk_div256": {
        "ports": [
          "clock_div_pow2_0/o_clk_div256",
          "ky040_1/clk_i",
          "ky040_0/clk_i"
        ]
      },
      "clock_div_pow2_0_o_clk_div2": {
        "ports": [
          "clock_div_pow2_0/o_clk_div2",
          "tm1637_standalone_0/clk25",
          "tm1637_standalone_1/clk25"
        ]
      },
      "reader_0_dbg_clk_o": {
        "ports": [
          "reader_0/dbg_clk_o",
          "tm1637_standalone_0/data"
        ]
      },
      "reader_0_dbg_rst_o": {
        "ports": [
          "reader_0/dbg_rst_o",
          "tm1637_standalone_1/data"
        ]
      },
      "tm1637_standalone_0_scl": {
        "ports": [
          "tm1637_standalone_0/scl",
          "J12_1"
        ]
      },
      "tm1637_standalone_0_sda": {
        "ports": [
          "tm1637_standalone_0/sda",
          "J12_2"
        ]
      },
      "tm1637_standalone_1_scl": {
        "ports": [
          "tm1637_standalone_1/scl",
          "J12_3"
        ]
      },
      "tm1637_standalone_1_sda": {
        "ports": [
          "tm1637_standalone_1/sda",
          "J12_4"
        ]
      },
      "p2s_0_ready": {
        "ports": [
          "p2s_0/ready",
          "sync_t1_0/ready"
        ]
      },
      "p2s_0_scl": {
        "ports": [
          "p2s_0/scl",
          "J12_5"
        ]
      },
      "p2s_0_sda": {
        "ports": [
          "p2s_0/sda",
          "J12_6"
        ]
      },
      "p2s_0_resx": {
        "ports": [
          "p2s_0/resx",
          "J12_7"
        ]
      },
      "p2s_0_csx": {
        "ports": [
          "p2s_0/csx",
          "J12_8"
        ]
      },
      "p2s_0_dcx": {
        "ports": [
          "p2s_0/dcx",
          "J13_1"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "split_0_o1": {
        "ports": [
          "split_0/o1",
          "IO_A0"
        ]
      },
      "split_0_o2": {
        "ports": [
          "split_0/o2",
          "IO_A1"
        ]
      },
      "split_0_o3": {
        "ports": [
          "split_0/o3",
          "IO_A2"
        ]
      },
      "split_0_o4": {
        "ports": [
          "split_0/o4",
          "IO_A3"
        ]
      },
      "split_0_o5": {
        "ports": [
          "split_0/o5",
          "IO_A4"
        ]
      },
      "split_0_o6": {
        "ports": [
          "split_0/o6",
          "IO_A5"
        ]
      },
      "split_0_o7": {
        "ports": [
          "split_0/o7",
          "IO_A6"
        ]
      },
      "split_0_o8": {
        "ports": [
          "split_0/o8",
          "IO_A7"
        ]
      }
    }
  }
}