
ntr_td1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f9c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800912c  0800912c  0000a12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095f0  080095f0  0000b074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080095f0  080095f0  0000a5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095f8  080095f8  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095f8  080095f8  0000a5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080095fc  080095fc  0000a5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08009600  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cd58  20000074  08009674  0000b074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000cdcc  08009674  0000bdcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b2a2  00000000  00000000  0000b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004012  00000000  00000000  00026346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  0002a358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001215  00000000  00000000  0002bac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a334  00000000  00000000  0002ccd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b5ab  00000000  00000000  00057009  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fddcd  00000000  00000000  000725b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00170381  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b4c  00000000  00000000  001703c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00176f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009114 	.word	0x08009114

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08009114 	.word	0x08009114

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000094 	.word	0x20000094
 80005dc:	20000140 	.word	0x20000140

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000610 <MX_FREERTOS_Init+0x30>)
 80005e8:	1d3c      	adds	r4, r7, #4
 80005ea:	461d      	mov	r5, r3
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2100      	movs	r1, #0
 80005fc:	4618      	mov	r0, r3
 80005fe:	f004 fd63 	bl	80050c8 <osThreadCreate>
 8000602:	4603      	mov	r3, r0
 8000604:	4a03      	ldr	r2, [pc, #12]	@ (8000614 <MX_FREERTOS_Init+0x34>)
 8000606:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000608:	bf00      	nop
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bdb0      	pop	{r4, r5, r7, pc}
 8000610:	08009138 	.word	0x08009138
 8000614:	20000090 	.word	0x20000090

08000618 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000620:	2001      	movs	r0, #1
 8000622:	f004 fd9d 	bl	8005160 <osDelay>
 8000626:	e7fb      	b.n	8000620 <StartDefaultTask+0x8>

08000628 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08a      	sub	sp, #40	@ 0x28
 800062c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]
 800063c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800063e:	4b2b      	ldr	r3, [pc, #172]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a2a      	ldr	r2, [pc, #168]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000644:	f043 0304 	orr.w	r3, r3, #4
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b28      	ldr	r3, [pc, #160]	@ (80006ec <MX_GPIO_Init+0xc4>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0304 	and.w	r3, r3, #4
 8000652:	613b      	str	r3, [r7, #16]
 8000654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000656:	4b25      	ldr	r3, [pc, #148]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	4a24      	ldr	r2, [pc, #144]	@ (80006ec <MX_GPIO_Init+0xc4>)
 800065c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000662:	4b22      	ldr	r3, [pc, #136]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	4b1f      	ldr	r3, [pc, #124]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a1e      	ldr	r2, [pc, #120]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b1c      	ldr	r3, [pc, #112]	@ (80006ec <MX_GPIO_Init+0xc4>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000686:	4b19      	ldr	r3, [pc, #100]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a18      	ldr	r2, [pc, #96]	@ (80006ec <MX_GPIO_Init+0xc4>)
 800068c:	f043 0302 	orr.w	r3, r3, #2
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b16      	ldr	r3, [pc, #88]	@ (80006ec <MX_GPIO_Init+0xc4>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0302 	and.w	r3, r3, #2
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2120      	movs	r1, #32
 80006a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a6:	f001 fae3 	bl	8001c70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006b0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <MX_GPIO_Init+0xc8>)
 80006c2:	f001 f92b 	bl	800191c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006c6:	2320      	movs	r3, #32
 80006c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ca:	2301      	movs	r3, #1
 80006cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	2300      	movs	r3, #0
 80006d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d2:	2300      	movs	r3, #0
 80006d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4619      	mov	r1, r3
 80006dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e0:	f001 f91c 	bl	800191c <HAL_GPIO_Init>

}
 80006e4:	bf00      	nop
 80006e6:	3728      	adds	r7, #40	@ 0x28
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40021000 	.word	0x40021000
 80006f0:	48000800 	.word	0x48000800

080006f4 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 80006fa:	1df9      	adds	r1, r7, #7
 80006fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000700:	2201      	movs	r2, #1
 8000702:	4804      	ldr	r0, [pc, #16]	@ (8000714 <uart_read+0x20>)
 8000704:	f003 fbb5 	bl	8003e72 <HAL_UART_Receive>

	return c;
 8000708:	79fb      	ldrb	r3, [r7, #7]
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	20000748 	.word	0x20000748

08000718 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	460b      	mov	r3, r1
 8000722:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8000724:	887a      	ldrh	r2, [r7, #2]
 8000726:	f04f 33ff 	mov.w	r3, #4294967295
 800072a:	6879      	ldr	r1, [r7, #4]
 800072c:	4803      	ldr	r0, [pc, #12]	@ (800073c <uart_write+0x24>)
 800072e:	f003 fb17 	bl	8003d60 <HAL_UART_Transmit>
	return size;
 8000732:	887b      	ldrh	r3, [r7, #2]
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000748 	.word	0x20000748

08000740 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af02      	add	r7, sp, #8
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	e022      	b.n	8000796 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8000750:	4916      	ldr	r1, [pc, #88]	@ (80007ac <sh_help+0x6c>)
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	4613      	mov	r3, r2
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	4413      	add	r3, r2
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	440b      	add	r3, r1
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	4618      	mov	r0, r3
 8000762:	4912      	ldr	r1, [pc, #72]	@ (80007ac <sh_help+0x6c>)
 8000764:	68fa      	ldr	r2, [r7, #12]
 8000766:	4613      	mov	r3, r2
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	4413      	add	r3, r2
 800076c:	009b      	lsls	r3, r3, #2
 800076e:	440b      	add	r3, r1
 8000770:	3308      	adds	r3, #8
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	4603      	mov	r3, r0
 8000778:	4a0d      	ldr	r2, [pc, #52]	@ (80007b0 <sh_help+0x70>)
 800077a:	2128      	movs	r1, #40	@ 0x28
 800077c:	480d      	ldr	r0, [pc, #52]	@ (80007b4 <sh_help+0x74>)
 800077e:	f007 fbfb 	bl	8007f78 <sniprintf>
 8000782:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	b29b      	uxth	r3, r3
 8000788:	4619      	mov	r1, r3
 800078a:	480a      	ldr	r0, [pc, #40]	@ (80007b4 <sh_help+0x74>)
 800078c:	f7ff ffc4 	bl	8000718 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	3301      	adds	r3, #1
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <sh_help+0x78>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	68fa      	ldr	r2, [r7, #12]
 800079c:	429a      	cmp	r2, r3
 800079e:	dbd7      	blt.n	8000750 <sh_help+0x10>
	}

	return 0;
 80007a0:	2300      	movs	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000344 	.word	0x20000344
 80007b0:	08009154 	.word	0x08009154
 80007b4:	20000644 	.word	0x20000644
 80007b8:	20000340 	.word	0x20000340

080007bc <shell_init>:

void shell_init() {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
	int size = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80007c6:	4a0a      	ldr	r2, [pc, #40]	@ (80007f0 <shell_init+0x34>)
 80007c8:	2128      	movs	r1, #40	@ 0x28
 80007ca:	480a      	ldr	r0, [pc, #40]	@ (80007f4 <shell_init+0x38>)
 80007cc:	f007 fbd4 	bl	8007f78 <sniprintf>
 80007d0:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	b29b      	uxth	r3, r3
 80007d6:	4619      	mov	r1, r3
 80007d8:	4806      	ldr	r0, [pc, #24]	@ (80007f4 <shell_init+0x38>)
 80007da:	f7ff ff9d 	bl	8000718 <uart_write>

	shell_add('h', sh_help, "Help");
 80007de:	4a06      	ldr	r2, [pc, #24]	@ (80007f8 <shell_init+0x3c>)
 80007e0:	4906      	ldr	r1, [pc, #24]	@ (80007fc <shell_init+0x40>)
 80007e2:	2068      	movs	r0, #104	@ 0x68
 80007e4:	f000 f80c 	bl	8000800 <shell_add>
}
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	08009160 	.word	0x08009160
 80007f4:	20000644 	.word	0x20000644
 80007f8:	08009188 	.word	0x08009188
 80007fc:	08000741 	.word	0x08000741

08000800 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
 800080c:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800080e:	4b19      	ldr	r3, [pc, #100]	@ (8000874 <shell_add+0x74>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b3f      	cmp	r3, #63	@ 0x3f
 8000814:	dc26      	bgt.n	8000864 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000816:	4b17      	ldr	r3, [pc, #92]	@ (8000874 <shell_add+0x74>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	4917      	ldr	r1, [pc, #92]	@ (8000878 <shell_add+0x78>)
 800081c:	4613      	mov	r3, r2
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	4413      	add	r3, r2
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	440b      	add	r3, r1
 8000826:	7bfa      	ldrb	r2, [r7, #15]
 8000828:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800082a:	4b12      	ldr	r3, [pc, #72]	@ (8000874 <shell_add+0x74>)
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	4912      	ldr	r1, [pc, #72]	@ (8000878 <shell_add+0x78>)
 8000830:	4613      	mov	r3, r2
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	4413      	add	r3, r2
 8000836:	009b      	lsls	r3, r3, #2
 8000838:	440b      	add	r3, r1
 800083a:	3304      	adds	r3, #4
 800083c:	68ba      	ldr	r2, [r7, #8]
 800083e:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <shell_add+0x74>)
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	490c      	ldr	r1, [pc, #48]	@ (8000878 <shell_add+0x78>)
 8000846:	4613      	mov	r3, r2
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	4413      	add	r3, r2
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	440b      	add	r3, r1
 8000850:	3308      	adds	r3, #8
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8000856:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <shell_add+0x74>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	3301      	adds	r3, #1
 800085c:	4a05      	ldr	r2, [pc, #20]	@ (8000874 <shell_add+0x74>)
 800085e:	6013      	str	r3, [r2, #0]
		return 0;
 8000860:	2300      	movs	r3, #0
 8000862:	e001      	b.n	8000868 <shell_add+0x68>
	}

	return -1;
 8000864:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000868:	4618      	mov	r0, r3
 800086a:	3714      	adds	r7, #20
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	20000340 	.word	0x20000340
 8000878:	20000344 	.word	0x20000344

0800087c <shell_exec>:

static int shell_exec(char * buf) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b090      	sub	sp, #64	@ 0x40
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 800088c:	2300      	movs	r3, #0
 800088e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000890:	e040      	b.n	8000914 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8000892:	492d      	ldr	r1, [pc, #180]	@ (8000948 <shell_exec+0xcc>)
 8000894:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000896:	4613      	mov	r3, r2
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	4413      	add	r3, r2
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	440b      	add	r3, r1
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d131      	bne.n	800090e <shell_exec+0x92>
			argc = 1;
 80008aa:	2301      	movs	r3, #1
 80008ac:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80008b6:	e013      	b.n	80008e0 <shell_exec+0x64>
				if(*p == ' ') {
 80008b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b20      	cmp	r3, #32
 80008be:	d10c      	bne.n	80008da <shell_exec+0x5e>
					*p = '\0';
 80008c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80008c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008c8:	1c5a      	adds	r2, r3, #1
 80008ca:	63ba      	str	r2, [r7, #56]	@ 0x38
 80008cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80008ce:	3201      	adds	r2, #1
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	3340      	adds	r3, #64	@ 0x40
 80008d4:	443b      	add	r3, r7
 80008d6:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80008da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008dc:	3301      	adds	r3, #1
 80008de:	637b      	str	r3, [r7, #52]	@ 0x34
 80008e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d002      	beq.n	80008ee <shell_exec+0x72>
 80008e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008ea:	2b07      	cmp	r3, #7
 80008ec:	dde4      	ble.n	80008b8 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80008ee:	4916      	ldr	r1, [pc, #88]	@ (8000948 <shell_exec+0xcc>)
 80008f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	440b      	add	r3, r1
 80008fc:	3304      	adds	r3, #4
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f107 020c 	add.w	r2, r7, #12
 8000904:	4611      	mov	r1, r2
 8000906:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000908:	4798      	blx	r3
 800090a:	4603      	mov	r3, r0
 800090c:	e017      	b.n	800093e <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800090e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000910:	3301      	adds	r3, #1
 8000912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000914:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <shell_exec+0xd0>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800091a:	429a      	cmp	r2, r3
 800091c:	dbb9      	blt.n	8000892 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800091e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000922:	4a0b      	ldr	r2, [pc, #44]	@ (8000950 <shell_exec+0xd4>)
 8000924:	2128      	movs	r1, #40	@ 0x28
 8000926:	480b      	ldr	r0, [pc, #44]	@ (8000954 <shell_exec+0xd8>)
 8000928:	f007 fb26 	bl	8007f78 <sniprintf>
 800092c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 800092e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000930:	b29b      	uxth	r3, r3
 8000932:	4619      	mov	r1, r3
 8000934:	4807      	ldr	r0, [pc, #28]	@ (8000954 <shell_exec+0xd8>)
 8000936:	f7ff feef 	bl	8000718 <uart_write>
	return -1;
 800093a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800093e:	4618      	mov	r0, r3
 8000940:	3740      	adds	r7, #64	@ 0x40
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000344 	.word	0x20000344
 800094c:	20000340 	.word	0x20000340
 8000950:	08009190 	.word	0x08009190
 8000954:	20000644 	.word	0x20000644

08000958 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
	int reading = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8000966:	2102      	movs	r1, #2
 8000968:	482a      	ldr	r0, [pc, #168]	@ (8000a14 <shell_run+0xbc>)
 800096a:	f7ff fed5 	bl	8000718 <uart_write>
		reading = 1;
 800096e:	2301      	movs	r3, #1
 8000970:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8000972:	e047      	b.n	8000a04 <shell_run+0xac>
			char c = uart_read();
 8000974:	f7ff febe 	bl	80006f4 <uart_read>
 8000978:	4603      	mov	r3, r0
 800097a:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 800097c:	78fb      	ldrb	r3, [r7, #3]
 800097e:	2b08      	cmp	r3, #8
 8000980:	d025      	beq.n	80009ce <shell_run+0x76>
 8000982:	2b0d      	cmp	r3, #13
 8000984:	d12e      	bne.n	80009e4 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8000986:	4a24      	ldr	r2, [pc, #144]	@ (8000a18 <shell_run+0xc0>)
 8000988:	2128      	movs	r1, #40	@ 0x28
 800098a:	4824      	ldr	r0, [pc, #144]	@ (8000a1c <shell_run+0xc4>)
 800098c:	f007 faf4 	bl	8007f78 <sniprintf>
 8000990:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	b29b      	uxth	r3, r3
 8000996:	4619      	mov	r1, r3
 8000998:	4820      	ldr	r0, [pc, #128]	@ (8000a1c <shell_run+0xc4>)
 800099a:	f7ff febd 	bl	8000718 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	1c5a      	adds	r2, r3, #1
 80009a2:	60ba      	str	r2, [r7, #8]
 80009a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a20 <shell_run+0xc8>)
 80009a6:	2100      	movs	r1, #0
 80009a8:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 80009aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000a20 <shell_run+0xc8>)
 80009ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000a24 <shell_run+0xcc>)
 80009ae:	2128      	movs	r1, #40	@ 0x28
 80009b0:	481a      	ldr	r0, [pc, #104]	@ (8000a1c <shell_run+0xc4>)
 80009b2:	f007 fae1 	bl	8007f78 <sniprintf>
 80009b6:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	4619      	mov	r1, r3
 80009be:	4817      	ldr	r0, [pc, #92]	@ (8000a1c <shell_run+0xc4>)
 80009c0:	f7ff feaa 	bl	8000718 <uart_write>
				reading = 0;        //exit read loop
 80009c4:	2300      	movs	r3, #0
 80009c6:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 80009c8:	2300      	movs	r3, #0
 80009ca:	60bb      	str	r3, [r7, #8]
				break;
 80009cc:	e01a      	b.n	8000a04 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	dd16      	ble.n	8000a02 <shell_run+0xaa>
					pos--;          //remove it in buffer
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 80009da:	2103      	movs	r1, #3
 80009dc:	4812      	ldr	r0, [pc, #72]	@ (8000a28 <shell_run+0xd0>)
 80009de:	f7ff fe9b 	bl	8000718 <uart_write>
				}
				break;
 80009e2:	e00e      	b.n	8000a02 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	2b27      	cmp	r3, #39	@ 0x27
 80009e8:	dc0c      	bgt.n	8000a04 <shell_run+0xac>
					uart_write(&c, 1);
 80009ea:	1cfb      	adds	r3, r7, #3
 80009ec:	2101      	movs	r1, #1
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fe92 	bl	8000718 <uart_write>
					cmd_buffer[pos++] = c; //store
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	1c5a      	adds	r2, r3, #1
 80009f8:	60ba      	str	r2, [r7, #8]
 80009fa:	78f9      	ldrb	r1, [r7, #3]
 80009fc:	4a08      	ldr	r2, [pc, #32]	@ (8000a20 <shell_run+0xc8>)
 80009fe:	54d1      	strb	r1, [r2, r3]
 8000a00:	e000      	b.n	8000a04 <shell_run+0xac>
				break;
 8000a02:	bf00      	nop
		while(reading) {
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d1b4      	bne.n	8000974 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <shell_run+0xc8>)
 8000a0c:	f7ff ff36 	bl	800087c <shell_exec>
		uart_write(prompt, 2);
 8000a10:	e7a9      	b.n	8000966 <shell_run+0xe>
 8000a12:	bf00      	nop
 8000a14:	20000004 	.word	0x20000004
 8000a18:	080091a8 	.word	0x080091a8
 8000a1c:	20000644 	.word	0x20000644
 8000a20:	20000684 	.word	0x20000684
 8000a24:	080091ac 	.word	0x080091ac
 8000a28:	20000000 	.word	0x20000000

08000a2c <__io_putchar>:
uint16_t spam_tick;
uint16_t spam_nb;
char * msg;

int __io_putchar(int ch)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000a34:	1d39      	adds	r1, r7, #4
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <__io_putchar+0x20>)
 8000a3e:	f003 f98f 	bl	8003d60 <HAL_UART_Transmit>

	return ch;
 8000a42:	687b      	ldr	r3, [r7, #4]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000748 	.word	0x20000748

08000a50 <spam>:

void spam(int argc, char ** argv)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	6039      	str	r1, [r7, #0]
	if (argc != 4)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b04      	cmp	r3, #4
 8000a5e:	d003      	beq.n	8000a68 <spam+0x18>
	{
		printf("Error: expected 3 arg\r\n");
 8000a60:	4817      	ldr	r0, [pc, #92]	@ (8000ac0 <spam+0x70>)
 8000a62:	f007 fa81 	bl	8007f68 <puts>
		return -1;
 8000a66:	e028      	b.n	8000aba <spam+0x6a>
	}
	msg = argv[1];
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	4a15      	ldr	r2, [pc, #84]	@ (8000ac4 <spam+0x74>)
 8000a6e:	6013      	str	r3, [r2, #0]
	spam_tick = atoi(argv[2]);
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	3308      	adds	r3, #8
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4618      	mov	r0, r3
 8000a78:	f007 f8c4 	bl	8007c04 <atoi>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <spam+0x78>)
 8000a82:	801a      	strh	r2, [r3, #0]
	spam_nb = atoi(argv[3]);
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	330c      	adds	r3, #12
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f007 f8ba 	bl	8007c04 <atoi>
 8000a90:	4603      	mov	r3, r0
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	4b0d      	ldr	r3, [pc, #52]	@ (8000acc <spam+0x7c>)
 8000a96:	801a      	strh	r2, [r3, #0]
	xSemaphoreGive(sem);
 8000a98:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad0 <spam+0x80>)
 8000a9a:	6818      	ldr	r0, [r3, #0]
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	f004 fced 	bl	8005480 <xQueueGenericSend>
	printf("spam of %s evry %d, %d times\r\n", msg, spam_tick, spam_nb);
 8000aa6:	4b07      	ldr	r3, [pc, #28]	@ (8000ac4 <spam+0x74>)
 8000aa8:	6819      	ldr	r1, [r3, #0]
 8000aaa:	4b07      	ldr	r3, [pc, #28]	@ (8000ac8 <spam+0x78>)
 8000aac:	881b      	ldrh	r3, [r3, #0]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <spam+0x7c>)
 8000ab2:	881b      	ldrh	r3, [r3, #0]
 8000ab4:	4807      	ldr	r0, [pc, #28]	@ (8000ad4 <spam+0x84>)
 8000ab6:	f007 f9ef 	bl	8007e98 <iprintf>
}
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	080091b4 	.word	0x080091b4
 8000ac4:	20000680 	.word	0x20000680
 8000ac8:	2000067a 	.word	0x2000067a
 8000acc:	2000067c 	.word	0x2000067c
 8000ad0:	20000670 	.word	0x20000670
 8000ad4:	080091cc 	.word	0x080091cc

08000ad8 <led>:


void led(int argc, char ** argv)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]

	if (argc != 2)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d003      	beq.n	8000af0 <led+0x18>
	{
		printf("Error: expected 1 arg\r\n");
 8000ae8:	4815      	ldr	r0, [pc, #84]	@ (8000b40 <led+0x68>)
 8000aea:	f007 fa3d 	bl	8007f68 <puts>
		return -1;
 8000aee:	e024      	b.n	8000b3a <led+0x62>
	}
	periode = atoi(argv[1]);
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	3304      	adds	r3, #4
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f007 f884 	bl	8007c04 <atoi>
 8000afc:	4603      	mov	r3, r0
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <led+0x6c>)
 8000b02:	801a      	strh	r2, [r3, #0]
	if(periode == 0)
 8000b04:	4b0f      	ldr	r3, [pc, #60]	@ (8000b44 <led+0x6c>)
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d10b      	bne.n	8000b24 <led+0x4c>
	{
		vTaskSuspend(xLedTaskHandle);
 8000b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <led+0x70>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f005 fa25 	bl	8005f60 <vTaskSuspend>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	2120      	movs	r1, #32
 8000b1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b1e:	f001 f8a7 	bl	8001c70 <HAL_GPIO_WritePin>
 8000b22:	e004      	b.n	8000b2e <led+0x56>
	}
	else vTaskResume(xLedTaskHandle);
 8000b24:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <led+0x70>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f005 fadf 	bl	80060ec <vTaskResume>
	printf("fled set to %d\r\n",periode);
 8000b2e:	4b05      	ldr	r3, [pc, #20]	@ (8000b44 <led+0x6c>)
 8000b30:	881b      	ldrh	r3, [r3, #0]
 8000b32:	4619      	mov	r1, r3
 8000b34:	4805      	ldr	r0, [pc, #20]	@ (8000b4c <led+0x74>)
 8000b36:	f007 f9af 	bl	8007e98 <iprintf>
}
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	080091ec 	.word	0x080091ec
 8000b44:	20000678 	.word	0x20000678
 8000b48:	20000674 	.word	0x20000674
 8000b4c:	08009204 	.word	0x08009204

08000b50 <fonction>:

void fonction(int argc, char ** argv)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
	printf("Je suis une fonction bidon\r\n");
 8000b5a:	4810      	ldr	r0, [pc, #64]	@ (8000b9c <fonction+0x4c>)
 8000b5c:	f007 fa04 	bl	8007f68 <puts>
	printf("argc = %d\r\n", argc);
 8000b60:	6879      	ldr	r1, [r7, #4]
 8000b62:	480f      	ldr	r0, [pc, #60]	@ (8000ba0 <fonction+0x50>)
 8000b64:	f007 f998 	bl	8007e98 <iprintf>

	for (int i=0 ; i <argc ; i++)
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	e00c      	b.n	8000b88 <fonction+0x38>
	{
		printf("argv[%d] = %s\r\n", i , argv[i]);
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	683a      	ldr	r2, [r7, #0]
 8000b74:	4413      	add	r3, r2
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	461a      	mov	r2, r3
 8000b7a:	68f9      	ldr	r1, [r7, #12]
 8000b7c:	4809      	ldr	r0, [pc, #36]	@ (8000ba4 <fonction+0x54>)
 8000b7e:	f007 f98b 	bl	8007e98 <iprintf>
	for (int i=0 ; i <argc ; i++)
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	3301      	adds	r3, #1
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fa      	ldr	r2, [r7, #12]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	dbee      	blt.n	8000b6e <fonction+0x1e>
	};
}
 8000b90:	bf00      	nop
 8000b92:	bf00      	nop
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	08009218 	.word	0x08009218
 8000ba0:	08009234 	.word	0x08009234
 8000ba4:	08009240 	.word	0x08009240

08000ba8 <crash_stack>:

void crash_stack(int argc, char ** argv)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000bb4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000bb8:	6018      	str	r0, [r3, #0]
 8000bba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000bbe:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000bc2:	6019      	str	r1, [r3, #0]
	printf("crash test\r\n");
 8000bc4:	4810      	ldr	r0, [pc, #64]	@ (8000c08 <crash_stack+0x60>)
 8000bc6:	f007 f9cf 	bl	8007f68 <puts>
	volatile uint8_t big[500];

	for(int i = 0; i < 500; i++) {
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8000bd0:	e00d      	b.n	8000bee <crash_stack+0x46>
		big[i] = 0xAA;
 8000bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000bd6:	f5a3 72fc 	sub.w	r2, r3, #504	@ 0x1f8
 8000bda:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8000bde:	4413      	add	r3, r2
 8000be0:	22aa      	movs	r2, #170	@ 0xaa
 8000be2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 500; i++) {
 8000be4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8000be8:	3301      	adds	r3, #1
 8000bea:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8000bee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8000bf2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000bf6:	dbec      	blt.n	8000bd2 <crash_stack+0x2a>
	}

	printf("fin crash test\r\n");
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <crash_stack+0x64>)
 8000bfa:	f007 f9b5 	bl	8007f68 <puts>
}
 8000bfe:	bf00      	nop
 8000c00:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	08009250 	.word	0x08009250
 8000c0c:	0800925c 	.word	0x0800925c

08000c10 <addition>:

int addition(int argc, char ** argv)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
	if (argc != 3)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d005      	beq.n	8000c2c <addition+0x1c>
	{
		printf("Error: expected 2 arg\r\n");
 8000c20:	4811      	ldr	r0, [pc, #68]	@ (8000c68 <addition+0x58>)
 8000c22:	f007 f9a1 	bl	8007f68 <puts>
		return -1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2a:	e018      	b.n	8000c5e <addition+0x4e>
	}
	int a = atoi(argv[1]);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	3304      	adds	r3, #4
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f006 ffe6 	bl	8007c04 <atoi>
 8000c38:	6178      	str	r0, [r7, #20]
	int b = atoi(argv[2]);
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	3308      	adds	r3, #8
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f006 ffdf 	bl	8007c04 <atoi>
 8000c46:	6138      	str	r0, [r7, #16]
	int c = a+b;
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	60fb      	str	r3, [r7, #12]

	printf("%d + %d = %d\r\n", a,b,c);
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	6979      	ldr	r1, [r7, #20]
 8000c56:	4805      	ldr	r0, [pc, #20]	@ (8000c6c <addition+0x5c>)
 8000c58:	f007 f91e 	bl	8007e98 <iprintf>

	return 0;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3718      	adds	r7, #24
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	0800926c 	.word	0x0800926c
 8000c6c:	08009284 	.word	0x08009284

08000c70 <stats>:

/* Define a buffer size - adjust based on number of tasks */
#define STATS_BUFFER_SIZE 512

void stats(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
    char *pcWriteBuffer;
    pcWriteBuffer = (char *)pvPortMalloc(STATS_BUFFER_SIZE);
 8000c76:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c7a:	f006 fdd5 	bl	8007828 <pvPortMalloc>
 8000c7e:	6078      	str	r0, [r7, #4]
    if (pcWriteBuffer != NULL)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d023      	beq.n	8000cce <stats+0x5e>
    {
        printf("--------------------------------------------------\r\n");
 8000c86:	4815      	ldr	r0, [pc, #84]	@ (8000cdc <stats+0x6c>)
 8000c88:	f007 f96e 	bl	8007f68 <puts>
        printf("Task          State   Prio    Stack    Num\r\n");
 8000c8c:	4814      	ldr	r0, [pc, #80]	@ (8000ce0 <stats+0x70>)
 8000c8e:	f007 f96b 	bl	8007f68 <puts>
        printf("--------------------------------------------------\r\n");
 8000c92:	4812      	ldr	r0, [pc, #72]	@ (8000cdc <stats+0x6c>)
 8000c94:	f007 f968 	bl	8007f68 <puts>

        vTaskList(pcWriteBuffer);
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f006 fa1f 	bl	80070dc <vTaskList>
        printf("%s\r\n", pcWriteBuffer);
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	4810      	ldr	r0, [pc, #64]	@ (8000ce4 <stats+0x74>)
 8000ca2:	f007 f8f9 	bl	8007e98 <iprintf>

        /* 2. Runtime Stats: CPU Usage absolute and percentage */
        printf("--------------------------------------------------\r\n");
 8000ca6:	480d      	ldr	r0, [pc, #52]	@ (8000cdc <stats+0x6c>)
 8000ca8:	f007 f95e 	bl	8007f68 <puts>
        printf("Task          Abs Time        %% Time\r\n");
 8000cac:	480e      	ldr	r0, [pc, #56]	@ (8000ce8 <stats+0x78>)
 8000cae:	f007 f8f3 	bl	8007e98 <iprintf>
        printf("--------------------------------------------------\r\n");
 8000cb2:	480a      	ldr	r0, [pc, #40]	@ (8000cdc <stats+0x6c>)
 8000cb4:	f007 f958 	bl	8007f68 <puts>

        vTaskGetRunTimeStats(pcWriteBuffer);
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f006 faa5 	bl	8007208 <vTaskGetRunTimeStats>
        printf("%s\r\n", pcWriteBuffer);
 8000cbe:	6879      	ldr	r1, [r7, #4]
 8000cc0:	4808      	ldr	r0, [pc, #32]	@ (8000ce4 <stats+0x74>)
 8000cc2:	f007 f8e9 	bl	8007e98 <iprintf>

        vPortFree(pcWriteBuffer);
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f006 fe7c 	bl	80079c4 <vPortFree>
    }
    else
    {
        printf("Error: Could not allocate buffer for stats.\r\n");
    }
}
 8000ccc:	e002      	b.n	8000cd4 <stats+0x64>
        printf("Error: Could not allocate buffer for stats.\r\n");
 8000cce:	4807      	ldr	r0, [pc, #28]	@ (8000cec <stats+0x7c>)
 8000cd0:	f007 f94a 	bl	8007f68 <puts>
}
 8000cd4:	bf00      	nop
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	08009294 	.word	0x08009294
 8000ce0:	080092c8 	.word	0x080092c8
 8000ce4:	080092f4 	.word	0x080092f4
 8000ce8:	080092fc 	.word	0x080092fc
 8000cec:	08009324 	.word	0x08009324

08000cf0 <task_shell>:

void task_shell(void * unused)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	shell_init();
 8000cf8:	f7ff fd60 	bl	80007bc <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8000cfc:	4a11      	ldr	r2, [pc, #68]	@ (8000d44 <task_shell+0x54>)
 8000cfe:	4912      	ldr	r1, [pc, #72]	@ (8000d48 <task_shell+0x58>)
 8000d00:	2066      	movs	r0, #102	@ 0x66
 8000d02:	f7ff fd7d 	bl	8000800 <shell_add>
	shell_add('a', addition, "une super addition");
 8000d06:	4a11      	ldr	r2, [pc, #68]	@ (8000d4c <task_shell+0x5c>)
 8000d08:	4911      	ldr	r1, [pc, #68]	@ (8000d50 <task_shell+0x60>)
 8000d0a:	2061      	movs	r0, #97	@ 0x61
 8000d0c:	f7ff fd78 	bl	8000800 <shell_add>
	shell_add('l', led, "active la led a la periode demandee");
 8000d10:	4a10      	ldr	r2, [pc, #64]	@ (8000d54 <task_shell+0x64>)
 8000d12:	4911      	ldr	r1, [pc, #68]	@ (8000d58 <task_shell+0x68>)
 8000d14:	206c      	movs	r0, #108	@ 0x6c
 8000d16:	f7ff fd73 	bl	8000800 <shell_add>
	shell_add('s', spam, "spam un message a une freq n fois");
 8000d1a:	4a10      	ldr	r2, [pc, #64]	@ (8000d5c <task_shell+0x6c>)
 8000d1c:	4910      	ldr	r1, [pc, #64]	@ (8000d60 <task_shell+0x70>)
 8000d1e:	2073      	movs	r0, #115	@ 0x73
 8000d20:	f7ff fd6e 	bl	8000800 <shell_add>
	shell_add('c', crash_stack, "Crash test stack overflow");
 8000d24:	4a0f      	ldr	r2, [pc, #60]	@ (8000d64 <task_shell+0x74>)
 8000d26:	4910      	ldr	r1, [pc, #64]	@ (8000d68 <task_shell+0x78>)
 8000d28:	2063      	movs	r0, #99	@ 0x63
 8000d2a:	f7ff fd69 	bl	8000800 <shell_add>
	shell_add('t', stats, "Show Nb of Ticks");
 8000d2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d6c <task_shell+0x7c>)
 8000d30:	490f      	ldr	r1, [pc, #60]	@ (8000d70 <task_shell+0x80>)
 8000d32:	2074      	movs	r0, #116	@ 0x74
 8000d34:	f7ff fd64 	bl	8000800 <shell_add>
	shell_run();
 8000d38:	f7ff fe0e 	bl	8000958 <shell_run>
	// une tache ne doit jamais return
}
 8000d3c:	bf00      	nop
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	08009354 	.word	0x08009354
 8000d48:	08000b51 	.word	0x08000b51
 8000d4c:	0800936c 	.word	0x0800936c
 8000d50:	08000c11 	.word	0x08000c11
 8000d54:	08009380 	.word	0x08009380
 8000d58:	08000ad9 	.word	0x08000ad9
 8000d5c:	080093a4 	.word	0x080093a4
 8000d60:	08000a51 	.word	0x08000a51
 8000d64:	080093c8 	.word	0x080093c8
 8000d68:	08000ba9 	.word	0x08000ba9
 8000d6c:	080093e4 	.word	0x080093e4
 8000d70:	08000c71 	.word	0x08000c71

08000d74 <task_led>:

void task_led(void * unused)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d7c:	2120      	movs	r1, #32
 8000d7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d82:	f000 ff8d 	bl	8001ca0 <HAL_GPIO_TogglePin>
		vTaskDelay(periode);
 8000d86:	4b03      	ldr	r3, [pc, #12]	@ (8000d94 <task_led+0x20>)
 8000d88:	881b      	ldrh	r3, [r3, #0]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f005 f84a 	bl	8005e24 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d90:	bf00      	nop
 8000d92:	e7f3      	b.n	8000d7c <task_led+0x8>
 8000d94:	20000678 	.word	0x20000678

08000d98 <task_spam>:
	}
}

void task_spam(void * unused)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		xSemaphoreTake(sem, HAL_MAX_DELAY);
 8000da0:	4b0f      	ldr	r3, [pc, #60]	@ (8000de0 <task_spam+0x48>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f04f 31ff 	mov.w	r1, #4294967295
 8000da8:	4618      	mov	r0, r3
 8000daa:	f004 fc6b 	bl	8005684 <xQueueSemaphoreTake>
		for(int i=0;i<=spam_nb;i++)
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]
 8000db2:	e00e      	b.n	8000dd2 <task_spam+0x3a>
		{
			printf("%d - %s\r\n", i,msg);
 8000db4:	4b0b      	ldr	r3, [pc, #44]	@ (8000de4 <task_spam+0x4c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	461a      	mov	r2, r3
 8000dba:	68f9      	ldr	r1, [r7, #12]
 8000dbc:	480a      	ldr	r0, [pc, #40]	@ (8000de8 <task_spam+0x50>)
 8000dbe:	f007 f86b 	bl	8007e98 <iprintf>
			vTaskDelay(spam_tick);
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dec <task_spam+0x54>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f005 f82c 	bl	8005e24 <vTaskDelay>
		for(int i=0;i<=spam_nb;i++)
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <task_spam+0x58>)
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	ddea      	ble.n	8000db4 <task_spam+0x1c>
		xSemaphoreTake(sem, HAL_MAX_DELAY);
 8000dde:	e7df      	b.n	8000da0 <task_spam+0x8>
 8000de0:	20000670 	.word	0x20000670
 8000de4:	20000680 	.word	0x20000680
 8000de8:	080093f8 	.word	0x080093f8
 8000dec:	2000067a 	.word	0x2000067a
 8000df0:	2000067c 	.word	0x2000067c

08000df4 <vApplicationStackOverflowHook>:
	}

}

void vApplicationStackOverflowHook(TaskHandle_t xTask, signed char *pcTaskName)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
	printf("Stack overflow in: %s\r\n", pcTaskName);
 8000dfe:	6839      	ldr	r1, [r7, #0]
 8000e00:	4806      	ldr	r0, [pc, #24]	@ (8000e1c <vApplicationStackOverflowHook+0x28>)
 8000e02:	f007 f849 	bl	8007e98 <iprintf>
	while(1)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e06:	2120      	movs	r1, #32
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e0c:	f000 ff48 	bl	8001ca0 <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 8000e10:	2032      	movs	r0, #50	@ 0x32
 8000e12:	f000 fbfd 	bl	8001610 <HAL_Delay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e16:	bf00      	nop
 8000e18:	e7f5      	b.n	8000e06 <vApplicationStackOverflowHook+0x12>
 8000e1a:	bf00      	nop
 8000e1c:	08009404 	.word	0x08009404

08000e20 <configureTimerForRunTimeStats>:
	}
}

void configureTimerForRunTimeStats(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	Ticks = 0;
 8000e24:	4b03      	ldr	r3, [pc, #12]	@ (8000e34 <configureTimerForRunTimeStats+0x14>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim1);
 8000e2a:	4803      	ldr	r0, [pc, #12]	@ (8000e38 <configureTimerForRunTimeStats+0x18>)
 8000e2c:	f002 fafc 	bl	8003428 <HAL_TIM_Base_Start_IT>
}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	2000066c 	.word	0x2000066c
 8000e38:	200006fc 	.word	0x200006fc

08000e3c <getRunTimeCounterValue>:

unsigned long getRunTimeCounterValue(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
	return Ticks;
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <getRunTimeCounterValue+0x14>)
 8000e42:	681b      	ldr	r3, [r3, #0]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	2000066c 	.word	0x2000066c

08000e54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e5a:	f000 fb99 	bl	8001590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e5e:	f000 f865 	bl	8000f2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e62:	f7ff fbe1 	bl	8000628 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e66:	f000 fad5 	bl	8001414 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000e6a:	f000 fa5f 	bl	800132c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  configureTimerForRunTimeStats();
 8000e6e:	f7ff ffd7 	bl	8000e20 <configureTimerForRunTimeStats>
	sem = xSemaphoreCreateBinary();
 8000e72:	2203      	movs	r2, #3
 8000e74:	2100      	movs	r1, #0
 8000e76:	2001      	movs	r0, #1
 8000e78:	f004 faa4 	bl	80053c4 <xQueueGenericCreate>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	4a22      	ldr	r2, [pc, #136]	@ (8000f08 <main+0xb4>)
 8000e80:	6013      	str	r3, [r2, #0]
	BaseType_t status;
	status = xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL);
 8000e82:	2300      	movs	r3, #0
 8000e84:	9301      	str	r3, [sp, #4]
 8000e86:	2301      	movs	r3, #1
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e90:	491e      	ldr	r1, [pc, #120]	@ (8000f0c <main+0xb8>)
 8000e92:	481f      	ldr	r0, [pc, #124]	@ (8000f10 <main+0xbc>)
 8000e94:	f004 fe68 	bl	8005b68 <xTaskCreate>
 8000e98:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <main+0x52>
	{
		printf("error task cerate");
 8000ea0:	481c      	ldr	r0, [pc, #112]	@ (8000f14 <main+0xc0>)
 8000ea2:	f006 fff9 	bl	8007e98 <iprintf>
	}

	status = xTaskCreate(task_led, "LED", 512, NULL, 1, &xLedTaskHandle);
 8000ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f18 <main+0xc4>)
 8000ea8:	9301      	str	r3, [sp, #4]
 8000eaa:	2301      	movs	r3, #1
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eb4:	4919      	ldr	r1, [pc, #100]	@ (8000f1c <main+0xc8>)
 8000eb6:	481a      	ldr	r0, [pc, #104]	@ (8000f20 <main+0xcc>)
 8000eb8:	f004 fe56 	bl	8005b68 <xTaskCreate>
 8000ebc:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d102      	bne.n	8000eca <main+0x76>
	{
		printf("error task cerate");
 8000ec4:	4813      	ldr	r0, [pc, #76]	@ (8000f14 <main+0xc0>)
 8000ec6:	f006 ffe7 	bl	8007e98 <iprintf>
	}
	status = xTaskCreate(task_spam, "Spam", 512, NULL, 1, NULL);
 8000eca:	2300      	movs	r3, #0
 8000ecc:	9301      	str	r3, [sp, #4]
 8000ece:	2301      	movs	r3, #1
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ed8:	4912      	ldr	r1, [pc, #72]	@ (8000f24 <main+0xd0>)
 8000eda:	4813      	ldr	r0, [pc, #76]	@ (8000f28 <main+0xd4>)
 8000edc:	f004 fe44 	bl	8005b68 <xTaskCreate>
 8000ee0:	6078      	str	r0, [r7, #4]
	if(status == NULL)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d102      	bne.n	8000eee <main+0x9a>
	{
		printf("error task cerate");
 8000ee8:	480a      	ldr	r0, [pc, #40]	@ (8000f14 <main+0xc0>)
 8000eea:	f006 ffd5 	bl	8007e98 <iprintf>
	}
	vTaskSuspend(xLedTaskHandle);
 8000eee:	4b0a      	ldr	r3, [pc, #40]	@ (8000f18 <main+0xc4>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f005 f834 	bl	8005f60 <vTaskSuspend>
	vTaskStartScheduler();
 8000ef8:	f005 f956 	bl	80061a8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000efc:	f7ff fb70 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f00:	f004 f8db 	bl	80050ba <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <main+0xb0>
 8000f08:	20000670 	.word	0x20000670
 8000f0c:	0800941c 	.word	0x0800941c
 8000f10:	08000cf1 	.word	0x08000cf1
 8000f14:	08009424 	.word	0x08009424
 8000f18:	20000674 	.word	0x20000674
 8000f1c:	08009438 	.word	0x08009438
 8000f20:	08000d75 	.word	0x08000d75
 8000f24:	0800943c 	.word	0x0800943c
 8000f28:	08000d99 	.word	0x08000d99

08000f2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b096      	sub	sp, #88	@ 0x58
 8000f30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	2244      	movs	r2, #68	@ 0x44
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f007 f94c 	bl	80081d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f40:	463b      	mov	r3, r7
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f4e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f52:	f000 fecd 	bl	8001cf0 <HAL_PWREx_ControlVoltageScaling>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f5c:	f000 f858 	bl	8001010 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f60:	2302      	movs	r3, #2
 8000f62:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f68:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f6a:	2310      	movs	r3, #16
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f72:	2302      	movs	r3, #2
 8000f74:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f76:	2301      	movs	r3, #1
 8000f78:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f7a:	230a      	movs	r3, #10
 8000f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f7e:	2307      	movs	r3, #7
 8000f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f82:	2302      	movs	r3, #2
 8000f84:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f86:	2302      	movs	r3, #2
 8000f88:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f8a:	f107 0314 	add.w	r3, r7, #20
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 ff04 	bl	8001d9c <HAL_RCC_OscConfig>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000f9a:	f000 f839 	bl	8001010 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9e:	230f      	movs	r3, #15
 8000fa0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000faa:	2300      	movs	r3, #0
 8000fac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	2104      	movs	r1, #4
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f001 facc 	bl	8002554 <HAL_RCC_ClockConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000fc2:	f000 f825 	bl	8001010 <Error_Handler>
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	3758      	adds	r7, #88	@ 0x58
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a09      	ldr	r2, [pc, #36]	@ (8001004 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d101      	bne.n	8000fe6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000fe2:	f000 faf5 	bl	80015d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM1)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a07      	ldr	r2, [pc, #28]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d104      	bne.n	8000ffa <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		Ticks++;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	@ (800100c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	4a05      	ldr	r2, [pc, #20]	@ (800100c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000ff8:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40001000 	.word	0x40001000
 8001008:	40012c00 	.word	0x40012c00
 800100c:	2000066c 	.word	0x2000066c

08001010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001014:	b672      	cpsid	i
}
 8001016:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <Error_Handler+0x8>

0800101c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <HAL_MspInit+0x4c>)
 8001024:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001026:	4a10      	ldr	r2, [pc, #64]	@ (8001068 <HAL_MspInit+0x4c>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	6613      	str	r3, [r2, #96]	@ 0x60
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <HAL_MspInit+0x4c>)
 8001030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800103a:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <HAL_MspInit+0x4c>)
 800103c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103e:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <HAL_MspInit+0x4c>)
 8001040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001044:	6593      	str	r3, [r2, #88]	@ 0x58
 8001046:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <HAL_MspInit+0x4c>)
 8001048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800104a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	210f      	movs	r1, #15
 8001056:	f06f 0001 	mvn.w	r0, #1
 800105a:	f000 fbb5 	bl	80017c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40021000 	.word	0x40021000

0800106c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08e      	sub	sp, #56	@ 0x38
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001074:	2300      	movs	r3, #0
 8001076:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800107a:	4b34      	ldr	r3, [pc, #208]	@ (800114c <HAL_InitTick+0xe0>)
 800107c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800107e:	4a33      	ldr	r2, [pc, #204]	@ (800114c <HAL_InitTick+0xe0>)
 8001080:	f043 0310 	orr.w	r3, r3, #16
 8001084:	6593      	str	r3, [r2, #88]	@ 0x58
 8001086:	4b31      	ldr	r3, [pc, #196]	@ (800114c <HAL_InitTick+0xe0>)
 8001088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800108a:	f003 0310 	and.w	r3, r3, #16
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001092:	f107 0210 	add.w	r2, r7, #16
 8001096:	f107 0314 	add.w	r3, r7, #20
 800109a:	4611      	mov	r1, r2
 800109c:	4618      	mov	r0, r3
 800109e:	f001 fc1d 	bl	80028dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010a2:	6a3b      	ldr	r3, [r7, #32]
 80010a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d103      	bne.n	80010b4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010ac:	f001 fbea 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 80010b0:	6378      	str	r0, [r7, #52]	@ 0x34
 80010b2:	e004      	b.n	80010be <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010b4:	f001 fbe6 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 80010b8:	4603      	mov	r3, r0
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010c0:	4a23      	ldr	r2, [pc, #140]	@ (8001150 <HAL_InitTick+0xe4>)
 80010c2:	fba2 2303 	umull	r2, r3, r2, r3
 80010c6:	0c9b      	lsrs	r3, r3, #18
 80010c8:	3b01      	subs	r3, #1
 80010ca:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010cc:	4b21      	ldr	r3, [pc, #132]	@ (8001154 <HAL_InitTick+0xe8>)
 80010ce:	4a22      	ldr	r2, [pc, #136]	@ (8001158 <HAL_InitTick+0xec>)
 80010d0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010d2:	4b20      	ldr	r3, [pc, #128]	@ (8001154 <HAL_InitTick+0xe8>)
 80010d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010d8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80010da:	4a1e      	ldr	r2, [pc, #120]	@ (8001154 <HAL_InitTick+0xe8>)
 80010dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010de:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <HAL_InitTick+0xe8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <HAL_InitTick+0xe8>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <HAL_InitTick+0xe8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80010f2:	4818      	ldr	r0, [pc, #96]	@ (8001154 <HAL_InitTick+0xe8>)
 80010f4:	f002 f940 	bl	8003378 <HAL_TIM_Base_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80010fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001102:	2b00      	cmp	r3, #0
 8001104:	d11b      	bne.n	800113e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001106:	4813      	ldr	r0, [pc, #76]	@ (8001154 <HAL_InitTick+0xe8>)
 8001108:	f002 f98e 	bl	8003428 <HAL_TIM_Base_Start_IT>
 800110c:	4603      	mov	r3, r0
 800110e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001112:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001116:	2b00      	cmp	r3, #0
 8001118:	d111      	bne.n	800113e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800111a:	2036      	movs	r0, #54	@ 0x36
 800111c:	f000 fb70 	bl	8001800 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b0f      	cmp	r3, #15
 8001124:	d808      	bhi.n	8001138 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001126:	2200      	movs	r2, #0
 8001128:	6879      	ldr	r1, [r7, #4]
 800112a:	2036      	movs	r0, #54	@ 0x36
 800112c:	f000 fb4c 	bl	80017c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001130:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <HAL_InitTick+0xf0>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
 8001136:	e002      	b.n	800113e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800113e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001142:	4618      	mov	r0, r3
 8001144:	3738      	adds	r7, #56	@ 0x38
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40021000 	.word	0x40021000
 8001150:	431bde83 	.word	0x431bde83
 8001154:	200006ac 	.word	0x200006ac
 8001158:	40001000 	.word	0x40001000
 800115c:	2000000c 	.word	0x2000000c

08001160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <NMI_Handler+0x4>

08001168 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <HardFault_Handler+0x4>

08001170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <MemManage_Handler+0x4>

08001178 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <BusFault_Handler+0x4>

08001180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <UsageFault_Handler+0x4>

08001188 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
	...

08001198 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800119c:	4802      	ldr	r0, [pc, #8]	@ (80011a8 <USART2_IRQHandler+0x10>)
 800119e:	f002 ff31 	bl	8004004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000748 	.word	0x20000748

080011ac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <TIM6_DAC_IRQHandler+0x10>)
 80011b2:	f002 f9a9 	bl	8003508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200006ac 	.word	0x200006ac

080011c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	e00a      	b.n	80011e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011d2:	f3af 8000 	nop.w
 80011d6:	4601      	mov	r1, r0
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	60ba      	str	r2, [r7, #8]
 80011de:	b2ca      	uxtb	r2, r1
 80011e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	3301      	adds	r3, #1
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	697a      	ldr	r2, [r7, #20]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	dbf0      	blt.n	80011d2 <_read+0x12>
  }

  return len;
 80011f0:	687b      	ldr	r3, [r7, #4]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3718      	adds	r7, #24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b086      	sub	sp, #24
 80011fe:	af00      	add	r7, sp, #0
 8001200:	60f8      	str	r0, [r7, #12]
 8001202:	60b9      	str	r1, [r7, #8]
 8001204:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001206:	2300      	movs	r3, #0
 8001208:	617b      	str	r3, [r7, #20]
 800120a:	e009      	b.n	8001220 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	60ba      	str	r2, [r7, #8]
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fc09 	bl	8000a2c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	3301      	adds	r3, #1
 800121e:	617b      	str	r3, [r7, #20]
 8001220:	697a      	ldr	r2, [r7, #20]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	429a      	cmp	r2, r3
 8001226:	dbf1      	blt.n	800120c <_write+0x12>
  }
  return len;
 8001228:	687b      	ldr	r3, [r7, #4]
}
 800122a:	4618      	mov	r0, r3
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <_close>:

int _close(int file)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800123a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800123e:	4618      	mov	r0, r3
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800124a:	b480      	push	{r7}
 800124c:	b083      	sub	sp, #12
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800125a:	605a      	str	r2, [r3, #4]
  return 0;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr

0800126a <_isatty>:

int _isatty(int file)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001272:	2301      	movs	r3, #1
}
 8001274:	4618      	mov	r0, r3
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
	...

0800129c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a4:	4a14      	ldr	r2, [pc, #80]	@ (80012f8 <_sbrk+0x5c>)
 80012a6:	4b15      	ldr	r3, [pc, #84]	@ (80012fc <_sbrk+0x60>)
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b0:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <_sbrk+0x64>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d102      	bne.n	80012be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012b8:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <_sbrk+0x64>)
 80012ba:	4a12      	ldr	r2, [pc, #72]	@ (8001304 <_sbrk+0x68>)
 80012bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012be:	4b10      	ldr	r3, [pc, #64]	@ (8001300 <_sbrk+0x64>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d207      	bcs.n	80012dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012cc:	f007 f830 	bl	8008330 <__errno>
 80012d0:	4603      	mov	r3, r0
 80012d2:	220c      	movs	r2, #12
 80012d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012d6:	f04f 33ff 	mov.w	r3, #4294967295
 80012da:	e009      	b.n	80012f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012dc:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <_sbrk+0x64>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012e2:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <_sbrk+0x64>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	4a05      	ldr	r2, [pc, #20]	@ (8001300 <_sbrk+0x64>)
 80012ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ee:	68fb      	ldr	r3, [r7, #12]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20018000 	.word	0x20018000
 80012fc:	00000400 	.word	0x00000400
 8001300:	200006f8 	.word	0x200006f8
 8001304:	2000cdd0 	.word	0x2000cdd0

08001308 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <SystemInit+0x20>)
 800130e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001312:	4a05      	ldr	r2, [pc, #20]	@ (8001328 <SystemInit+0x20>)
 8001314:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001318:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	e000ed00 	.word	0xe000ed00

0800132c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001332:	f107 0310 	add.w	r3, r7, #16
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800134a:	4b20      	ldr	r3, [pc, #128]	@ (80013cc <MX_TIM1_Init+0xa0>)
 800134c:	4a20      	ldr	r2, [pc, #128]	@ (80013d0 <MX_TIM1_Init+0xa4>)
 800134e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001350:	4b1e      	ldr	r3, [pc, #120]	@ (80013cc <MX_TIM1_Init+0xa0>)
 8001352:	2200      	movs	r2, #0
 8001354:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001356:	4b1d      	ldr	r3, [pc, #116]	@ (80013cc <MX_TIM1_Init+0xa0>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800135c:	4b1b      	ldr	r3, [pc, #108]	@ (80013cc <MX_TIM1_Init+0xa0>)
 800135e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001362:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001364:	4b19      	ldr	r3, [pc, #100]	@ (80013cc <MX_TIM1_Init+0xa0>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800136a:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <MX_TIM1_Init+0xa0>)
 800136c:	2200      	movs	r2, #0
 800136e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001370:	4b16      	ldr	r3, [pc, #88]	@ (80013cc <MX_TIM1_Init+0xa0>)
 8001372:	2200      	movs	r2, #0
 8001374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001376:	4815      	ldr	r0, [pc, #84]	@ (80013cc <MX_TIM1_Init+0xa0>)
 8001378:	f001 fffe 	bl	8003378 <HAL_TIM_Base_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001382:	f7ff fe45 	bl	8001010 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001386:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800138a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800138c:	f107 0310 	add.w	r3, r7, #16
 8001390:	4619      	mov	r1, r3
 8001392:	480e      	ldr	r0, [pc, #56]	@ (80013cc <MX_TIM1_Init+0xa0>)
 8001394:	f002 f9bf 	bl	8003716 <HAL_TIM_ConfigClockSource>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800139e:	f7ff fe37 	bl	8001010 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	4619      	mov	r1, r3
 80013b2:	4806      	ldr	r0, [pc, #24]	@ (80013cc <MX_TIM1_Init+0xa0>)
 80013b4:	f002 fbe0 	bl	8003b78 <HAL_TIMEx_MasterConfigSynchronization>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80013be:	f7ff fe27 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013c2:	bf00      	nop
 80013c4:	3720      	adds	r7, #32
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200006fc 	.word	0x200006fc
 80013d0:	40012c00 	.word	0x40012c00

080013d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a0a      	ldr	r2, [pc, #40]	@ (800140c <HAL_TIM_Base_MspInit+0x38>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d10b      	bne.n	80013fe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001410 <HAL_TIM_Base_MspInit+0x3c>)
 80013e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ea:	4a09      	ldr	r2, [pc, #36]	@ (8001410 <HAL_TIM_Base_MspInit+0x3c>)
 80013ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80013f2:	4b07      	ldr	r3, [pc, #28]	@ (8001410 <HAL_TIM_Base_MspInit+0x3c>)
 80013f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80013fe:	bf00      	nop
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	40012c00 	.word	0x40012c00
 8001410:	40021000 	.word	0x40021000

08001414 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001418:	4b14      	ldr	r3, [pc, #80]	@ (800146c <MX_USART2_UART_Init+0x58>)
 800141a:	4a15      	ldr	r2, [pc, #84]	@ (8001470 <MX_USART2_UART_Init+0x5c>)
 800141c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800141e:	4b13      	ldr	r3, [pc, #76]	@ (800146c <MX_USART2_UART_Init+0x58>)
 8001420:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001424:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001426:	4b11      	ldr	r3, [pc, #68]	@ (800146c <MX_USART2_UART_Init+0x58>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800142c:	4b0f      	ldr	r3, [pc, #60]	@ (800146c <MX_USART2_UART_Init+0x58>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001432:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <MX_USART2_UART_Init+0x58>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001438:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <MX_USART2_UART_Init+0x58>)
 800143a:	220c      	movs	r2, #12
 800143c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143e:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <MX_USART2_UART_Init+0x58>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <MX_USART2_UART_Init+0x58>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800144a:	4b08      	ldr	r3, [pc, #32]	@ (800146c <MX_USART2_UART_Init+0x58>)
 800144c:	2200      	movs	r2, #0
 800144e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <MX_USART2_UART_Init+0x58>)
 8001452:	2200      	movs	r2, #0
 8001454:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001456:	4805      	ldr	r0, [pc, #20]	@ (800146c <MX_USART2_UART_Init+0x58>)
 8001458:	f002 fc34 	bl	8003cc4 <HAL_UART_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001462:	f7ff fdd5 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000748 	.word	0x20000748
 8001470:	40004400 	.word	0x40004400

08001474 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b0ac      	sub	sp, #176	@ 0xb0
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
 8001488:	60da      	str	r2, [r3, #12]
 800148a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	2288      	movs	r2, #136	@ 0x88
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f006 fe9f 	bl	80081d8 <memset>
  if(uartHandle->Instance==USART2)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a25      	ldr	r2, [pc, #148]	@ (8001534 <HAL_UART_MspInit+0xc0>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d143      	bne.n	800152c <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014a4:	2302      	movs	r3, #2
 80014a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	4618      	mov	r0, r3
 80014b2:	f001 faa5 	bl	8002a00 <HAL_RCCEx_PeriphCLKConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014bc:	f7ff fda8 	bl	8001010 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <HAL_UART_MspInit+0xc4>)
 80014c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001538 <HAL_UART_MspInit+0xc4>)
 80014c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80014cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001538 <HAL_UART_MspInit+0xc4>)
 80014ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d8:	4b17      	ldr	r3, [pc, #92]	@ (8001538 <HAL_UART_MspInit+0xc4>)
 80014da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014dc:	4a16      	ldr	r2, [pc, #88]	@ (8001538 <HAL_UART_MspInit+0xc4>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <HAL_UART_MspInit+0xc4>)
 80014e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014f0:	230c      	movs	r3, #12
 80014f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001502:	2303      	movs	r3, #3
 8001504:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001508:	2307      	movs	r3, #7
 800150a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001512:	4619      	mov	r1, r3
 8001514:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001518:	f000 fa00 	bl	800191c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2105      	movs	r1, #5
 8001520:	2026      	movs	r0, #38	@ 0x26
 8001522:	f000 f951 	bl	80017c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001526:	2026      	movs	r0, #38	@ 0x26
 8001528:	f000 f96a 	bl	8001800 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800152c:	bf00      	nop
 800152e:	37b0      	adds	r7, #176	@ 0xb0
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40004400 	.word	0x40004400
 8001538:	40021000 	.word	0x40021000

0800153c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800153c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001574 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001540:	f7ff fee2 	bl	8001308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001544:	480c      	ldr	r0, [pc, #48]	@ (8001578 <LoopForever+0x6>)
  ldr r1, =_edata
 8001546:	490d      	ldr	r1, [pc, #52]	@ (800157c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001548:	4a0d      	ldr	r2, [pc, #52]	@ (8001580 <LoopForever+0xe>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800154c:	e002      	b.n	8001554 <LoopCopyDataInit>

0800154e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800154e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001552:	3304      	adds	r3, #4

08001554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001558:	d3f9      	bcc.n	800154e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800155a:	4a0a      	ldr	r2, [pc, #40]	@ (8001584 <LoopForever+0x12>)
  ldr r4, =_ebss
 800155c:	4c0a      	ldr	r4, [pc, #40]	@ (8001588 <LoopForever+0x16>)
  movs r3, #0
 800155e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001560:	e001      	b.n	8001566 <LoopFillZerobss>

08001562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001564:	3204      	adds	r2, #4

08001566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001568:	d3fb      	bcc.n	8001562 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800156a:	f006 fee7 	bl	800833c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800156e:	f7ff fc71 	bl	8000e54 <main>

08001572 <LoopForever>:

LoopForever:
    b LoopForever
 8001572:	e7fe      	b.n	8001572 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001574:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800157c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001580:	08009600 	.word	0x08009600
  ldr r2, =_sbss
 8001584:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001588:	2000cdcc 	.word	0x2000cdcc

0800158c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800158c:	e7fe      	b.n	800158c <ADC1_2_IRQHandler>
	...

08001590 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001596:	2300      	movs	r3, #0
 8001598:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800159a:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <HAL_Init+0x3c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a0b      	ldr	r2, [pc, #44]	@ (80015cc <HAL_Init+0x3c>)
 80015a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015a4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015a6:	2003      	movs	r0, #3
 80015a8:	f000 f903 	bl	80017b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015ac:	200f      	movs	r0, #15
 80015ae:	f7ff fd5d 	bl	800106c <HAL_InitTick>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	e001      	b.n	80015c2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015be:	f7ff fd2d 	bl	800101c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015c2:	79fb      	ldrb	r3, [r7, #7]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40022000 	.word	0x40022000

080015d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <HAL_IncTick+0x20>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <HAL_IncTick+0x24>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4413      	add	r3, r2
 80015e0:	4a04      	ldr	r2, [pc, #16]	@ (80015f4 <HAL_IncTick+0x24>)
 80015e2:	6013      	str	r3, [r2, #0]
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	20000010 	.word	0x20000010
 80015f4:	200007d0 	.word	0x200007d0

080015f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  return uwTick;
 80015fc:	4b03      	ldr	r3, [pc, #12]	@ (800160c <HAL_GetTick+0x14>)
 80015fe:	681b      	ldr	r3, [r3, #0]
}
 8001600:	4618      	mov	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	200007d0 	.word	0x200007d0

08001610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001618:	f7ff ffee 	bl	80015f8 <HAL_GetTick>
 800161c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001628:	d005      	beq.n	8001636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800162a:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <HAL_Delay+0x44>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	4413      	add	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001636:	bf00      	nop
 8001638:	f7ff ffde 	bl	80015f8 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	429a      	cmp	r2, r3
 8001646:	d8f7      	bhi.n	8001638 <HAL_Delay+0x28>
  {
  }
}
 8001648:	bf00      	nop
 800164a:	bf00      	nop
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000010 	.word	0x20000010

08001658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001668:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001680:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168a:	4a04      	ldr	r2, [pc, #16]	@ (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	60d3      	str	r3, [r2, #12]
}
 8001690:	bf00      	nop
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <__NVIC_GetPriorityGrouping+0x18>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	f003 0307 	and.w	r3, r3, #7
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db0b      	blt.n	80016e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	4907      	ldr	r1, [pc, #28]	@ (80016f4 <__NVIC_EnableIRQ+0x38>)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000e100 	.word	0xe000e100

080016f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	6039      	str	r1, [r7, #0]
 8001702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001708:	2b00      	cmp	r3, #0
 800170a:	db0a      	blt.n	8001722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	b2da      	uxtb	r2, r3
 8001710:	490c      	ldr	r1, [pc, #48]	@ (8001744 <__NVIC_SetPriority+0x4c>)
 8001712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001716:	0112      	lsls	r2, r2, #4
 8001718:	b2d2      	uxtb	r2, r2
 800171a:	440b      	add	r3, r1
 800171c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001720:	e00a      	b.n	8001738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4908      	ldr	r1, [pc, #32]	@ (8001748 <__NVIC_SetPriority+0x50>)
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	f003 030f 	and.w	r3, r3, #15
 800172e:	3b04      	subs	r3, #4
 8001730:	0112      	lsls	r2, r2, #4
 8001732:	b2d2      	uxtb	r2, r2
 8001734:	440b      	add	r3, r1
 8001736:	761a      	strb	r2, [r3, #24]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	e000e100 	.word	0xe000e100
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800174c:	b480      	push	{r7}
 800174e:	b089      	sub	sp, #36	@ 0x24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	f1c3 0307 	rsb	r3, r3, #7
 8001766:	2b04      	cmp	r3, #4
 8001768:	bf28      	it	cs
 800176a:	2304      	movcs	r3, #4
 800176c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	3304      	adds	r3, #4
 8001772:	2b06      	cmp	r3, #6
 8001774:	d902      	bls.n	800177c <NVIC_EncodePriority+0x30>
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	3b03      	subs	r3, #3
 800177a:	e000      	b.n	800177e <NVIC_EncodePriority+0x32>
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001780:	f04f 32ff 	mov.w	r2, #4294967295
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	43da      	mvns	r2, r3
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	401a      	ands	r2, r3
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001794:	f04f 31ff 	mov.w	r1, #4294967295
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	43d9      	mvns	r1, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a4:	4313      	orrs	r3, r2
         );
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3724      	adds	r7, #36	@ 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff ff4c 	bl	8001658 <__NVIC_SetPriorityGrouping>
}
 80017c0:	bf00      	nop
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
 80017d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017da:	f7ff ff61 	bl	80016a0 <__NVIC_GetPriorityGrouping>
 80017de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	68b9      	ldr	r1, [r7, #8]
 80017e4:	6978      	ldr	r0, [r7, #20]
 80017e6:	f7ff ffb1 	bl	800174c <NVIC_EncodePriority>
 80017ea:	4602      	mov	r2, r0
 80017ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017f0:	4611      	mov	r1, r2
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff ff80 	bl	80016f8 <__NVIC_SetPriority>
}
 80017f8:	bf00      	nop
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ff54 	bl	80016bc <__NVIC_EnableIRQ>
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001824:	2300      	movs	r3, #0
 8001826:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d008      	beq.n	8001846 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2204      	movs	r2, #4
 8001838:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e022      	b.n	800188c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 020e 	bic.w	r2, r2, #14
 8001854:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f022 0201 	bic.w	r2, r2, #1
 8001864:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186a:	f003 021c 	and.w	r2, r3, #28
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	2101      	movs	r1, #1
 8001874:	fa01 f202 	lsl.w	r2, r1, r2
 8001878:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2201      	movs	r2, #1
 800187e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018a0:	2300      	movs	r3, #0
 80018a2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d005      	beq.n	80018bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2204      	movs	r2, #4
 80018b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	73fb      	strb	r3, [r7, #15]
 80018ba:	e029      	b.n	8001910 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f022 020e 	bic.w	r2, r2, #14
 80018ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 0201 	bic.w	r2, r2, #1
 80018da:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e0:	f003 021c 	and.w	r2, r3, #28
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e8:	2101      	movs	r1, #1
 80018ea:	fa01 f202 	lsl.w	r2, r1, r2
 80018ee:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	4798      	blx	r3
    }
  }
  return status;
 8001910:	7bfb      	ldrb	r3, [r7, #15]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800191c:	b480      	push	{r7}
 800191e:	b087      	sub	sp, #28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800192a:	e17f      	b.n	8001c2c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2101      	movs	r1, #1
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	fa01 f303 	lsl.w	r3, r1, r3
 8001938:	4013      	ands	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2b00      	cmp	r3, #0
 8001940:	f000 8171 	beq.w	8001c26 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f003 0303 	and.w	r3, r3, #3
 800194c:	2b01      	cmp	r3, #1
 800194e:	d005      	beq.n	800195c <HAL_GPIO_Init+0x40>
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 0303 	and.w	r3, r3, #3
 8001958:	2b02      	cmp	r3, #2
 800195a:	d130      	bne.n	80019be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	2203      	movs	r2, #3
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	68da      	ldr	r2, [r3, #12]
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4313      	orrs	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001992:	2201      	movs	r2, #1
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	43db      	mvns	r3, r3
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	4013      	ands	r3, r2
 80019a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	091b      	lsrs	r3, r3, #4
 80019a8:	f003 0201 	and.w	r2, r3, #1
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 0303 	and.w	r3, r3, #3
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d118      	bne.n	80019fc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019d0:	2201      	movs	r2, #1
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4013      	ands	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	08db      	lsrs	r3, r3, #3
 80019e6:	f003 0201 	and.w	r2, r3, #1
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 0303 	and.w	r3, r3, #3
 8001a04:	2b03      	cmp	r3, #3
 8001a06:	d017      	beq.n	8001a38 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	2203      	movs	r2, #3
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d123      	bne.n	8001a8c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	08da      	lsrs	r2, r3, #3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3208      	adds	r2, #8
 8001a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a50:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f003 0307 	and.w	r3, r3, #7
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	220f      	movs	r2, #15
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	43db      	mvns	r3, r3
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	4013      	ands	r3, r2
 8001a66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	691a      	ldr	r2, [r3, #16]
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	08da      	lsrs	r2, r3, #3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3208      	adds	r2, #8
 8001a86:	6939      	ldr	r1, [r7, #16]
 8001a88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	2203      	movs	r2, #3
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f003 0203 	and.w	r2, r3, #3
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	693a      	ldr	r2, [r7, #16]
 8001abe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f000 80ac 	beq.w	8001c26 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ace:	4b5f      	ldr	r3, [pc, #380]	@ (8001c4c <HAL_GPIO_Init+0x330>)
 8001ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad2:	4a5e      	ldr	r2, [pc, #376]	@ (8001c4c <HAL_GPIO_Init+0x330>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ada:	4b5c      	ldr	r3, [pc, #368]	@ (8001c4c <HAL_GPIO_Init+0x330>)
 8001adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	60bb      	str	r3, [r7, #8]
 8001ae4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ae6:	4a5a      	ldr	r2, [pc, #360]	@ (8001c50 <HAL_GPIO_Init+0x334>)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	089b      	lsrs	r3, r3, #2
 8001aec:	3302      	adds	r3, #2
 8001aee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	f003 0303 	and.w	r3, r3, #3
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	220f      	movs	r2, #15
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43db      	mvns	r3, r3
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	4013      	ands	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b10:	d025      	beq.n	8001b5e <HAL_GPIO_Init+0x242>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a4f      	ldr	r2, [pc, #316]	@ (8001c54 <HAL_GPIO_Init+0x338>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d01f      	beq.n	8001b5a <HAL_GPIO_Init+0x23e>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a4e      	ldr	r2, [pc, #312]	@ (8001c58 <HAL_GPIO_Init+0x33c>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d019      	beq.n	8001b56 <HAL_GPIO_Init+0x23a>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a4d      	ldr	r2, [pc, #308]	@ (8001c5c <HAL_GPIO_Init+0x340>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d013      	beq.n	8001b52 <HAL_GPIO_Init+0x236>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a4c      	ldr	r2, [pc, #304]	@ (8001c60 <HAL_GPIO_Init+0x344>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d00d      	beq.n	8001b4e <HAL_GPIO_Init+0x232>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a4b      	ldr	r2, [pc, #300]	@ (8001c64 <HAL_GPIO_Init+0x348>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d007      	beq.n	8001b4a <HAL_GPIO_Init+0x22e>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a4a      	ldr	r2, [pc, #296]	@ (8001c68 <HAL_GPIO_Init+0x34c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d101      	bne.n	8001b46 <HAL_GPIO_Init+0x22a>
 8001b42:	2306      	movs	r3, #6
 8001b44:	e00c      	b.n	8001b60 <HAL_GPIO_Init+0x244>
 8001b46:	2307      	movs	r3, #7
 8001b48:	e00a      	b.n	8001b60 <HAL_GPIO_Init+0x244>
 8001b4a:	2305      	movs	r3, #5
 8001b4c:	e008      	b.n	8001b60 <HAL_GPIO_Init+0x244>
 8001b4e:	2304      	movs	r3, #4
 8001b50:	e006      	b.n	8001b60 <HAL_GPIO_Init+0x244>
 8001b52:	2303      	movs	r3, #3
 8001b54:	e004      	b.n	8001b60 <HAL_GPIO_Init+0x244>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e002      	b.n	8001b60 <HAL_GPIO_Init+0x244>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e000      	b.n	8001b60 <HAL_GPIO_Init+0x244>
 8001b5e:	2300      	movs	r3, #0
 8001b60:	697a      	ldr	r2, [r7, #20]
 8001b62:	f002 0203 	and.w	r2, r2, #3
 8001b66:	0092      	lsls	r2, r2, #2
 8001b68:	4093      	lsls	r3, r2
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b70:	4937      	ldr	r1, [pc, #220]	@ (8001c50 <HAL_GPIO_Init+0x334>)
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	089b      	lsrs	r3, r3, #2
 8001b76:	3302      	adds	r3, #2
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b7e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	43db      	mvns	r3, r3
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d003      	beq.n	8001ba2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ba2:	4a32      	ldr	r2, [pc, #200]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ba8:	4b30      	ldr	r3, [pc, #192]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d003      	beq.n	8001bcc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001bcc:	4a27      	ldr	r2, [pc, #156]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001bd2:	4b26      	ldr	r3, [pc, #152]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bf6:	4a1d      	ldr	r2, [pc, #116]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	43db      	mvns	r3, r3
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c20:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <HAL_GPIO_Init+0x350>)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	fa22 f303 	lsr.w	r3, r2, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	f47f ae78 	bne.w	800192c <HAL_GPIO_Init+0x10>
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	bf00      	nop
 8001c40:	371c      	adds	r7, #28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40010000 	.word	0x40010000
 8001c54:	48000400 	.word	0x48000400
 8001c58:	48000800 	.word	0x48000800
 8001c5c:	48000c00 	.word	0x48000c00
 8001c60:	48001000 	.word	0x48001000
 8001c64:	48001400 	.word	0x48001400
 8001c68:	48001800 	.word	0x48001800
 8001c6c:	40010400 	.word	0x40010400

08001c70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	807b      	strh	r3, [r7, #2]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c80:	787b      	ldrb	r3, [r7, #1]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d003      	beq.n	8001c8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c86:	887a      	ldrh	r2, [r7, #2]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c8c:	e002      	b.n	8001c94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c8e:	887a      	ldrh	r2, [r7, #2]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	695b      	ldr	r3, [r3, #20]
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cb2:	887a      	ldrh	r2, [r7, #2]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	041a      	lsls	r2, r3, #16
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	43d9      	mvns	r1, r3
 8001cbe:	887b      	ldrh	r3, [r7, #2]
 8001cc0:	400b      	ands	r3, r1
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	619a      	str	r2, [r3, #24]
}
 8001cc8:	bf00      	nop
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001cd8:	4b04      	ldr	r3, [pc, #16]	@ (8001cec <HAL_PWREx_GetVoltageRange+0x18>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40007000 	.word	0x40007000

08001cf0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cfe:	d130      	bne.n	8001d62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d00:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d0c:	d038      	beq.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d0e:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d16:	4a1e      	ldr	r2, [pc, #120]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2232      	movs	r2, #50	@ 0x32
 8001d24:	fb02 f303 	mul.w	r3, r2, r3
 8001d28:	4a1b      	ldr	r2, [pc, #108]	@ (8001d98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d2e:	0c9b      	lsrs	r3, r3, #18
 8001d30:	3301      	adds	r3, #1
 8001d32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d34:	e002      	b.n	8001d3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d3c:	4b14      	ldr	r3, [pc, #80]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d3e:	695b      	ldr	r3, [r3, #20]
 8001d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d48:	d102      	bne.n	8001d50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1f2      	bne.n	8001d36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d50:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d52:	695b      	ldr	r3, [r3, #20]
 8001d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d5c:	d110      	bne.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e00f      	b.n	8001d82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d62:	4b0b      	ldr	r3, [pc, #44]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d6e:	d007      	beq.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d78:	4a05      	ldr	r2, [pc, #20]	@ (8001d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40007000 	.word	0x40007000
 8001d94:	20000008 	.word	0x20000008
 8001d98:	431bde83 	.word	0x431bde83

08001d9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e3ca      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dae:	4b97      	ldr	r3, [pc, #604]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 030c 	and.w	r3, r3, #12
 8001db6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001db8:	4b94      	ldr	r3, [pc, #592]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0310 	and.w	r3, r3, #16
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f000 80e4 	beq.w	8001f98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d007      	beq.n	8001de6 <HAL_RCC_OscConfig+0x4a>
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	2b0c      	cmp	r3, #12
 8001dda:	f040 808b 	bne.w	8001ef4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	f040 8087 	bne.w	8001ef4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001de6:	4b89      	ldr	r3, [pc, #548]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d005      	beq.n	8001dfe <HAL_RCC_OscConfig+0x62>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e3a2      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a1a      	ldr	r2, [r3, #32]
 8001e02:	4b82      	ldr	r3, [pc, #520]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0308 	and.w	r3, r3, #8
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d004      	beq.n	8001e18 <HAL_RCC_OscConfig+0x7c>
 8001e0e:	4b7f      	ldr	r3, [pc, #508]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e16:	e005      	b.n	8001e24 <HAL_RCC_OscConfig+0x88>
 8001e18:	4b7c      	ldr	r3, [pc, #496]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e1e:	091b      	lsrs	r3, r3, #4
 8001e20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d223      	bcs.n	8001e70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 fd87 	bl	8002940 <RCC_SetFlashLatencyFromMSIRange>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e383      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e3c:	4b73      	ldr	r3, [pc, #460]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a72      	ldr	r2, [pc, #456]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e42:	f043 0308 	orr.w	r3, r3, #8
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	4b70      	ldr	r3, [pc, #448]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	496d      	ldr	r1, [pc, #436]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	4968      	ldr	r1, [pc, #416]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	604b      	str	r3, [r1, #4]
 8001e6e:	e025      	b.n	8001ebc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e70:	4b66      	ldr	r3, [pc, #408]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a65      	ldr	r2, [pc, #404]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e76:	f043 0308 	orr.w	r3, r3, #8
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	4b63      	ldr	r3, [pc, #396]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4960      	ldr	r1, [pc, #384]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e8e:	4b5f      	ldr	r3, [pc, #380]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	495b      	ldr	r1, [pc, #364]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d109      	bne.n	8001ebc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 fd47 	bl	8002940 <RCC_SetFlashLatencyFromMSIRange>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e343      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ebc:	f000 fc4a 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	4b52      	ldr	r3, [pc, #328]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	091b      	lsrs	r3, r3, #4
 8001ec8:	f003 030f 	and.w	r3, r3, #15
 8001ecc:	4950      	ldr	r1, [pc, #320]	@ (8002010 <HAL_RCC_OscConfig+0x274>)
 8001ece:	5ccb      	ldrb	r3, [r1, r3]
 8001ed0:	f003 031f 	and.w	r3, r3, #31
 8001ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed8:	4a4e      	ldr	r2, [pc, #312]	@ (8002014 <HAL_RCC_OscConfig+0x278>)
 8001eda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001edc:	4b4e      	ldr	r3, [pc, #312]	@ (8002018 <HAL_RCC_OscConfig+0x27c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff f8c3 	bl	800106c <HAL_InitTick>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d052      	beq.n	8001f96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
 8001ef2:	e327      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d032      	beq.n	8001f62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001efc:	4b43      	ldr	r3, [pc, #268]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a42      	ldr	r2, [pc, #264]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f02:	f043 0301 	orr.w	r3, r3, #1
 8001f06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f08:	f7ff fb76 	bl	80015f8 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f10:	f7ff fb72 	bl	80015f8 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e310      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f22:	4b3a      	ldr	r3, [pc, #232]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f0      	beq.n	8001f10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f2e:	4b37      	ldr	r3, [pc, #220]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a36      	ldr	r2, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f34:	f043 0308 	orr.w	r3, r3, #8
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	4b34      	ldr	r3, [pc, #208]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	4931      	ldr	r1, [pc, #196]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69db      	ldr	r3, [r3, #28]
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	492c      	ldr	r1, [pc, #176]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	604b      	str	r3, [r1, #4]
 8001f60:	e01a      	b.n	8001f98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f62:	4b2a      	ldr	r3, [pc, #168]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a29      	ldr	r2, [pc, #164]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f68:	f023 0301 	bic.w	r3, r3, #1
 8001f6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f6e:	f7ff fb43 	bl	80015f8 <HAL_GetTick>
 8001f72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f76:	f7ff fb3f 	bl	80015f8 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e2dd      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f88:	4b20      	ldr	r3, [pc, #128]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0302 	and.w	r3, r3, #2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1f0      	bne.n	8001f76 <HAL_RCC_OscConfig+0x1da>
 8001f94:	e000      	b.n	8001f98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d074      	beq.n	800208e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	2b08      	cmp	r3, #8
 8001fa8:	d005      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x21a>
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	2b0c      	cmp	r3, #12
 8001fae:	d10e      	bne.n	8001fce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	2b03      	cmp	r3, #3
 8001fb4:	d10b      	bne.n	8001fce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb6:	4b15      	ldr	r3, [pc, #84]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d064      	beq.n	800208c <HAL_RCC_OscConfig+0x2f0>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d160      	bne.n	800208c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e2ba      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fd6:	d106      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x24a>
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	e026      	b.n	8002034 <HAL_RCC_OscConfig+0x298>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fee:	d115      	bne.n	800201c <HAL_RCC_OscConfig+0x280>
 8001ff0:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a05      	ldr	r2, [pc, #20]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ff6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ffa:	6013      	str	r3, [r2, #0]
 8001ffc:	4b03      	ldr	r3, [pc, #12]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a02      	ldr	r2, [pc, #8]	@ (800200c <HAL_RCC_OscConfig+0x270>)
 8002002:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002006:	6013      	str	r3, [r2, #0]
 8002008:	e014      	b.n	8002034 <HAL_RCC_OscConfig+0x298>
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000
 8002010:	08009474 	.word	0x08009474
 8002014:	20000008 	.word	0x20000008
 8002018:	2000000c 	.word	0x2000000c
 800201c:	4ba0      	ldr	r3, [pc, #640]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a9f      	ldr	r2, [pc, #636]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	4b9d      	ldr	r3, [pc, #628]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a9c      	ldr	r2, [pc, #624]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800202e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d013      	beq.n	8002064 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203c:	f7ff fadc 	bl	80015f8 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002044:	f7ff fad8 	bl	80015f8 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b64      	cmp	r3, #100	@ 0x64
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e276      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002056:	4b92      	ldr	r3, [pc, #584]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f0      	beq.n	8002044 <HAL_RCC_OscConfig+0x2a8>
 8002062:	e014      	b.n	800208e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002064:	f7ff fac8 	bl	80015f8 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800206c:	f7ff fac4 	bl	80015f8 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b64      	cmp	r3, #100	@ 0x64
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e262      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800207e:	4b88      	ldr	r3, [pc, #544]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x2d0>
 800208a:	e000      	b.n	800208e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800208c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d060      	beq.n	800215c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	2b04      	cmp	r3, #4
 800209e:	d005      	beq.n	80020ac <HAL_RCC_OscConfig+0x310>
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	2b0c      	cmp	r3, #12
 80020a4:	d119      	bne.n	80020da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d116      	bne.n	80020da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020ac:	4b7c      	ldr	r3, [pc, #496]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_OscConfig+0x328>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e23f      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c4:	4b76      	ldr	r3, [pc, #472]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	061b      	lsls	r3, r3, #24
 80020d2:	4973      	ldr	r1, [pc, #460]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020d8:	e040      	b.n	800215c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d023      	beq.n	800212a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020e2:	4b6f      	ldr	r3, [pc, #444]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a6e      	ldr	r2, [pc, #440]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ee:	f7ff fa83 	bl	80015f8 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020f4:	e008      	b.n	8002108 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f6:	f7ff fa7f 	bl	80015f8 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e21d      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002108:	4b65      	ldr	r3, [pc, #404]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f0      	beq.n	80020f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002114:	4b62      	ldr	r3, [pc, #392]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	061b      	lsls	r3, r3, #24
 8002122:	495f      	ldr	r1, [pc, #380]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002124:	4313      	orrs	r3, r2
 8002126:	604b      	str	r3, [r1, #4]
 8002128:	e018      	b.n	800215c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800212a:	4b5d      	ldr	r3, [pc, #372]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a5c      	ldr	r2, [pc, #368]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002136:	f7ff fa5f 	bl	80015f8 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800213e:	f7ff fa5b 	bl	80015f8 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e1f9      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002150:	4b53      	ldr	r3, [pc, #332]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1f0      	bne.n	800213e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0308 	and.w	r3, r3, #8
 8002164:	2b00      	cmp	r3, #0
 8002166:	d03c      	beq.n	80021e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	695b      	ldr	r3, [r3, #20]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01c      	beq.n	80021aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002170:	4b4b      	ldr	r3, [pc, #300]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002180:	f7ff fa3a 	bl	80015f8 <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002188:	f7ff fa36 	bl	80015f8 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e1d4      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800219a:	4b41      	ldr	r3, [pc, #260]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800219c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d0ef      	beq.n	8002188 <HAL_RCC_OscConfig+0x3ec>
 80021a8:	e01b      	b.n	80021e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021aa:	4b3d      	ldr	r3, [pc, #244]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021b0:	4a3b      	ldr	r2, [pc, #236]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021b2:	f023 0301 	bic.w	r3, r3, #1
 80021b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ba:	f7ff fa1d 	bl	80015f8 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c2:	f7ff fa19 	bl	80015f8 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e1b7      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021d4:	4b32      	ldr	r3, [pc, #200]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1ef      	bne.n	80021c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f000 80a6 	beq.w	800233c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021f0:	2300      	movs	r3, #0
 80021f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021f4:	4b2a      	ldr	r3, [pc, #168]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 80021f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d10d      	bne.n	800221c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002200:	4b27      	ldr	r3, [pc, #156]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002204:	4a26      	ldr	r2, [pc, #152]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800220a:	6593      	str	r3, [r2, #88]	@ 0x58
 800220c:	4b24      	ldr	r3, [pc, #144]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800220e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002214:	60bb      	str	r3, [r7, #8]
 8002216:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002218:	2301      	movs	r3, #1
 800221a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800221c:	4b21      	ldr	r3, [pc, #132]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002224:	2b00      	cmp	r3, #0
 8002226:	d118      	bne.n	800225a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002228:	4b1e      	ldr	r3, [pc, #120]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a1d      	ldr	r2, [pc, #116]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 800222e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002232:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002234:	f7ff f9e0 	bl	80015f8 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800223c:	f7ff f9dc 	bl	80015f8 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e17a      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800224e:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <HAL_RCC_OscConfig+0x508>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d108      	bne.n	8002274 <HAL_RCC_OscConfig+0x4d8>
 8002262:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002268:	4a0d      	ldr	r2, [pc, #52]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002272:	e029      	b.n	80022c8 <HAL_RCC_OscConfig+0x52c>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	2b05      	cmp	r3, #5
 800227a:	d115      	bne.n	80022a8 <HAL_RCC_OscConfig+0x50c>
 800227c:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800227e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002282:	4a07      	ldr	r2, [pc, #28]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002284:	f043 0304 	orr.w	r3, r3, #4
 8002288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800228c:	4b04      	ldr	r3, [pc, #16]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 800228e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002292:	4a03      	ldr	r2, [pc, #12]	@ (80022a0 <HAL_RCC_OscConfig+0x504>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800229c:	e014      	b.n	80022c8 <HAL_RCC_OscConfig+0x52c>
 800229e:	bf00      	nop
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40007000 	.word	0x40007000
 80022a8:	4b9c      	ldr	r3, [pc, #624]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ae:	4a9b      	ldr	r2, [pc, #620]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022b0:	f023 0301 	bic.w	r3, r3, #1
 80022b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022b8:	4b98      	ldr	r3, [pc, #608]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022be:	4a97      	ldr	r2, [pc, #604]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022c0:	f023 0304 	bic.w	r3, r3, #4
 80022c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d016      	beq.n	80022fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d0:	f7ff f992 	bl	80015f8 <HAL_GetTick>
 80022d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022d6:	e00a      	b.n	80022ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022d8:	f7ff f98e 	bl	80015f8 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e12a      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ee:	4b8b      	ldr	r3, [pc, #556]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80022f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0ed      	beq.n	80022d8 <HAL_RCC_OscConfig+0x53c>
 80022fc:	e015      	b.n	800232a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022fe:	f7ff f97b 	bl	80015f8 <HAL_GetTick>
 8002302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002304:	e00a      	b.n	800231c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002306:	f7ff f977 	bl	80015f8 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002314:	4293      	cmp	r3, r2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e113      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800231c:	4b7f      	ldr	r3, [pc, #508]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800231e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1ed      	bne.n	8002306 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800232a:	7ffb      	ldrb	r3, [r7, #31]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d105      	bne.n	800233c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002330:	4b7a      	ldr	r3, [pc, #488]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002334:	4a79      	ldr	r2, [pc, #484]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800233a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 80fe 	beq.w	8002542 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234a:	2b02      	cmp	r3, #2
 800234c:	f040 80d0 	bne.w	80024f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002350:	4b72      	ldr	r3, [pc, #456]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	f003 0203 	and.w	r2, r3, #3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002360:	429a      	cmp	r2, r3
 8002362:	d130      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	3b01      	subs	r3, #1
 8002370:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002372:	429a      	cmp	r2, r3
 8002374:	d127      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002380:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002382:	429a      	cmp	r2, r3
 8002384:	d11f      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002390:	2a07      	cmp	r2, #7
 8002392:	bf14      	ite	ne
 8002394:	2201      	movne	r2, #1
 8002396:	2200      	moveq	r2, #0
 8002398:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800239a:	4293      	cmp	r3, r2
 800239c:	d113      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023a8:	085b      	lsrs	r3, r3, #1
 80023aa:	3b01      	subs	r3, #1
 80023ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d109      	bne.n	80023c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	085b      	lsrs	r3, r3, #1
 80023be:	3b01      	subs	r3, #1
 80023c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d06e      	beq.n	80024a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b0c      	cmp	r3, #12
 80023ca:	d069      	beq.n	80024a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023cc:	4b53      	ldr	r3, [pc, #332]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d105      	bne.n	80023e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80023d8:	4b50      	ldr	r3, [pc, #320]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0ad      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023e8:	4b4c      	ldr	r3, [pc, #304]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a4b      	ldr	r2, [pc, #300]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80023ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023f4:	f7ff f900 	bl	80015f8 <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023fc:	f7ff f8fc 	bl	80015f8 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e09a      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800240e:	4b43      	ldr	r3, [pc, #268]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1f0      	bne.n	80023fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800241a:	4b40      	ldr	r3, [pc, #256]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	4b40      	ldr	r3, [pc, #256]	@ (8002520 <HAL_RCC_OscConfig+0x784>)
 8002420:	4013      	ands	r3, r2
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800242a:	3a01      	subs	r2, #1
 800242c:	0112      	lsls	r2, r2, #4
 800242e:	4311      	orrs	r1, r2
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002434:	0212      	lsls	r2, r2, #8
 8002436:	4311      	orrs	r1, r2
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800243c:	0852      	lsrs	r2, r2, #1
 800243e:	3a01      	subs	r2, #1
 8002440:	0552      	lsls	r2, r2, #21
 8002442:	4311      	orrs	r1, r2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002448:	0852      	lsrs	r2, r2, #1
 800244a:	3a01      	subs	r2, #1
 800244c:	0652      	lsls	r2, r2, #25
 800244e:	4311      	orrs	r1, r2
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002454:	0912      	lsrs	r2, r2, #4
 8002456:	0452      	lsls	r2, r2, #17
 8002458:	430a      	orrs	r2, r1
 800245a:	4930      	ldr	r1, [pc, #192]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800245c:	4313      	orrs	r3, r2
 800245e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002460:	4b2e      	ldr	r3, [pc, #184]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a2d      	ldr	r2, [pc, #180]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800246a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800246c:	4b2b      	ldr	r3, [pc, #172]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	4a2a      	ldr	r2, [pc, #168]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002472:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002476:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002478:	f7ff f8be 	bl	80015f8 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002480:	f7ff f8ba 	bl	80015f8 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e058      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002492:	4b22      	ldr	r3, [pc, #136]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d0f0      	beq.n	8002480 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800249e:	e050      	b.n	8002542 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e04f      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024a4:	4b1d      	ldr	r3, [pc, #116]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d148      	bne.n	8002542 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80024b0:	4b1a      	ldr	r3, [pc, #104]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a19      	ldr	r2, [pc, #100]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024bc:	4b17      	ldr	r3, [pc, #92]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	4a16      	ldr	r2, [pc, #88]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024c8:	f7ff f896 	bl	80015f8 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d0:	f7ff f892 	bl	80015f8 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e030      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024e2:	4b0e      	ldr	r3, [pc, #56]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f0      	beq.n	80024d0 <HAL_RCC_OscConfig+0x734>
 80024ee:	e028      	b.n	8002542 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b0c      	cmp	r3, #12
 80024f4:	d023      	beq.n	800253e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024f6:	4b09      	ldr	r3, [pc, #36]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a08      	ldr	r2, [pc, #32]	@ (800251c <HAL_RCC_OscConfig+0x780>)
 80024fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002502:	f7ff f879 	bl	80015f8 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002508:	e00c      	b.n	8002524 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800250a:	f7ff f875 	bl	80015f8 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b02      	cmp	r3, #2
 8002516:	d905      	bls.n	8002524 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e013      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
 800251c:	40021000 	.word	0x40021000
 8002520:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002524:	4b09      	ldr	r3, [pc, #36]	@ (800254c <HAL_RCC_OscConfig+0x7b0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1ec      	bne.n	800250a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002530:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_RCC_OscConfig+0x7b0>)
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	4905      	ldr	r1, [pc, #20]	@ (800254c <HAL_RCC_OscConfig+0x7b0>)
 8002536:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <HAL_RCC_OscConfig+0x7b4>)
 8002538:	4013      	ands	r3, r2
 800253a:	60cb      	str	r3, [r1, #12]
 800253c:	e001      	b.n	8002542 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	3720      	adds	r7, #32
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40021000 	.word	0x40021000
 8002550:	feeefffc 	.word	0xfeeefffc

08002554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0e7      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002568:	4b75      	ldr	r3, [pc, #468]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0307 	and.w	r3, r3, #7
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	429a      	cmp	r2, r3
 8002574:	d910      	bls.n	8002598 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002576:	4b72      	ldr	r3, [pc, #456]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f023 0207 	bic.w	r2, r3, #7
 800257e:	4970      	ldr	r1, [pc, #448]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	4313      	orrs	r3, r2
 8002584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002586:	4b6e      	ldr	r3, [pc, #440]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	429a      	cmp	r2, r3
 8002592:	d001      	beq.n	8002598 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e0cf      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d010      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	4b66      	ldr	r3, [pc, #408]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d908      	bls.n	80025c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b4:	4b63      	ldr	r3, [pc, #396]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	4960      	ldr	r1, [pc, #384]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d04c      	beq.n	800266c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b03      	cmp	r3, #3
 80025d8:	d107      	bne.n	80025ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025da:	4b5a      	ldr	r3, [pc, #360]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d121      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0a6      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d107      	bne.n	8002602 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025f2:	4b54      	ldr	r3, [pc, #336]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d115      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e09a      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d107      	bne.n	800261a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800260a:	4b4e      	ldr	r3, [pc, #312]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d109      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e08e      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800261a:	4b4a      	ldr	r3, [pc, #296]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e086      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800262a:	4b46      	ldr	r3, [pc, #280]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f023 0203 	bic.w	r2, r3, #3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	4943      	ldr	r1, [pc, #268]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002638:	4313      	orrs	r3, r2
 800263a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800263c:	f7fe ffdc 	bl	80015f8 <HAL_GetTick>
 8002640:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002642:	e00a      	b.n	800265a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002644:	f7fe ffd8 	bl	80015f8 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002652:	4293      	cmp	r3, r2
 8002654:	d901      	bls.n	800265a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e06e      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800265a:	4b3a      	ldr	r3, [pc, #232]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 020c 	and.w	r2, r3, #12
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	429a      	cmp	r2, r3
 800266a:	d1eb      	bne.n	8002644 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d010      	beq.n	800269a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	4b31      	ldr	r3, [pc, #196]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002684:	429a      	cmp	r2, r3
 8002686:	d208      	bcs.n	800269a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002688:	4b2e      	ldr	r3, [pc, #184]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	492b      	ldr	r1, [pc, #172]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002696:	4313      	orrs	r3, r2
 8002698:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800269a:	4b29      	ldr	r3, [pc, #164]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d210      	bcs.n	80026ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a8:	4b25      	ldr	r3, [pc, #148]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f023 0207 	bic.w	r2, r3, #7
 80026b0:	4923      	ldr	r1, [pc, #140]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026b8:	4b21      	ldr	r3, [pc, #132]	@ (8002740 <HAL_RCC_ClockConfig+0x1ec>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d001      	beq.n	80026ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e036      	b.n	8002738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0304 	and.w	r3, r3, #4
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d008      	beq.n	80026e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	4918      	ldr	r1, [pc, #96]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d009      	beq.n	8002708 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026f4:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	4910      	ldr	r1, [pc, #64]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002704:	4313      	orrs	r3, r2
 8002706:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002708:	f000 f824 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 800270c:	4602      	mov	r2, r0
 800270e:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <HAL_RCC_ClockConfig+0x1f0>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	091b      	lsrs	r3, r3, #4
 8002714:	f003 030f 	and.w	r3, r3, #15
 8002718:	490b      	ldr	r1, [pc, #44]	@ (8002748 <HAL_RCC_ClockConfig+0x1f4>)
 800271a:	5ccb      	ldrb	r3, [r1, r3]
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	fa22 f303 	lsr.w	r3, r2, r3
 8002724:	4a09      	ldr	r2, [pc, #36]	@ (800274c <HAL_RCC_ClockConfig+0x1f8>)
 8002726:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <HAL_RCC_ClockConfig+0x1fc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4618      	mov	r0, r3
 800272e:	f7fe fc9d 	bl	800106c <HAL_InitTick>
 8002732:	4603      	mov	r3, r0
 8002734:	72fb      	strb	r3, [r7, #11]

  return status;
 8002736:	7afb      	ldrb	r3, [r7, #11]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40022000 	.word	0x40022000
 8002744:	40021000 	.word	0x40021000
 8002748:	08009474 	.word	0x08009474
 800274c:	20000008 	.word	0x20000008
 8002750:	2000000c 	.word	0x2000000c

08002754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	@ 0x24
 8002758:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	2300      	movs	r3, #0
 8002760:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002762:	4b3e      	ldr	r3, [pc, #248]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800276c:	4b3b      	ldr	r3, [pc, #236]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <HAL_RCC_GetSysClockFreq+0x34>
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	2b0c      	cmp	r3, #12
 8002780:	d121      	bne.n	80027c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d11e      	bne.n	80027c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002788:	4b34      	ldr	r3, [pc, #208]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d107      	bne.n	80027a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002794:	4b31      	ldr	r3, [pc, #196]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 8002796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800279a:	0a1b      	lsrs	r3, r3, #8
 800279c:	f003 030f 	and.w	r3, r3, #15
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	e005      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80027a4:	4b2d      	ldr	r3, [pc, #180]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	091b      	lsrs	r3, r3, #4
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80027b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x10c>)
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d10d      	bne.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027c4:	e00a      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	2b04      	cmp	r3, #4
 80027ca:	d102      	bne.n	80027d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80027cc:	4b25      	ldr	r3, [pc, #148]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x110>)
 80027ce:	61bb      	str	r3, [r7, #24]
 80027d0:	e004      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d101      	bne.n	80027dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027d8:	4b23      	ldr	r3, [pc, #140]	@ (8002868 <HAL_RCC_GetSysClockFreq+0x114>)
 80027da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b0c      	cmp	r3, #12
 80027e0:	d134      	bne.n	800284c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027e2:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d003      	beq.n	80027fa <HAL_RCC_GetSysClockFreq+0xa6>
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	2b03      	cmp	r3, #3
 80027f6:	d003      	beq.n	8002800 <HAL_RCC_GetSysClockFreq+0xac>
 80027f8:	e005      	b.n	8002806 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x110>)
 80027fc:	617b      	str	r3, [r7, #20]
      break;
 80027fe:	e005      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002800:	4b19      	ldr	r3, [pc, #100]	@ (8002868 <HAL_RCC_GetSysClockFreq+0x114>)
 8002802:	617b      	str	r3, [r7, #20]
      break;
 8002804:	e002      	b.n	800280c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	617b      	str	r3, [r7, #20]
      break;
 800280a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800280c:	4b13      	ldr	r3, [pc, #76]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	091b      	lsrs	r3, r3, #4
 8002812:	f003 0307 	and.w	r3, r3, #7
 8002816:	3301      	adds	r3, #1
 8002818:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800281a:	4b10      	ldr	r3, [pc, #64]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	0a1b      	lsrs	r3, r3, #8
 8002820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	fb03 f202 	mul.w	r2, r3, r2
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002830:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002832:	4b0a      	ldr	r3, [pc, #40]	@ (800285c <HAL_RCC_GetSysClockFreq+0x108>)
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	0e5b      	lsrs	r3, r3, #25
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	3301      	adds	r3, #1
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	fbb2 f3f3 	udiv	r3, r2, r3
 800284a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800284c:	69bb      	ldr	r3, [r7, #24]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3724      	adds	r7, #36	@ 0x24
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000
 8002860:	0800948c 	.word	0x0800948c
 8002864:	00f42400 	.word	0x00f42400
 8002868:	007a1200 	.word	0x007a1200

0800286c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002870:	4b03      	ldr	r3, [pc, #12]	@ (8002880 <HAL_RCC_GetHCLKFreq+0x14>)
 8002872:	681b      	ldr	r3, [r3, #0]
}
 8002874:	4618      	mov	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000008 	.word	0x20000008

08002884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002888:	f7ff fff0 	bl	800286c <HAL_RCC_GetHCLKFreq>
 800288c:	4602      	mov	r2, r0
 800288e:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	0a1b      	lsrs	r3, r3, #8
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	4904      	ldr	r1, [pc, #16]	@ (80028ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800289a:	5ccb      	ldrb	r3, [r1, r3]
 800289c:	f003 031f 	and.w	r3, r3, #31
 80028a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40021000 	.word	0x40021000
 80028ac:	08009484 	.word	0x08009484

080028b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80028b4:	f7ff ffda 	bl	800286c <HAL_RCC_GetHCLKFreq>
 80028b8:	4602      	mov	r2, r0
 80028ba:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	0adb      	lsrs	r3, r3, #11
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	4904      	ldr	r1, [pc, #16]	@ (80028d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80028c6:	5ccb      	ldrb	r3, [r1, r3]
 80028c8:	f003 031f 	and.w	r3, r3, #31
 80028cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40021000 	.word	0x40021000
 80028d8:	08009484 	.word	0x08009484

080028dc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	220f      	movs	r2, #15
 80028ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80028ec:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 0203 	and.w	r2, r3, #3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80028f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002904:	4b0c      	ldr	r3, [pc, #48]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002910:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <HAL_RCC_GetClockConfig+0x5c>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	08db      	lsrs	r3, r3, #3
 8002916:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800291e:	4b07      	ldr	r3, [pc, #28]	@ (800293c <HAL_RCC_GetClockConfig+0x60>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0207 	and.w	r2, r3, #7
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	601a      	str	r2, [r3, #0]
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	40021000 	.word	0x40021000
 800293c:	40022000 	.word	0x40022000

08002940 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002948:	2300      	movs	r3, #0
 800294a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800294c:	4b2a      	ldr	r3, [pc, #168]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800294e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002958:	f7ff f9bc 	bl	8001cd4 <HAL_PWREx_GetVoltageRange>
 800295c:	6178      	str	r0, [r7, #20]
 800295e:	e014      	b.n	800298a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002960:	4b25      	ldr	r3, [pc, #148]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002964:	4a24      	ldr	r2, [pc, #144]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002966:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800296a:	6593      	str	r3, [r2, #88]	@ 0x58
 800296c:	4b22      	ldr	r3, [pc, #136]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800296e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002970:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002978:	f7ff f9ac 	bl	8001cd4 <HAL_PWREx_GetVoltageRange>
 800297c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800297e:	4b1e      	ldr	r3, [pc, #120]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002982:	4a1d      	ldr	r2, [pc, #116]	@ (80029f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002988:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002990:	d10b      	bne.n	80029aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2b80      	cmp	r3, #128	@ 0x80
 8002996:	d919      	bls.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2ba0      	cmp	r3, #160	@ 0xa0
 800299c:	d902      	bls.n	80029a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800299e:	2302      	movs	r3, #2
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	e013      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029a4:	2301      	movs	r3, #1
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	e010      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b80      	cmp	r3, #128	@ 0x80
 80029ae:	d902      	bls.n	80029b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80029b0:	2303      	movs	r3, #3
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	e00a      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b80      	cmp	r3, #128	@ 0x80
 80029ba:	d102      	bne.n	80029c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029bc:	2302      	movs	r3, #2
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	e004      	b.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b70      	cmp	r3, #112	@ 0x70
 80029c6:	d101      	bne.n	80029cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029c8:	2301      	movs	r3, #1
 80029ca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80029cc:	4b0b      	ldr	r3, [pc, #44]	@ (80029fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f023 0207 	bic.w	r2, r3, #7
 80029d4:	4909      	ldr	r1, [pc, #36]	@ (80029fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80029dc:	4b07      	ldr	r3, [pc, #28]	@ (80029fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d001      	beq.n	80029ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3718      	adds	r7, #24
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40021000 	.word	0x40021000
 80029fc:	40022000 	.word	0x40022000

08002a00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a08:	2300      	movs	r3, #0
 8002a0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d041      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002a24:	d02a      	beq.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002a26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002a2a:	d824      	bhi.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a30:	d008      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002a32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a36:	d81e      	bhi.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00a      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002a3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a40:	d010      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a42:	e018      	b.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a44:	4b86      	ldr	r3, [pc, #536]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	4a85      	ldr	r2, [pc, #532]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a50:	e015      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3304      	adds	r3, #4
 8002a56:	2100      	movs	r1, #0
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 fabb 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a62:	e00c      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3320      	adds	r3, #32
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 fba6 	bl	80031bc <RCCEx_PLLSAI2_Config>
 8002a70:	4603      	mov	r3, r0
 8002a72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a74:	e003      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	74fb      	strb	r3, [r7, #19]
      break;
 8002a7a:	e000      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002a7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a7e:	7cfb      	ldrb	r3, [r7, #19]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10b      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a84:	4b76      	ldr	r3, [pc, #472]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a92:	4973      	ldr	r1, [pc, #460]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002a9a:	e001      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a9c:	7cfb      	ldrb	r3, [r7, #19]
 8002a9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d041      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ab0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ab4:	d02a      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002ab6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002aba:	d824      	bhi.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002abc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ac0:	d008      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ac2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ac6:	d81e      	bhi.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00a      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002acc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ad0:	d010      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002ad2:	e018      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ad4:	4b62      	ldr	r3, [pc, #392]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	4a61      	ldr	r2, [pc, #388]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ada:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ade:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ae0:	e015      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 fa73 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002aee:	4603      	mov	r3, r0
 8002af0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002af2:	e00c      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3320      	adds	r3, #32
 8002af8:	2100      	movs	r1, #0
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 fb5e 	bl	80031bc <RCCEx_PLLSAI2_Config>
 8002b00:	4603      	mov	r3, r0
 8002b02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b04:	e003      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	74fb      	strb	r3, [r7, #19]
      break;
 8002b0a:	e000      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b0e:	7cfb      	ldrb	r3, [r7, #19]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b14:	4b52      	ldr	r3, [pc, #328]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b22:	494f      	ldr	r1, [pc, #316]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002b2a:	e001      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b2c:	7cfb      	ldrb	r3, [r7, #19]
 8002b2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 80a0 	beq.w	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b42:	4b47      	ldr	r3, [pc, #284]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002b52:	2300      	movs	r3, #0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d00d      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b58:	4b41      	ldr	r3, [pc, #260]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5c:	4a40      	ldr	r2, [pc, #256]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b64:	4b3e      	ldr	r3, [pc, #248]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b70:	2301      	movs	r3, #1
 8002b72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b74:	4b3b      	ldr	r3, [pc, #236]	@ (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a3a      	ldr	r2, [pc, #232]	@ (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b80:	f7fe fd3a 	bl	80015f8 <HAL_GetTick>
 8002b84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b86:	e009      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b88:	f7fe fd36 	bl	80015f8 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d902      	bls.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	74fb      	strb	r3, [r7, #19]
        break;
 8002b9a:	e005      	b.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b9c:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0ef      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ba8:	7cfb      	ldrb	r3, [r7, #19]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d15c      	bne.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bae:	4b2c      	ldr	r3, [pc, #176]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bb8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d01f      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d019      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bcc:	4b24      	ldr	r3, [pc, #144]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bd6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bd8:	4b21      	ldr	r3, [pc, #132]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bde:	4a20      	ldr	r2, [pc, #128]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002be8:	4b1d      	ldr	r3, [pc, #116]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bee:	4a1c      	ldr	r2, [pc, #112]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bf8:	4a19      	ldr	r2, [pc, #100]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d016      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0a:	f7fe fcf5 	bl	80015f8 <HAL_GetTick>
 8002c0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c10:	e00b      	b.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c12:	f7fe fcf1 	bl	80015f8 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d902      	bls.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	74fb      	strb	r3, [r7, #19]
            break;
 8002c28:	e006      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0ec      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002c38:	7cfb      	ldrb	r3, [r7, #19]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c3e:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c4e:	4904      	ldr	r1, [pc, #16]	@ (8002c60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002c56:	e009      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c58:	7cfb      	ldrb	r3, [r7, #19]
 8002c5a:	74bb      	strb	r3, [r7, #18]
 8002c5c:	e006      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c68:	7cfb      	ldrb	r3, [r7, #19]
 8002c6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c6c:	7c7b      	ldrb	r3, [r7, #17]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d105      	bne.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c72:	4b9e      	ldr	r3, [pc, #632]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c76:	4a9d      	ldr	r2, [pc, #628]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00a      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c8a:	4b98      	ldr	r3, [pc, #608]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c90:	f023 0203 	bic.w	r2, r3, #3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c98:	4994      	ldr	r1, [pc, #592]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00a      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cac:	4b8f      	ldr	r3, [pc, #572]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cb2:	f023 020c 	bic.w	r2, r3, #12
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cba:	498c      	ldr	r1, [pc, #560]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0304 	and.w	r3, r3, #4
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00a      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cce:	4b87      	ldr	r3, [pc, #540]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	4983      	ldr	r1, [pc, #524]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cf0:	4b7e      	ldr	r3, [pc, #504]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	497b      	ldr	r1, [pc, #492]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0310 	and.w	r3, r3, #16
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00a      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d12:	4b76      	ldr	r3, [pc, #472]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d20:	4972      	ldr	r1, [pc, #456]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0320 	and.w	r3, r3, #32
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00a      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d34:	4b6d      	ldr	r3, [pc, #436]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d42:	496a      	ldr	r1, [pc, #424]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d56:	4b65      	ldr	r3, [pc, #404]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d64:	4961      	ldr	r1, [pc, #388]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00a      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d78:	4b5c      	ldr	r3, [pc, #368]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d86:	4959      	ldr	r1, [pc, #356]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d9a:	4b54      	ldr	r3, [pc, #336]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002da8:	4950      	ldr	r1, [pc, #320]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dbc:	4b4b      	ldr	r3, [pc, #300]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dca:	4948      	ldr	r1, [pc, #288]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002dde:	4b43      	ldr	r3, [pc, #268]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dec:	493f      	ldr	r1, [pc, #252]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d028      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e00:	4b3a      	ldr	r3, [pc, #232]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e0e:	4937      	ldr	r1, [pc, #220]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e1e:	d106      	bne.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e20:	4b32      	ldr	r3, [pc, #200]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	4a31      	ldr	r2, [pc, #196]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e2a:	60d3      	str	r3, [r2, #12]
 8002e2c:	e011      	b.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e36:	d10c      	bne.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 f8c8 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002e44:	4603      	mov	r3, r0
 8002e46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e48:	7cfb      	ldrb	r3, [r7, #19]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002e4e:	7cfb      	ldrb	r3, [r7, #19]
 8002e50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d028      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e5e:	4b23      	ldr	r3, [pc, #140]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e64:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6c:	491f      	ldr	r1, [pc, #124]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e7c:	d106      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	4a1a      	ldr	r2, [pc, #104]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e88:	60d3      	str	r3, [r2, #12]
 8002e8a:	e011      	b.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e94:	d10c      	bne.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	3304      	adds	r3, #4
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 f899 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ea6:	7cfb      	ldrb	r3, [r7, #19]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002eac:	7cfb      	ldrb	r3, [r7, #19]
 8002eae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d02b      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ec2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eca:	4908      	ldr	r1, [pc, #32]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ed6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002eda:	d109      	bne.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002edc:	4b03      	ldr	r3, [pc, #12]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	4a02      	ldr	r2, [pc, #8]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ee6:	60d3      	str	r3, [r2, #12]
 8002ee8:	e014      	b.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ef4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ef8:	d10c      	bne.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	2101      	movs	r1, #1
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 f867 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002f06:	4603      	mov	r3, r0
 8002f08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f0a:	7cfb      	ldrb	r3, [r7, #19]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002f10:	7cfb      	ldrb	r3, [r7, #19]
 8002f12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d02f      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f20:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f26:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f2e:	4928      	ldr	r1, [pc, #160]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f3e:	d10d      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3304      	adds	r3, #4
 8002f44:	2102      	movs	r1, #2
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 f844 	bl	8002fd4 <RCCEx_PLLSAI1_Config>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f50:	7cfb      	ldrb	r3, [r7, #19]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d014      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002f56:	7cfb      	ldrb	r3, [r7, #19]
 8002f58:	74bb      	strb	r3, [r7, #18]
 8002f5a:	e011      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	3320      	adds	r3, #32
 8002f6a:	2102      	movs	r1, #2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f000 f925 	bl	80031bc <RCCEx_PLLSAI2_Config>
 8002f72:	4603      	mov	r3, r0
 8002f74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002f7c:	7cfb      	ldrb	r3, [r7, #19]
 8002f7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00a      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f8c:	4b10      	ldr	r3, [pc, #64]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f92:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f9a:	490d      	ldr	r1, [pc, #52]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00b      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fae:	4b08      	ldr	r3, [pc, #32]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fbe:	4904      	ldr	r1, [pc, #16]	@ (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002fc6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3718      	adds	r7, #24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40021000 	.word	0x40021000

08002fd4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fe2:	4b75      	ldr	r3, [pc, #468]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d018      	beq.n	8003020 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002fee:	4b72      	ldr	r3, [pc, #456]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f003 0203 	and.w	r2, r3, #3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d10d      	bne.n	800301a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
       ||
 8003002:	2b00      	cmp	r3, #0
 8003004:	d009      	beq.n	800301a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003006:	4b6c      	ldr	r3, [pc, #432]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
       ||
 8003016:	429a      	cmp	r2, r3
 8003018:	d047      	beq.n	80030aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	73fb      	strb	r3, [r7, #15]
 800301e:	e044      	b.n	80030aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b03      	cmp	r3, #3
 8003026:	d018      	beq.n	800305a <RCCEx_PLLSAI1_Config+0x86>
 8003028:	2b03      	cmp	r3, #3
 800302a:	d825      	bhi.n	8003078 <RCCEx_PLLSAI1_Config+0xa4>
 800302c:	2b01      	cmp	r3, #1
 800302e:	d002      	beq.n	8003036 <RCCEx_PLLSAI1_Config+0x62>
 8003030:	2b02      	cmp	r3, #2
 8003032:	d009      	beq.n	8003048 <RCCEx_PLLSAI1_Config+0x74>
 8003034:	e020      	b.n	8003078 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003036:	4b60      	ldr	r3, [pc, #384]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d11d      	bne.n	800307e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003046:	e01a      	b.n	800307e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003048:	4b5b      	ldr	r3, [pc, #364]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003050:	2b00      	cmp	r3, #0
 8003052:	d116      	bne.n	8003082 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003058:	e013      	b.n	8003082 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800305a:	4b57      	ldr	r3, [pc, #348]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10f      	bne.n	8003086 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003066:	4b54      	ldr	r3, [pc, #336]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d109      	bne.n	8003086 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003076:	e006      	b.n	8003086 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	73fb      	strb	r3, [r7, #15]
      break;
 800307c:	e004      	b.n	8003088 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800307e:	bf00      	nop
 8003080:	e002      	b.n	8003088 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003082:	bf00      	nop
 8003084:	e000      	b.n	8003088 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003086:	bf00      	nop
    }

    if(status == HAL_OK)
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10d      	bne.n	80030aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800308e:	4b4a      	ldr	r3, [pc, #296]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6819      	ldr	r1, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	3b01      	subs	r3, #1
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	430b      	orrs	r3, r1
 80030a4:	4944      	ldr	r1, [pc, #272]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d17d      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80030b0:	4b41      	ldr	r3, [pc, #260]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a40      	ldr	r2, [pc, #256]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80030ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030bc:	f7fe fa9c 	bl	80015f8 <HAL_GetTick>
 80030c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030c2:	e009      	b.n	80030d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030c4:	f7fe fa98 	bl	80015f8 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d902      	bls.n	80030d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	73fb      	strb	r3, [r7, #15]
        break;
 80030d6:	e005      	b.n	80030e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030d8:	4b37      	ldr	r3, [pc, #220]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1ef      	bne.n	80030c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d160      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d111      	bne.n	8003114 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030f0:	4b31      	ldr	r3, [pc, #196]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80030f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6892      	ldr	r2, [r2, #8]
 8003100:	0211      	lsls	r1, r2, #8
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68d2      	ldr	r2, [r2, #12]
 8003106:	0912      	lsrs	r2, r2, #4
 8003108:	0452      	lsls	r2, r2, #17
 800310a:	430a      	orrs	r2, r1
 800310c:	492a      	ldr	r1, [pc, #168]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800310e:	4313      	orrs	r3, r2
 8003110:	610b      	str	r3, [r1, #16]
 8003112:	e027      	b.n	8003164 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d112      	bne.n	8003140 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800311a:	4b27      	ldr	r3, [pc, #156]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003122:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	6892      	ldr	r2, [r2, #8]
 800312a:	0211      	lsls	r1, r2, #8
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	6912      	ldr	r2, [r2, #16]
 8003130:	0852      	lsrs	r2, r2, #1
 8003132:	3a01      	subs	r2, #1
 8003134:	0552      	lsls	r2, r2, #21
 8003136:	430a      	orrs	r2, r1
 8003138:	491f      	ldr	r1, [pc, #124]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800313a:	4313      	orrs	r3, r2
 800313c:	610b      	str	r3, [r1, #16]
 800313e:	e011      	b.n	8003164 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003140:	4b1d      	ldr	r3, [pc, #116]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003148:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6892      	ldr	r2, [r2, #8]
 8003150:	0211      	lsls	r1, r2, #8
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	6952      	ldr	r2, [r2, #20]
 8003156:	0852      	lsrs	r2, r2, #1
 8003158:	3a01      	subs	r2, #1
 800315a:	0652      	lsls	r2, r2, #25
 800315c:	430a      	orrs	r2, r1
 800315e:	4916      	ldr	r1, [pc, #88]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003160:	4313      	orrs	r3, r2
 8003162:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003164:	4b14      	ldr	r3, [pc, #80]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a13      	ldr	r2, [pc, #76]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800316a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800316e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003170:	f7fe fa42 	bl	80015f8 <HAL_GetTick>
 8003174:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003176:	e009      	b.n	800318c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003178:	f7fe fa3e 	bl	80015f8 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d902      	bls.n	800318c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	73fb      	strb	r3, [r7, #15]
          break;
 800318a:	e005      	b.n	8003198 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800318c:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0ef      	beq.n	8003178 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d106      	bne.n	80031ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800319e:	4b06      	ldr	r3, [pc, #24]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a0:	691a      	ldr	r2, [r3, #16]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	4904      	ldr	r1, [pc, #16]	@ (80031b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40021000 	.word	0x40021000

080031bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d018      	beq.n	8003208 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80031d6:	4b67      	ldr	r3, [pc, #412]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	f003 0203 	and.w	r2, r3, #3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d10d      	bne.n	8003202 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
       ||
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d009      	beq.n	8003202 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80031ee:	4b61      	ldr	r3, [pc, #388]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	091b      	lsrs	r3, r3, #4
 80031f4:	f003 0307 	and.w	r3, r3, #7
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
       ||
 80031fe:	429a      	cmp	r2, r3
 8003200:	d047      	beq.n	8003292 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	73fb      	strb	r3, [r7, #15]
 8003206:	e044      	b.n	8003292 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b03      	cmp	r3, #3
 800320e:	d018      	beq.n	8003242 <RCCEx_PLLSAI2_Config+0x86>
 8003210:	2b03      	cmp	r3, #3
 8003212:	d825      	bhi.n	8003260 <RCCEx_PLLSAI2_Config+0xa4>
 8003214:	2b01      	cmp	r3, #1
 8003216:	d002      	beq.n	800321e <RCCEx_PLLSAI2_Config+0x62>
 8003218:	2b02      	cmp	r3, #2
 800321a:	d009      	beq.n	8003230 <RCCEx_PLLSAI2_Config+0x74>
 800321c:	e020      	b.n	8003260 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800321e:	4b55      	ldr	r3, [pc, #340]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d11d      	bne.n	8003266 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800322e:	e01a      	b.n	8003266 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003230:	4b50      	ldr	r3, [pc, #320]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003238:	2b00      	cmp	r3, #0
 800323a:	d116      	bne.n	800326a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003240:	e013      	b.n	800326a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003242:	4b4c      	ldr	r3, [pc, #304]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10f      	bne.n	800326e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800324e:	4b49      	ldr	r3, [pc, #292]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d109      	bne.n	800326e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800325e:	e006      	b.n	800326e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      break;
 8003264:	e004      	b.n	8003270 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003266:	bf00      	nop
 8003268:	e002      	b.n	8003270 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800326a:	bf00      	nop
 800326c:	e000      	b.n	8003270 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800326e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10d      	bne.n	8003292 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003276:	4b3f      	ldr	r3, [pc, #252]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6819      	ldr	r1, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	3b01      	subs	r3, #1
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	430b      	orrs	r3, r1
 800328c:	4939      	ldr	r1, [pc, #228]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800328e:	4313      	orrs	r3, r2
 8003290:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003292:	7bfb      	ldrb	r3, [r7, #15]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d167      	bne.n	8003368 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003298:	4b36      	ldr	r3, [pc, #216]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a35      	ldr	r2, [pc, #212]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800329e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032a4:	f7fe f9a8 	bl	80015f8 <HAL_GetTick>
 80032a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032aa:	e009      	b.n	80032c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032ac:	f7fe f9a4 	bl	80015f8 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d902      	bls.n	80032c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	73fb      	strb	r3, [r7, #15]
        break;
 80032be:	e005      	b.n	80032cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032c0:	4b2c      	ldr	r3, [pc, #176]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1ef      	bne.n	80032ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d14a      	bne.n	8003368 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d111      	bne.n	80032fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032d8:	4b26      	ldr	r3, [pc, #152]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80032e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6892      	ldr	r2, [r2, #8]
 80032e8:	0211      	lsls	r1, r2, #8
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	68d2      	ldr	r2, [r2, #12]
 80032ee:	0912      	lsrs	r2, r2, #4
 80032f0:	0452      	lsls	r2, r2, #17
 80032f2:	430a      	orrs	r2, r1
 80032f4:	491f      	ldr	r1, [pc, #124]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	614b      	str	r3, [r1, #20]
 80032fa:	e011      	b.n	8003320 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003304:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6892      	ldr	r2, [r2, #8]
 800330c:	0211      	lsls	r1, r2, #8
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6912      	ldr	r2, [r2, #16]
 8003312:	0852      	lsrs	r2, r2, #1
 8003314:	3a01      	subs	r2, #1
 8003316:	0652      	lsls	r2, r2, #25
 8003318:	430a      	orrs	r2, r1
 800331a:	4916      	ldr	r1, [pc, #88]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800331c:	4313      	orrs	r3, r2
 800331e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003320:	4b14      	ldr	r3, [pc, #80]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a13      	ldr	r2, [pc, #76]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800332a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800332c:	f7fe f964 	bl	80015f8 <HAL_GetTick>
 8003330:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003332:	e009      	b.n	8003348 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003334:	f7fe f960 	bl	80015f8 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d902      	bls.n	8003348 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	73fb      	strb	r3, [r7, #15]
          break;
 8003346:	e005      	b.n	8003354 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003348:	4b0a      	ldr	r3, [pc, #40]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d0ef      	beq.n	8003334 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800335a:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 800335c:	695a      	ldr	r2, [r3, #20]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	4904      	ldr	r1, [pc, #16]	@ (8003374 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003364:	4313      	orrs	r3, r2
 8003366:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40021000 	.word	0x40021000

08003378 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e049      	b.n	800341e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d106      	bne.n	80033a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7fe f818 	bl	80013d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2202      	movs	r2, #2
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3304      	adds	r3, #4
 80033b4:	4619      	mov	r1, r3
 80033b6:	4610      	mov	r0, r2
 80033b8:	f000 fa9e 	bl	80038f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
	...

08003428 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b01      	cmp	r3, #1
 800343a:	d001      	beq.n	8003440 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e04f      	b.n	80034e0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a23      	ldr	r2, [pc, #140]	@ (80034ec <HAL_TIM_Base_Start_IT+0xc4>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d01d      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346a:	d018      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a1f      	ldr	r2, [pc, #124]	@ (80034f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a1e      	ldr	r2, [pc, #120]	@ (80034f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d00e      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a1c      	ldr	r2, [pc, #112]	@ (80034f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d009      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a1b      	ldr	r2, [pc, #108]	@ (80034fc <HAL_TIM_Base_Start_IT+0xd4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d004      	beq.n	800349e <HAL_TIM_Base_Start_IT+0x76>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a19      	ldr	r2, [pc, #100]	@ (8003500 <HAL_TIM_Base_Start_IT+0xd8>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d115      	bne.n	80034ca <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	4b17      	ldr	r3, [pc, #92]	@ (8003504 <HAL_TIM_Base_Start_IT+0xdc>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2b06      	cmp	r3, #6
 80034ae:	d015      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0xb4>
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034b6:	d011      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c8:	e008      	b.n	80034dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 0201 	orr.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	e000      	b.n	80034de <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	40012c00 	.word	0x40012c00
 80034f0:	40000400 	.word	0x40000400
 80034f4:	40000800 	.word	0x40000800
 80034f8:	40000c00 	.word	0x40000c00
 80034fc:	40013400 	.word	0x40013400
 8003500:	40014000 	.word	0x40014000
 8003504:	00010007 	.word	0x00010007

08003508 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d020      	beq.n	800356c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d01b      	beq.n	800356c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0202 	mvn.w	r2, #2
 800353c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f9b2 	bl	80038bc <HAL_TIM_IC_CaptureCallback>
 8003558:	e005      	b.n	8003566 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f9a4 	bl	80038a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f9b5 	bl	80038d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	f003 0304 	and.w	r3, r3, #4
 8003572:	2b00      	cmp	r3, #0
 8003574:	d020      	beq.n	80035b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f003 0304 	and.w	r3, r3, #4
 800357c:	2b00      	cmp	r3, #0
 800357e:	d01b      	beq.n	80035b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f06f 0204 	mvn.w	r2, #4
 8003588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2202      	movs	r2, #2
 800358e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f98c 	bl	80038bc <HAL_TIM_IC_CaptureCallback>
 80035a4:	e005      	b.n	80035b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f97e 	bl	80038a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f98f 	bl	80038d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f003 0308 	and.w	r3, r3, #8
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d020      	beq.n	8003604 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d01b      	beq.n	8003604 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0208 	mvn.w	r2, #8
 80035d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2204      	movs	r2, #4
 80035da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f966 	bl	80038bc <HAL_TIM_IC_CaptureCallback>
 80035f0:	e005      	b.n	80035fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f958 	bl	80038a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f969 	bl	80038d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f003 0310 	and.w	r3, r3, #16
 800360a:	2b00      	cmp	r3, #0
 800360c:	d020      	beq.n	8003650 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 0310 	and.w	r3, r3, #16
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f06f 0210 	mvn.w	r2, #16
 8003620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2208      	movs	r2, #8
 8003626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f940 	bl	80038bc <HAL_TIM_IC_CaptureCallback>
 800363c:	e005      	b.n	800364a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f932 	bl	80038a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f943 	bl	80038d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00c      	beq.n	8003674 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d007      	beq.n	8003674 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0201 	mvn.w	r2, #1
 800366c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7fd fcae 	bl	8000fd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800367a:	2b00      	cmp	r3, #0
 800367c:	d104      	bne.n	8003688 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00c      	beq.n	80036a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800368e:	2b00      	cmp	r3, #0
 8003690:	d007      	beq.n	80036a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800369a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 fafd 	bl	8003c9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00c      	beq.n	80036c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80036be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 faf5 	bl	8003cb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00c      	beq.n	80036ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d007      	beq.n	80036ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80036e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 f8fd 	bl	80038e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f003 0320 	and.w	r3, r3, #32
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00c      	beq.n	800370e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d007      	beq.n	800370e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f06f 0220 	mvn.w	r2, #32
 8003706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 fabd 	bl	8003c88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800370e:	bf00      	nop
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b084      	sub	sp, #16
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800372a:	2b01      	cmp	r3, #1
 800372c:	d101      	bne.n	8003732 <HAL_TIM_ConfigClockSource+0x1c>
 800372e:	2302      	movs	r3, #2
 8003730:	e0b6      	b.n	80038a0 <HAL_TIM_ConfigClockSource+0x18a>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2202      	movs	r2, #2
 800373e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003750:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003754:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800375c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800376e:	d03e      	beq.n	80037ee <HAL_TIM_ConfigClockSource+0xd8>
 8003770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003774:	f200 8087 	bhi.w	8003886 <HAL_TIM_ConfigClockSource+0x170>
 8003778:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800377c:	f000 8086 	beq.w	800388c <HAL_TIM_ConfigClockSource+0x176>
 8003780:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003784:	d87f      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
 8003786:	2b70      	cmp	r3, #112	@ 0x70
 8003788:	d01a      	beq.n	80037c0 <HAL_TIM_ConfigClockSource+0xaa>
 800378a:	2b70      	cmp	r3, #112	@ 0x70
 800378c:	d87b      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
 800378e:	2b60      	cmp	r3, #96	@ 0x60
 8003790:	d050      	beq.n	8003834 <HAL_TIM_ConfigClockSource+0x11e>
 8003792:	2b60      	cmp	r3, #96	@ 0x60
 8003794:	d877      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
 8003796:	2b50      	cmp	r3, #80	@ 0x50
 8003798:	d03c      	beq.n	8003814 <HAL_TIM_ConfigClockSource+0xfe>
 800379a:	2b50      	cmp	r3, #80	@ 0x50
 800379c:	d873      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
 800379e:	2b40      	cmp	r3, #64	@ 0x40
 80037a0:	d058      	beq.n	8003854 <HAL_TIM_ConfigClockSource+0x13e>
 80037a2:	2b40      	cmp	r3, #64	@ 0x40
 80037a4:	d86f      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
 80037a6:	2b30      	cmp	r3, #48	@ 0x30
 80037a8:	d064      	beq.n	8003874 <HAL_TIM_ConfigClockSource+0x15e>
 80037aa:	2b30      	cmp	r3, #48	@ 0x30
 80037ac:	d86b      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
 80037ae:	2b20      	cmp	r3, #32
 80037b0:	d060      	beq.n	8003874 <HAL_TIM_ConfigClockSource+0x15e>
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	d867      	bhi.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d05c      	beq.n	8003874 <HAL_TIM_ConfigClockSource+0x15e>
 80037ba:	2b10      	cmp	r3, #16
 80037bc:	d05a      	beq.n	8003874 <HAL_TIM_ConfigClockSource+0x15e>
 80037be:	e062      	b.n	8003886 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037d0:	f000 f9b2 	bl	8003b38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80037e2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	609a      	str	r2, [r3, #8]
      break;
 80037ec:	e04f      	b.n	800388e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037fe:	f000 f99b 	bl	8003b38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003810:	609a      	str	r2, [r3, #8]
      break;
 8003812:	e03c      	b.n	800388e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003820:	461a      	mov	r2, r3
 8003822:	f000 f90f 	bl	8003a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2150      	movs	r1, #80	@ 0x50
 800382c:	4618      	mov	r0, r3
 800382e:	f000 f968 	bl	8003b02 <TIM_ITRx_SetConfig>
      break;
 8003832:	e02c      	b.n	800388e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003840:	461a      	mov	r2, r3
 8003842:	f000 f92e 	bl	8003aa2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2160      	movs	r1, #96	@ 0x60
 800384c:	4618      	mov	r0, r3
 800384e:	f000 f958 	bl	8003b02 <TIM_ITRx_SetConfig>
      break;
 8003852:	e01c      	b.n	800388e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003860:	461a      	mov	r2, r3
 8003862:	f000 f8ef 	bl	8003a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2140      	movs	r1, #64	@ 0x40
 800386c:	4618      	mov	r0, r3
 800386e:	f000 f948 	bl	8003b02 <TIM_ITRx_SetConfig>
      break;
 8003872:	e00c      	b.n	800388e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4619      	mov	r1, r3
 800387e:	4610      	mov	r0, r2
 8003880:	f000 f93f 	bl	8003b02 <TIM_ITRx_SetConfig>
      break;
 8003884:	e003      	b.n	800388e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	73fb      	strb	r3, [r7, #15]
      break;
 800388a:	e000      	b.n	800388e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800388c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800389e:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a46      	ldr	r2, [pc, #280]	@ (8003a24 <TIM_Base_SetConfig+0x12c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d013      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003916:	d00f      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a43      	ldr	r2, [pc, #268]	@ (8003a28 <TIM_Base_SetConfig+0x130>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d00b      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a42      	ldr	r2, [pc, #264]	@ (8003a2c <TIM_Base_SetConfig+0x134>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d007      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a41      	ldr	r2, [pc, #260]	@ (8003a30 <TIM_Base_SetConfig+0x138>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d003      	beq.n	8003938 <TIM_Base_SetConfig+0x40>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a40      	ldr	r2, [pc, #256]	@ (8003a34 <TIM_Base_SetConfig+0x13c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d108      	bne.n	800394a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800393e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a35      	ldr	r2, [pc, #212]	@ (8003a24 <TIM_Base_SetConfig+0x12c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01f      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003958:	d01b      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a32      	ldr	r2, [pc, #200]	@ (8003a28 <TIM_Base_SetConfig+0x130>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d017      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a31      	ldr	r2, [pc, #196]	@ (8003a2c <TIM_Base_SetConfig+0x134>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d013      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a30      	ldr	r2, [pc, #192]	@ (8003a30 <TIM_Base_SetConfig+0x138>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00f      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a2f      	ldr	r2, [pc, #188]	@ (8003a34 <TIM_Base_SetConfig+0x13c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d00b      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a2e      	ldr	r2, [pc, #184]	@ (8003a38 <TIM_Base_SetConfig+0x140>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d007      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a2d      	ldr	r2, [pc, #180]	@ (8003a3c <TIM_Base_SetConfig+0x144>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d003      	beq.n	8003992 <TIM_Base_SetConfig+0x9a>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a2c      	ldr	r2, [pc, #176]	@ (8003a40 <TIM_Base_SetConfig+0x148>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d108      	bne.n	80039a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003998:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a16      	ldr	r2, [pc, #88]	@ (8003a24 <TIM_Base_SetConfig+0x12c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d00f      	beq.n	80039f0 <TIM_Base_SetConfig+0xf8>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a18      	ldr	r2, [pc, #96]	@ (8003a34 <TIM_Base_SetConfig+0x13c>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d00b      	beq.n	80039f0 <TIM_Base_SetConfig+0xf8>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a17      	ldr	r2, [pc, #92]	@ (8003a38 <TIM_Base_SetConfig+0x140>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d007      	beq.n	80039f0 <TIM_Base_SetConfig+0xf8>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a16      	ldr	r2, [pc, #88]	@ (8003a3c <TIM_Base_SetConfig+0x144>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d003      	beq.n	80039f0 <TIM_Base_SetConfig+0xf8>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a15      	ldr	r2, [pc, #84]	@ (8003a40 <TIM_Base_SetConfig+0x148>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d103      	bne.n	80039f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	691a      	ldr	r2, [r3, #16]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f003 0301 	and.w	r3, r3, #1
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d105      	bne.n	8003a16 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	f023 0201 	bic.w	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	611a      	str	r2, [r3, #16]
  }
}
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40012c00 	.word	0x40012c00
 8003a28:	40000400 	.word	0x40000400
 8003a2c:	40000800 	.word	0x40000800
 8003a30:	40000c00 	.word	0x40000c00
 8003a34:	40013400 	.word	0x40013400
 8003a38:	40014000 	.word	0x40014000
 8003a3c:	40014400 	.word	0x40014400
 8003a40:	40014800 	.word	0x40014800

08003a44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b087      	sub	sp, #28
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	f023 0201 	bic.w	r2, r3, #1
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f023 030a 	bic.w	r3, r3, #10
 8003a80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	621a      	str	r2, [r3, #32]
}
 8003a96:	bf00      	nop
 8003a98:	371c      	adds	r7, #28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b087      	sub	sp, #28
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	60f8      	str	r0, [r7, #12]
 8003aaa:	60b9      	str	r1, [r7, #8]
 8003aac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
 8003ab2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	f023 0210 	bic.w	r2, r3, #16
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003acc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	031b      	lsls	r3, r3, #12
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ade:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	011b      	lsls	r3, r3, #4
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	621a      	str	r2, [r3, #32]
}
 8003af6:	bf00      	nop
 8003af8:	371c      	adds	r7, #28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b085      	sub	sp, #20
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
 8003b0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	f043 0307 	orr.w	r3, r3, #7
 8003b24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	609a      	str	r2, [r3, #8]
}
 8003b2c:	bf00      	nop
 8003b2e:	3714      	adds	r7, #20
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
 8003b44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	021a      	lsls	r2, r3, #8
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	609a      	str	r2, [r3, #8]
}
 8003b6c:	bf00      	nop
 8003b6e:	371c      	adds	r7, #28
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e068      	b.n	8003c62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2202      	movs	r2, #2
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a2e      	ldr	r2, [pc, #184]	@ (8003c70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d004      	beq.n	8003bc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a2d      	ldr	r2, [pc, #180]	@ (8003c74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d108      	bne.n	8003bd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003bca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bdc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a1e      	ldr	r2, [pc, #120]	@ (8003c70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d01d      	beq.n	8003c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c02:	d018      	beq.n	8003c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a1b      	ldr	r2, [pc, #108]	@ (8003c78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d013      	beq.n	8003c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a1a      	ldr	r2, [pc, #104]	@ (8003c7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d00e      	beq.n	8003c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a18      	ldr	r2, [pc, #96]	@ (8003c80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d009      	beq.n	8003c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a13      	ldr	r2, [pc, #76]	@ (8003c74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d004      	beq.n	8003c36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a14      	ldr	r2, [pc, #80]	@ (8003c84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d10c      	bne.n	8003c50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3714      	adds	r7, #20
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40012c00 	.word	0x40012c00
 8003c74:	40013400 	.word	0x40013400
 8003c78:	40000400 	.word	0x40000400
 8003c7c:	40000800 	.word	0x40000800
 8003c80:	40000c00 	.word	0x40000c00
 8003c84:	40014000 	.word	0x40014000

08003c88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e040      	b.n	8003d58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d106      	bne.n	8003cec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f7fd fbc4 	bl	8001474 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2224      	movs	r2, #36	@ 0x24
 8003cf0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0201 	bic.w	r2, r2, #1
 8003d00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d002      	beq.n	8003d10 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 ff58 	bl	8004bc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 fc9d 	bl	8004650 <UART_SetConfig>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e01b      	b.n	8003d58 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0201 	orr.w	r2, r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 ffd7 	bl	8004d04 <UART_CheckIdleState>
 8003d56:	4603      	mov	r3, r0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b08a      	sub	sp, #40	@ 0x28
 8003d64:	af02      	add	r7, sp, #8
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	603b      	str	r3, [r7, #0]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d74:	2b20      	cmp	r3, #32
 8003d76:	d177      	bne.n	8003e68 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_UART_Transmit+0x24>
 8003d7e:	88fb      	ldrh	r3, [r7, #6]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e070      	b.n	8003e6a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2221      	movs	r2, #33	@ 0x21
 8003d94:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d96:	f7fd fc2f 	bl	80015f8 <HAL_GetTick>
 8003d9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	88fa      	ldrh	r2, [r7, #6]
 8003da0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	88fa      	ldrh	r2, [r7, #6]
 8003da8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003db4:	d108      	bne.n	8003dc8 <HAL_UART_Transmit+0x68>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d104      	bne.n	8003dc8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	61bb      	str	r3, [r7, #24]
 8003dc6:	e003      	b.n	8003dd0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dd0:	e02f      	b.n	8003e32 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	2180      	movs	r1, #128	@ 0x80
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f001 f839 	bl	8004e54 <UART_WaitOnFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d004      	beq.n	8003df2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2220      	movs	r2, #32
 8003dec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e03b      	b.n	8003e6a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10b      	bne.n	8003e10 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	881a      	ldrh	r2, [r3, #0]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e04:	b292      	uxth	r2, r2
 8003e06:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	3302      	adds	r3, #2
 8003e0c:	61bb      	str	r3, [r7, #24]
 8003e0e:	e007      	b.n	8003e20 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	781a      	ldrb	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1c9      	bne.n	8003dd2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2200      	movs	r2, #0
 8003e46:	2140      	movs	r1, #64	@ 0x40
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f001 f803 	bl	8004e54 <UART_WaitOnFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d004      	beq.n	8003e5e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2220      	movs	r2, #32
 8003e58:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e005      	b.n	8003e6a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2220      	movs	r2, #32
 8003e62:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	e000      	b.n	8003e6a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003e68:	2302      	movs	r3, #2
  }
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3720      	adds	r7, #32
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b08a      	sub	sp, #40	@ 0x28
 8003e76:	af02      	add	r7, sp, #8
 8003e78:	60f8      	str	r0, [r7, #12]
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	603b      	str	r3, [r7, #0]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e88:	2b20      	cmp	r3, #32
 8003e8a:	f040 80b6 	bne.w	8003ffa <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <HAL_UART_Receive+0x28>
 8003e94:	88fb      	ldrh	r3, [r7, #6]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e0ae      	b.n	8003ffc <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2222      	movs	r2, #34	@ 0x22
 8003eaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003eb4:	f7fd fba0 	bl	80015f8 <HAL_GetTick>
 8003eb8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	88fa      	ldrh	r2, [r7, #6]
 8003ebe:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	88fa      	ldrh	r2, [r7, #6]
 8003ec6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ed2:	d10e      	bne.n	8003ef2 <HAL_UART_Receive+0x80>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d105      	bne.n	8003ee8 <HAL_UART_Receive+0x76>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003ee2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003ee6:	e02d      	b.n	8003f44 <HAL_UART_Receive+0xd2>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	22ff      	movs	r2, #255	@ 0xff
 8003eec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003ef0:	e028      	b.n	8003f44 <HAL_UART_Receive+0xd2>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10d      	bne.n	8003f16 <HAL_UART_Receive+0xa4>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d104      	bne.n	8003f0c <HAL_UART_Receive+0x9a>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	22ff      	movs	r2, #255	@ 0xff
 8003f06:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003f0a:	e01b      	b.n	8003f44 <HAL_UART_Receive+0xd2>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	227f      	movs	r2, #127	@ 0x7f
 8003f10:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003f14:	e016      	b.n	8003f44 <HAL_UART_Receive+0xd2>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f1e:	d10d      	bne.n	8003f3c <HAL_UART_Receive+0xca>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d104      	bne.n	8003f32 <HAL_UART_Receive+0xc0>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	227f      	movs	r2, #127	@ 0x7f
 8003f2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003f30:	e008      	b.n	8003f44 <HAL_UART_Receive+0xd2>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	223f      	movs	r2, #63	@ 0x3f
 8003f36:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003f3a:	e003      	b.n	8003f44 <HAL_UART_Receive+0xd2>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003f4a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f54:	d108      	bne.n	8003f68 <HAL_UART_Receive+0xf6>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d104      	bne.n	8003f68 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	61bb      	str	r3, [r7, #24]
 8003f66:	e003      	b.n	8003f70 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003f70:	e037      	b.n	8003fe2 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	9300      	str	r3, [sp, #0]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	2120      	movs	r1, #32
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 ff69 	bl	8004e54 <UART_WaitOnFlagUntilTimeout>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e033      	b.n	8003ffc <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10c      	bne.n	8003fb4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	8a7b      	ldrh	r3, [r7, #18]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	3302      	adds	r3, #2
 8003fb0:	61bb      	str	r3, [r7, #24]
 8003fb2:	e00d      	b.n	8003fd0 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	8a7b      	ldrh	r3, [r7, #18]
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	3301      	adds	r3, #1
 8003fce:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1c1      	bne.n	8003f72 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	e000      	b.n	8003ffc <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003ffa:	2302      	movs	r3, #2
  }
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3720      	adds	r7, #32
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b0ba      	sub	sp, #232	@ 0xe8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800402a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800402e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004032:	4013      	ands	r3, r2
 8004034:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800403c:	2b00      	cmp	r3, #0
 800403e:	d115      	bne.n	800406c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004044:	f003 0320 	and.w	r3, r3, #32
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00f      	beq.n	800406c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800404c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004050:	f003 0320 	and.w	r3, r3, #32
 8004054:	2b00      	cmp	r3, #0
 8004056:	d009      	beq.n	800406c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 82ca 	beq.w	80045f6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
      }
      return;
 800406a:	e2c4      	b.n	80045f6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800406c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 8117 	beq.w	80042a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004082:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004086:	4b85      	ldr	r3, [pc, #532]	@ (800429c <HAL_UART_IRQHandler+0x298>)
 8004088:	4013      	ands	r3, r2
 800408a:	2b00      	cmp	r3, #0
 800408c:	f000 810a 	beq.w	80042a4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b00      	cmp	r3, #0
 800409a:	d011      	beq.n	80040c0 <HAL_UART_IRQHandler+0xbc>
 800409c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00b      	beq.n	80040c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2201      	movs	r2, #1
 80040ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040b6:	f043 0201 	orr.w	r2, r3, #1
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d011      	beq.n	80040f0 <HAL_UART_IRQHandler+0xec>
 80040cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00b      	beq.n	80040f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2202      	movs	r2, #2
 80040de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040e6:	f043 0204 	orr.w	r2, r3, #4
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f4:	f003 0304 	and.w	r3, r3, #4
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d011      	beq.n	8004120 <HAL_UART_IRQHandler+0x11c>
 80040fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b00      	cmp	r3, #0
 8004106:	d00b      	beq.n	8004120 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2204      	movs	r2, #4
 800410e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004116:	f043 0202 	orr.w	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004124:	f003 0308 	and.w	r3, r3, #8
 8004128:	2b00      	cmp	r3, #0
 800412a:	d017      	beq.n	800415c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800412c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004130:	f003 0320 	and.w	r3, r3, #32
 8004134:	2b00      	cmp	r3, #0
 8004136:	d105      	bne.n	8004144 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800413c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00b      	beq.n	800415c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2208      	movs	r2, #8
 800414a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004152:	f043 0208 	orr.w	r2, r3, #8
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800415c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004160:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004164:	2b00      	cmp	r3, #0
 8004166:	d012      	beq.n	800418e <HAL_UART_IRQHandler+0x18a>
 8004168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800416c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00c      	beq.n	800418e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800417c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004184:	f043 0220 	orr.w	r2, r3, #32
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 8230 	beq.w	80045fa <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800419a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800419e:	f003 0320 	and.w	r3, r3, #32
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00d      	beq.n	80041c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80041a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041aa:	f003 0320 	and.w	r3, r3, #32
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d007      	beq.n	80041c2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d6:	2b40      	cmp	r3, #64	@ 0x40
 80041d8:	d005      	beq.n	80041e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80041da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d04f      	beq.n	8004286 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fea1 	bl	8004f2e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f6:	2b40      	cmp	r3, #64	@ 0x40
 80041f8:	d141      	bne.n	800427e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3308      	adds	r3, #8
 8004200:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004204:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004208:	e853 3f00 	ldrex	r3, [r3]
 800420c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	3308      	adds	r3, #8
 8004222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004226:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800422a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004236:	e841 2300 	strex	r3, r2, [r1]
 800423a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800423e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1d9      	bne.n	80041fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800424a:	2b00      	cmp	r3, #0
 800424c:	d013      	beq.n	8004276 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004252:	4a13      	ldr	r2, [pc, #76]	@ (80042a0 <HAL_UART_IRQHandler+0x29c>)
 8004254:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800425a:	4618      	mov	r0, r3
 800425c:	f7fd fb1c 	bl	8001898 <HAL_DMA_Abort_IT>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d017      	beq.n	8004296 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800426a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004270:	4610      	mov	r0, r2
 8004272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004274:	e00f      	b.n	8004296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f9d4 	bl	8004624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800427c:	e00b      	b.n	8004296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f9d0 	bl	8004624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004284:	e007      	b.n	8004296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f9cc 	bl	8004624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004294:	e1b1      	b.n	80045fa <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004296:	bf00      	nop
    return;
 8004298:	e1af      	b.n	80045fa <HAL_UART_IRQHandler+0x5f6>
 800429a:	bf00      	nop
 800429c:	04000120 	.word	0x04000120
 80042a0:	08004ff7 	.word	0x08004ff7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	f040 816a 	bne.w	8004582 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80042ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b2:	f003 0310 	and.w	r3, r3, #16
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f000 8163 	beq.w	8004582 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80042bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042c0:	f003 0310 	and.w	r3, r3, #16
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 815c 	beq.w	8004582 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2210      	movs	r2, #16
 80042d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042dc:	2b40      	cmp	r3, #64	@ 0x40
 80042de:	f040 80d4 	bne.w	800448a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 80ad 	beq.w	8004452 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80042fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004302:	429a      	cmp	r2, r3
 8004304:	f080 80a5 	bcs.w	8004452 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800430e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0320 	and.w	r3, r3, #32
 800431e:	2b00      	cmp	r3, #0
 8004320:	f040 8086 	bne.w	8004430 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004330:	e853 3f00 	ldrex	r3, [r3]
 8004334:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004338:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800433c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004340:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	461a      	mov	r2, r3
 800434a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800434e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004352:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004356:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800435a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800435e:	e841 2300 	strex	r3, r2, [r1]
 8004362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1da      	bne.n	8004324 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	3308      	adds	r3, #8
 8004374:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004378:	e853 3f00 	ldrex	r3, [r3]
 800437c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800437e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004380:	f023 0301 	bic.w	r3, r3, #1
 8004384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3308      	adds	r3, #8
 800438e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004392:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004396:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004398:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800439a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800439e:	e841 2300 	strex	r3, r2, [r1]
 80043a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1e1      	bne.n	800436e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	3308      	adds	r3, #8
 80043b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043b4:	e853 3f00 	ldrex	r3, [r3]
 80043b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	3308      	adds	r3, #8
 80043ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043d6:	e841 2300 	strex	r3, r2, [r1]
 80043da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1e3      	bne.n	80043aa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2220      	movs	r2, #32
 80043e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043f8:	e853 3f00 	ldrex	r3, [r3]
 80043fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004400:	f023 0310 	bic.w	r3, r3, #16
 8004404:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004412:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004414:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004418:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800441a:	e841 2300 	strex	r3, r2, [r1]
 800441e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1e4      	bne.n	80043f0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800442a:	4618      	mov	r0, r3
 800442c:	f7fd f9f6 	bl	800181c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004442:	b29b      	uxth	r3, r3
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	b29b      	uxth	r3, r3
 8004448:	4619      	mov	r1, r3
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f8f4 	bl	8004638 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004450:	e0d5      	b.n	80045fe <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004458:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800445c:	429a      	cmp	r2, r3
 800445e:	f040 80ce 	bne.w	80045fe <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0320 	and.w	r3, r3, #32
 800446e:	2b20      	cmp	r3, #32
 8004470:	f040 80c5 	bne.w	80045fe <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2202      	movs	r2, #2
 8004478:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004480:	4619      	mov	r1, r3
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f8d8 	bl	8004638 <HAL_UARTEx_RxEventCallback>
      return;
 8004488:	e0b9      	b.n	80045fe <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004496:	b29b      	uxth	r3, r3
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f000 80ab 	beq.w	8004602 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80044ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f000 80a6 	beq.w	8004602 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044be:	e853 3f00 	ldrex	r3, [r3]
 80044c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80044d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80044da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044e0:	e841 2300 	strex	r3, r2, [r1]
 80044e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e4      	bne.n	80044b6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3308      	adds	r3, #8
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f6:	e853 3f00 	ldrex	r3, [r3]
 80044fa:	623b      	str	r3, [r7, #32]
   return(result);
 80044fc:	6a3b      	ldr	r3, [r7, #32]
 80044fe:	f023 0301 	bic.w	r3, r3, #1
 8004502:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3308      	adds	r3, #8
 800450c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004510:	633a      	str	r2, [r7, #48]	@ 0x30
 8004512:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004514:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004518:	e841 2300 	strex	r3, r2, [r1]
 800451c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800451e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1e3      	bne.n	80044ec <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2220      	movs	r2, #32
 8004528:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	e853 3f00 	ldrex	r3, [r3]
 8004544:	60fb      	str	r3, [r7, #12]
   return(result);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f023 0310 	bic.w	r3, r3, #16
 800454c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	461a      	mov	r2, r3
 8004556:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800455a:	61fb      	str	r3, [r7, #28]
 800455c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455e:	69b9      	ldr	r1, [r7, #24]
 8004560:	69fa      	ldr	r2, [r7, #28]
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	617b      	str	r3, [r7, #20]
   return(result);
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1e4      	bne.n	8004538 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2202      	movs	r2, #2
 8004572:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004574:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004578:	4619      	mov	r1, r3
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f85c 	bl	8004638 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004580:	e03f      	b.n	8004602 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00e      	beq.n	80045ac <HAL_UART_IRQHandler+0x5a8>
 800458e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d008      	beq.n	80045ac <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80045a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 fd66 	bl	8005076 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80045aa:	e02d      	b.n	8004608 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80045ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00e      	beq.n	80045d6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80045b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d008      	beq.n	80045d6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01c      	beq.n	8004606 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	4798      	blx	r3
    }
    return;
 80045d4:	e017      	b.n	8004606 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80045d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d012      	beq.n	8004608 <HAL_UART_IRQHandler+0x604>
 80045e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00c      	beq.n	8004608 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fd17 	bl	8005022 <UART_EndTransmit_IT>
    return;
 80045f4:	e008      	b.n	8004608 <HAL_UART_IRQHandler+0x604>
      return;
 80045f6:	bf00      	nop
 80045f8:	e006      	b.n	8004608 <HAL_UART_IRQHandler+0x604>
    return;
 80045fa:	bf00      	nop
 80045fc:	e004      	b.n	8004608 <HAL_UART_IRQHandler+0x604>
      return;
 80045fe:	bf00      	nop
 8004600:	e002      	b.n	8004608 <HAL_UART_IRQHandler+0x604>
      return;
 8004602:	bf00      	nop
 8004604:	e000      	b.n	8004608 <HAL_UART_IRQHandler+0x604>
    return;
 8004606:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004608:	37e8      	adds	r7, #232	@ 0xe8
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop

08004610 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	460b      	mov	r3, r1
 8004642:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004654:	b08a      	sub	sp, #40	@ 0x28
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	431a      	orrs	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	431a      	orrs	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	4313      	orrs	r3, r2
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	4ba4      	ldr	r3, [pc, #656]	@ (8004910 <UART_SetConfig+0x2c0>)
 8004680:	4013      	ands	r3, r2
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	6812      	ldr	r2, [r2, #0]
 8004686:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004688:	430b      	orrs	r3, r1
 800468a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	68da      	ldr	r2, [r3, #12]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	430a      	orrs	r2, r1
 80046a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a99      	ldr	r2, [pc, #612]	@ (8004914 <UART_SetConfig+0x2c4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d004      	beq.n	80046bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b8:	4313      	orrs	r3, r2
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046cc:	430a      	orrs	r2, r1
 80046ce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a90      	ldr	r2, [pc, #576]	@ (8004918 <UART_SetConfig+0x2c8>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d126      	bne.n	8004728 <UART_SetConfig+0xd8>
 80046da:	4b90      	ldr	r3, [pc, #576]	@ (800491c <UART_SetConfig+0x2cc>)
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e0:	f003 0303 	and.w	r3, r3, #3
 80046e4:	2b03      	cmp	r3, #3
 80046e6:	d81b      	bhi.n	8004720 <UART_SetConfig+0xd0>
 80046e8:	a201      	add	r2, pc, #4	@ (adr r2, 80046f0 <UART_SetConfig+0xa0>)
 80046ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ee:	bf00      	nop
 80046f0:	08004701 	.word	0x08004701
 80046f4:	08004711 	.word	0x08004711
 80046f8:	08004709 	.word	0x08004709
 80046fc:	08004719 	.word	0x08004719
 8004700:	2301      	movs	r3, #1
 8004702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004706:	e116      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004708:	2302      	movs	r3, #2
 800470a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800470e:	e112      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004710:	2304      	movs	r3, #4
 8004712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004716:	e10e      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004718:	2308      	movs	r3, #8
 800471a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800471e:	e10a      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004720:	2310      	movs	r3, #16
 8004722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004726:	e106      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a7c      	ldr	r2, [pc, #496]	@ (8004920 <UART_SetConfig+0x2d0>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d138      	bne.n	80047a4 <UART_SetConfig+0x154>
 8004732:	4b7a      	ldr	r3, [pc, #488]	@ (800491c <UART_SetConfig+0x2cc>)
 8004734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b0c      	cmp	r3, #12
 800473e:	d82d      	bhi.n	800479c <UART_SetConfig+0x14c>
 8004740:	a201      	add	r2, pc, #4	@ (adr r2, 8004748 <UART_SetConfig+0xf8>)
 8004742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004746:	bf00      	nop
 8004748:	0800477d 	.word	0x0800477d
 800474c:	0800479d 	.word	0x0800479d
 8004750:	0800479d 	.word	0x0800479d
 8004754:	0800479d 	.word	0x0800479d
 8004758:	0800478d 	.word	0x0800478d
 800475c:	0800479d 	.word	0x0800479d
 8004760:	0800479d 	.word	0x0800479d
 8004764:	0800479d 	.word	0x0800479d
 8004768:	08004785 	.word	0x08004785
 800476c:	0800479d 	.word	0x0800479d
 8004770:	0800479d 	.word	0x0800479d
 8004774:	0800479d 	.word	0x0800479d
 8004778:	08004795 	.word	0x08004795
 800477c:	2300      	movs	r3, #0
 800477e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004782:	e0d8      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004784:	2302      	movs	r3, #2
 8004786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800478a:	e0d4      	b.n	8004936 <UART_SetConfig+0x2e6>
 800478c:	2304      	movs	r3, #4
 800478e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004792:	e0d0      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004794:	2308      	movs	r3, #8
 8004796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800479a:	e0cc      	b.n	8004936 <UART_SetConfig+0x2e6>
 800479c:	2310      	movs	r3, #16
 800479e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047a2:	e0c8      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004924 <UART_SetConfig+0x2d4>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d125      	bne.n	80047fa <UART_SetConfig+0x1aa>
 80047ae:	4b5b      	ldr	r3, [pc, #364]	@ (800491c <UART_SetConfig+0x2cc>)
 80047b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80047b8:	2b30      	cmp	r3, #48	@ 0x30
 80047ba:	d016      	beq.n	80047ea <UART_SetConfig+0x19a>
 80047bc:	2b30      	cmp	r3, #48	@ 0x30
 80047be:	d818      	bhi.n	80047f2 <UART_SetConfig+0x1a2>
 80047c0:	2b20      	cmp	r3, #32
 80047c2:	d00a      	beq.n	80047da <UART_SetConfig+0x18a>
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d814      	bhi.n	80047f2 <UART_SetConfig+0x1a2>
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <UART_SetConfig+0x182>
 80047cc:	2b10      	cmp	r3, #16
 80047ce:	d008      	beq.n	80047e2 <UART_SetConfig+0x192>
 80047d0:	e00f      	b.n	80047f2 <UART_SetConfig+0x1a2>
 80047d2:	2300      	movs	r3, #0
 80047d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d8:	e0ad      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047da:	2302      	movs	r3, #2
 80047dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e0:	e0a9      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047e2:	2304      	movs	r3, #4
 80047e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e8:	e0a5      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047ea:	2308      	movs	r3, #8
 80047ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047f0:	e0a1      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047f2:	2310      	movs	r3, #16
 80047f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047f8:	e09d      	b.n	8004936 <UART_SetConfig+0x2e6>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a4a      	ldr	r2, [pc, #296]	@ (8004928 <UART_SetConfig+0x2d8>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d125      	bne.n	8004850 <UART_SetConfig+0x200>
 8004804:	4b45      	ldr	r3, [pc, #276]	@ (800491c <UART_SetConfig+0x2cc>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800480e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004810:	d016      	beq.n	8004840 <UART_SetConfig+0x1f0>
 8004812:	2bc0      	cmp	r3, #192	@ 0xc0
 8004814:	d818      	bhi.n	8004848 <UART_SetConfig+0x1f8>
 8004816:	2b80      	cmp	r3, #128	@ 0x80
 8004818:	d00a      	beq.n	8004830 <UART_SetConfig+0x1e0>
 800481a:	2b80      	cmp	r3, #128	@ 0x80
 800481c:	d814      	bhi.n	8004848 <UART_SetConfig+0x1f8>
 800481e:	2b00      	cmp	r3, #0
 8004820:	d002      	beq.n	8004828 <UART_SetConfig+0x1d8>
 8004822:	2b40      	cmp	r3, #64	@ 0x40
 8004824:	d008      	beq.n	8004838 <UART_SetConfig+0x1e8>
 8004826:	e00f      	b.n	8004848 <UART_SetConfig+0x1f8>
 8004828:	2300      	movs	r3, #0
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800482e:	e082      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004830:	2302      	movs	r3, #2
 8004832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004836:	e07e      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004838:	2304      	movs	r3, #4
 800483a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800483e:	e07a      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004840:	2308      	movs	r3, #8
 8004842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004846:	e076      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004848:	2310      	movs	r3, #16
 800484a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800484e:	e072      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a35      	ldr	r2, [pc, #212]	@ (800492c <UART_SetConfig+0x2dc>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d12a      	bne.n	80048b0 <UART_SetConfig+0x260>
 800485a:	4b30      	ldr	r3, [pc, #192]	@ (800491c <UART_SetConfig+0x2cc>)
 800485c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004860:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004864:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004868:	d01a      	beq.n	80048a0 <UART_SetConfig+0x250>
 800486a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800486e:	d81b      	bhi.n	80048a8 <UART_SetConfig+0x258>
 8004870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004874:	d00c      	beq.n	8004890 <UART_SetConfig+0x240>
 8004876:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800487a:	d815      	bhi.n	80048a8 <UART_SetConfig+0x258>
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <UART_SetConfig+0x238>
 8004880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004884:	d008      	beq.n	8004898 <UART_SetConfig+0x248>
 8004886:	e00f      	b.n	80048a8 <UART_SetConfig+0x258>
 8004888:	2300      	movs	r3, #0
 800488a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800488e:	e052      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004890:	2302      	movs	r3, #2
 8004892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004896:	e04e      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004898:	2304      	movs	r3, #4
 800489a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800489e:	e04a      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048a0:	2308      	movs	r3, #8
 80048a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048a6:	e046      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048a8:	2310      	movs	r3, #16
 80048aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ae:	e042      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a17      	ldr	r2, [pc, #92]	@ (8004914 <UART_SetConfig+0x2c4>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d13a      	bne.n	8004930 <UART_SetConfig+0x2e0>
 80048ba:	4b18      	ldr	r3, [pc, #96]	@ (800491c <UART_SetConfig+0x2cc>)
 80048bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80048c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048c8:	d01a      	beq.n	8004900 <UART_SetConfig+0x2b0>
 80048ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048ce:	d81b      	bhi.n	8004908 <UART_SetConfig+0x2b8>
 80048d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048d4:	d00c      	beq.n	80048f0 <UART_SetConfig+0x2a0>
 80048d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048da:	d815      	bhi.n	8004908 <UART_SetConfig+0x2b8>
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <UART_SetConfig+0x298>
 80048e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e4:	d008      	beq.n	80048f8 <UART_SetConfig+0x2a8>
 80048e6:	e00f      	b.n	8004908 <UART_SetConfig+0x2b8>
 80048e8:	2300      	movs	r3, #0
 80048ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ee:	e022      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048f0:	2302      	movs	r3, #2
 80048f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f6:	e01e      	b.n	8004936 <UART_SetConfig+0x2e6>
 80048f8:	2304      	movs	r3, #4
 80048fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048fe:	e01a      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004900:	2308      	movs	r3, #8
 8004902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004906:	e016      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004908:	2310      	movs	r3, #16
 800490a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800490e:	e012      	b.n	8004936 <UART_SetConfig+0x2e6>
 8004910:	efff69f3 	.word	0xefff69f3
 8004914:	40008000 	.word	0x40008000
 8004918:	40013800 	.word	0x40013800
 800491c:	40021000 	.word	0x40021000
 8004920:	40004400 	.word	0x40004400
 8004924:	40004800 	.word	0x40004800
 8004928:	40004c00 	.word	0x40004c00
 800492c:	40005000 	.word	0x40005000
 8004930:	2310      	movs	r3, #16
 8004932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a9f      	ldr	r2, [pc, #636]	@ (8004bb8 <UART_SetConfig+0x568>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d17a      	bne.n	8004a36 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004940:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004944:	2b08      	cmp	r3, #8
 8004946:	d824      	bhi.n	8004992 <UART_SetConfig+0x342>
 8004948:	a201      	add	r2, pc, #4	@ (adr r2, 8004950 <UART_SetConfig+0x300>)
 800494a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494e:	bf00      	nop
 8004950:	08004975 	.word	0x08004975
 8004954:	08004993 	.word	0x08004993
 8004958:	0800497d 	.word	0x0800497d
 800495c:	08004993 	.word	0x08004993
 8004960:	08004983 	.word	0x08004983
 8004964:	08004993 	.word	0x08004993
 8004968:	08004993 	.word	0x08004993
 800496c:	08004993 	.word	0x08004993
 8004970:	0800498b 	.word	0x0800498b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004974:	f7fd ff86 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8004978:	61f8      	str	r0, [r7, #28]
        break;
 800497a:	e010      	b.n	800499e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800497c:	4b8f      	ldr	r3, [pc, #572]	@ (8004bbc <UART_SetConfig+0x56c>)
 800497e:	61fb      	str	r3, [r7, #28]
        break;
 8004980:	e00d      	b.n	800499e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004982:	f7fd fee7 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8004986:	61f8      	str	r0, [r7, #28]
        break;
 8004988:	e009      	b.n	800499e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800498a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800498e:	61fb      	str	r3, [r7, #28]
        break;
 8004990:	e005      	b.n	800499e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800499c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 80fb 	beq.w	8004b9c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	4613      	mov	r3, r2
 80049ac:	005b      	lsls	r3, r3, #1
 80049ae:	4413      	add	r3, r2
 80049b0:	69fa      	ldr	r2, [r7, #28]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d305      	bcc.n	80049c2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d903      	bls.n	80049ca <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049c8:	e0e8      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	2200      	movs	r2, #0
 80049ce:	461c      	mov	r4, r3
 80049d0:	4615      	mov	r5, r2
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	f04f 0300 	mov.w	r3, #0
 80049da:	022b      	lsls	r3, r5, #8
 80049dc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80049e0:	0222      	lsls	r2, r4, #8
 80049e2:	68f9      	ldr	r1, [r7, #12]
 80049e4:	6849      	ldr	r1, [r1, #4]
 80049e6:	0849      	lsrs	r1, r1, #1
 80049e8:	2000      	movs	r0, #0
 80049ea:	4688      	mov	r8, r1
 80049ec:	4681      	mov	r9, r0
 80049ee:	eb12 0a08 	adds.w	sl, r2, r8
 80049f2:	eb43 0b09 	adc.w	fp, r3, r9
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	603b      	str	r3, [r7, #0]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a04:	4650      	mov	r0, sl
 8004a06:	4659      	mov	r1, fp
 8004a08:	f7fb fc3a 	bl	8000280 <__aeabi_uldivmod>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
 8004a10:	4613      	mov	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a1a:	d308      	bcc.n	8004a2e <UART_SetConfig+0x3de>
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a22:	d204      	bcs.n	8004a2e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	69ba      	ldr	r2, [r7, #24]
 8004a2a:	60da      	str	r2, [r3, #12]
 8004a2c:	e0b6      	b.n	8004b9c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a34:	e0b2      	b.n	8004b9c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a3e:	d15e      	bne.n	8004afe <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d828      	bhi.n	8004a9a <UART_SetConfig+0x44a>
 8004a48:	a201      	add	r2, pc, #4	@ (adr r2, 8004a50 <UART_SetConfig+0x400>)
 8004a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4e:	bf00      	nop
 8004a50:	08004a75 	.word	0x08004a75
 8004a54:	08004a7d 	.word	0x08004a7d
 8004a58:	08004a85 	.word	0x08004a85
 8004a5c:	08004a9b 	.word	0x08004a9b
 8004a60:	08004a8b 	.word	0x08004a8b
 8004a64:	08004a9b 	.word	0x08004a9b
 8004a68:	08004a9b 	.word	0x08004a9b
 8004a6c:	08004a9b 	.word	0x08004a9b
 8004a70:	08004a93 	.word	0x08004a93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a74:	f7fd ff06 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8004a78:	61f8      	str	r0, [r7, #28]
        break;
 8004a7a:	e014      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a7c:	f7fd ff18 	bl	80028b0 <HAL_RCC_GetPCLK2Freq>
 8004a80:	61f8      	str	r0, [r7, #28]
        break;
 8004a82:	e010      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a84:	4b4d      	ldr	r3, [pc, #308]	@ (8004bbc <UART_SetConfig+0x56c>)
 8004a86:	61fb      	str	r3, [r7, #28]
        break;
 8004a88:	e00d      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a8a:	f7fd fe63 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8004a8e:	61f8      	str	r0, [r7, #28]
        break;
 8004a90:	e009      	b.n	8004aa6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a96:	61fb      	str	r3, [r7, #28]
        break;
 8004a98:	e005      	b.n	8004aa6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004aa4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d077      	beq.n	8004b9c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	005a      	lsls	r2, r3, #1
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	085b      	lsrs	r3, r3, #1
 8004ab6:	441a      	add	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	2b0f      	cmp	r3, #15
 8004ac6:	d916      	bls.n	8004af6 <UART_SetConfig+0x4a6>
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ace:	d212      	bcs.n	8004af6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	f023 030f 	bic.w	r3, r3, #15
 8004ad8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	f003 0307 	and.w	r3, r3, #7
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	8afb      	ldrh	r3, [r7, #22]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	8afa      	ldrh	r2, [r7, #22]
 8004af2:	60da      	str	r2, [r3, #12]
 8004af4:	e052      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004afc:	e04e      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004afe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d827      	bhi.n	8004b56 <UART_SetConfig+0x506>
 8004b06:	a201      	add	r2, pc, #4	@ (adr r2, 8004b0c <UART_SetConfig+0x4bc>)
 8004b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b0c:	08004b31 	.word	0x08004b31
 8004b10:	08004b39 	.word	0x08004b39
 8004b14:	08004b41 	.word	0x08004b41
 8004b18:	08004b57 	.word	0x08004b57
 8004b1c:	08004b47 	.word	0x08004b47
 8004b20:	08004b57 	.word	0x08004b57
 8004b24:	08004b57 	.word	0x08004b57
 8004b28:	08004b57 	.word	0x08004b57
 8004b2c:	08004b4f 	.word	0x08004b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b30:	f7fd fea8 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
 8004b34:	61f8      	str	r0, [r7, #28]
        break;
 8004b36:	e014      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b38:	f7fd feba 	bl	80028b0 <HAL_RCC_GetPCLK2Freq>
 8004b3c:	61f8      	str	r0, [r7, #28]
        break;
 8004b3e:	e010      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b40:	4b1e      	ldr	r3, [pc, #120]	@ (8004bbc <UART_SetConfig+0x56c>)
 8004b42:	61fb      	str	r3, [r7, #28]
        break;
 8004b44:	e00d      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b46:	f7fd fe05 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8004b4a:	61f8      	str	r0, [r7, #28]
        break;
 8004b4c:	e009      	b.n	8004b62 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b52:	61fb      	str	r3, [r7, #28]
        break;
 8004b54:	e005      	b.n	8004b62 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004b56:	2300      	movs	r3, #0
 8004b58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b60:	bf00      	nop
    }

    if (pclk != 0U)
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d019      	beq.n	8004b9c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	085a      	lsrs	r2, r3, #1
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	441a      	add	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	2b0f      	cmp	r3, #15
 8004b80:	d909      	bls.n	8004b96 <UART_SetConfig+0x546>
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b88:	d205      	bcs.n	8004b96 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	60da      	str	r2, [r3, #12]
 8004b94:	e002      	b.n	8004b9c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004ba8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3728      	adds	r7, #40	@ 0x28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bb6:	bf00      	nop
 8004bb8:	40008000 	.word	0x40008000
 8004bbc:	00f42400 	.word	0x00f42400

08004bc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bcc:	f003 0308 	and.w	r3, r3, #8
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00a      	beq.n	8004bea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	430a      	orrs	r2, r1
 8004be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00a      	beq.n	8004c0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00a      	beq.n	8004c2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c32:	f003 0304 	and.w	r3, r3, #4
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c54:	f003 0310 	and.w	r3, r3, #16
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00a      	beq.n	8004c72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	f003 0320 	and.w	r3, r3, #32
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01a      	beq.n	8004cd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	430a      	orrs	r2, r1
 8004cb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cbe:	d10a      	bne.n	8004cd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00a      	beq.n	8004cf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	605a      	str	r2, [r3, #4]
  }
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b098      	sub	sp, #96	@ 0x60
 8004d08:	af02      	add	r7, sp, #8
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d14:	f7fc fc70 	bl	80015f8 <HAL_GetTick>
 8004d18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0308 	and.w	r3, r3, #8
 8004d24:	2b08      	cmp	r3, #8
 8004d26:	d12e      	bne.n	8004d86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d30:	2200      	movs	r2, #0
 8004d32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f88c 	bl	8004e54 <UART_WaitOnFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d021      	beq.n	8004d86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4a:	e853 3f00 	ldrex	r3, [r3]
 8004d4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d56:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d68:	e841 2300 	strex	r3, r2, [r1]
 8004d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1e6      	bne.n	8004d42 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2220      	movs	r2, #32
 8004d78:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e062      	b.n	8004e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0304 	and.w	r3, r3, #4
 8004d90:	2b04      	cmp	r3, #4
 8004d92:	d149      	bne.n	8004e28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 f856 	bl	8004e54 <UART_WaitOnFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d03c      	beq.n	8004e28 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db6:	e853 3f00 	ldrex	r3, [r3]
 8004dba:	623b      	str	r3, [r7, #32]
   return(result);
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	461a      	mov	r2, r3
 8004dca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004dce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dd4:	e841 2300 	strex	r3, r2, [r1]
 8004dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1e6      	bne.n	8004dae <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3308      	adds	r3, #8
 8004de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	e853 3f00 	ldrex	r3, [r3]
 8004dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f023 0301 	bic.w	r3, r3, #1
 8004df6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3308      	adds	r3, #8
 8004dfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e00:	61fa      	str	r2, [r7, #28]
 8004e02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e04:	69b9      	ldr	r1, [r7, #24]
 8004e06:	69fa      	ldr	r2, [r7, #28]
 8004e08:	e841 2300 	strex	r3, r2, [r1]
 8004e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1e5      	bne.n	8004de0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2220      	movs	r2, #32
 8004e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e011      	b.n	8004e4c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3758      	adds	r7, #88	@ 0x58
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	603b      	str	r3, [r7, #0]
 8004e60:	4613      	mov	r3, r2
 8004e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e64:	e04f      	b.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6c:	d04b      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e6e:	f7fc fbc3 	bl	80015f8 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d302      	bcc.n	8004e84 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e04e      	b.n	8004f26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0304 	and.w	r3, r3, #4
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d037      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	2b80      	cmp	r3, #128	@ 0x80
 8004e9a:	d034      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	2b40      	cmp	r3, #64	@ 0x40
 8004ea0:	d031      	beq.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	69db      	ldr	r3, [r3, #28]
 8004ea8:	f003 0308 	and.w	r3, r3, #8
 8004eac:	2b08      	cmp	r3, #8
 8004eae:	d110      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2208      	movs	r2, #8
 8004eb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 f838 	bl	8004f2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2208      	movs	r2, #8
 8004ec2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e029      	b.n	8004f26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69db      	ldr	r3, [r3, #28]
 8004ed8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ee0:	d111      	bne.n	8004f06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004eea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f81e 	bl	8004f2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e00f      	b.n	8004f26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69da      	ldr	r2, [r3, #28]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	4013      	ands	r3, r2
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	bf0c      	ite	eq
 8004f16:	2301      	moveq	r3, #1
 8004f18:	2300      	movne	r3, #0
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	79fb      	ldrb	r3, [r7, #7]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d0a0      	beq.n	8004e66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b095      	sub	sp, #84	@ 0x54
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	461a      	mov	r2, r3
 8004f52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f54:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f56:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f5c:	e841 2300 	strex	r3, r2, [r1]
 8004f60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e6      	bne.n	8004f36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3308      	adds	r3, #8
 8004f6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f70:	6a3b      	ldr	r3, [r7, #32]
 8004f72:	e853 3f00 	ldrex	r3, [r3]
 8004f76:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f023 0301 	bic.w	r3, r3, #1
 8004f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	3308      	adds	r3, #8
 8004f86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f90:	e841 2300 	strex	r3, r2, [r1]
 8004f94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1e5      	bne.n	8004f68 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d118      	bne.n	8004fd6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	e853 3f00 	ldrex	r3, [r3]
 8004fb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f023 0310 	bic.w	r3, r3, #16
 8004fb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fc2:	61bb      	str	r3, [r7, #24]
 8004fc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc6:	6979      	ldr	r1, [r7, #20]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	e841 2300 	strex	r3, r2, [r1]
 8004fce:	613b      	str	r3, [r7, #16]
   return(result);
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1e6      	bne.n	8004fa4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2220      	movs	r2, #32
 8004fda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004fea:	bf00      	nop
 8004fec:	3754      	adds	r7, #84	@ 0x54
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005002:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f7ff fb05 	bl	8004624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800501a:	bf00      	nop
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}

08005022 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b088      	sub	sp, #32
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	60bb      	str	r3, [r7, #8]
   return(result);
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800503e:	61fb      	str	r3, [r7, #28]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	461a      	mov	r2, r3
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	61bb      	str	r3, [r7, #24]
 800504a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504c:	6979      	ldr	r1, [r7, #20]
 800504e:	69ba      	ldr	r2, [r7, #24]
 8005050:	e841 2300 	strex	r3, r2, [r1]
 8005054:	613b      	str	r3, [r7, #16]
   return(result);
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1e6      	bne.n	800502a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2220      	movs	r2, #32
 8005060:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f7ff fad1 	bl	8004610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800506e:	bf00      	nop
 8005070:	3720      	adds	r7, #32
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005076:	b480      	push	{r7}
 8005078:	b083      	sub	sp, #12
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800507e:	bf00      	nop
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800508a:	b480      	push	{r7}
 800508c:	b085      	sub	sp, #20
 800508e:	af00      	add	r7, sp, #0
 8005090:	4603      	mov	r3, r0
 8005092:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005098:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800509c:	2b84      	cmp	r3, #132	@ 0x84
 800509e:	d005      	beq.n	80050ac <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80050a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	4413      	add	r3, r2
 80050a8:	3303      	adds	r3, #3
 80050aa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80050ac:	68fb      	ldr	r3, [r7, #12]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr

080050ba <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80050be:	f001 f873 	bl	80061a8 <vTaskStartScheduler>
  
  return osOK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80050c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ca:	b089      	sub	sp, #36	@ 0x24
 80050cc:	af04      	add	r7, sp, #16
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d020      	beq.n	800511c <osThreadCreate+0x54>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d01c      	beq.n	800511c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685c      	ldr	r4, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	691e      	ldr	r6, [r3, #16]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050f4:	4618      	mov	r0, r3
 80050f6:	f7ff ffc8 	bl	800508a <makeFreeRtosPriority>
 80050fa:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005104:	9202      	str	r2, [sp, #8]
 8005106:	9301      	str	r3, [sp, #4]
 8005108:	9100      	str	r1, [sp, #0]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	4632      	mov	r2, r6
 800510e:	4629      	mov	r1, r5
 8005110:	4620      	mov	r0, r4
 8005112:	f000 fcc9 	bl	8005aa8 <xTaskCreateStatic>
 8005116:	4603      	mov	r3, r0
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	e01c      	b.n	8005156 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685c      	ldr	r4, [r3, #4]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005128:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005130:	4618      	mov	r0, r3
 8005132:	f7ff ffaa 	bl	800508a <makeFreeRtosPriority>
 8005136:	4602      	mov	r2, r0
 8005138:	f107 030c 	add.w	r3, r7, #12
 800513c:	9301      	str	r3, [sp, #4]
 800513e:	9200      	str	r2, [sp, #0]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	4632      	mov	r2, r6
 8005144:	4629      	mov	r1, r5
 8005146:	4620      	mov	r0, r4
 8005148:	f000 fd0e 	bl	8005b68 <xTaskCreate>
 800514c:	4603      	mov	r3, r0
 800514e:	2b01      	cmp	r3, #1
 8005150:	d001      	beq.n	8005156 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005152:	2300      	movs	r3, #0
 8005154:	e000      	b.n	8005158 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005156:	68fb      	ldr	r3, [r7, #12]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005160 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <osDelay+0x16>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	e000      	b.n	8005178 <osDelay+0x18>
 8005176:	2301      	movs	r3, #1
 8005178:	4618      	mov	r0, r3
 800517a:	f000 fe53 	bl	8005e24 <vTaskDelay>
  
  return osOK;
 800517e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005180:	4618      	mov	r0, r3
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f103 0208 	add.w	r2, r3, #8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f04f 32ff 	mov.w	r2, #4294967295
 80051a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f103 0208 	add.w	r2, r3, #8
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f103 0208 	add.w	r2, r3, #8
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051e2:	b480      	push	{r7}
 80051e4:	b085      	sub	sp, #20
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
 80051ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	683a      	ldr	r2, [r7, #0]
 8005206:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	601a      	str	r2, [r3, #0]
}
 800521e:	bf00      	nop
 8005220:	3714      	adds	r7, #20
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800522a:	b480      	push	{r7}
 800522c:	b085      	sub	sp, #20
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
 8005232:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005240:	d103      	bne.n	800524a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	e00c      	b.n	8005264 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	3308      	adds	r3, #8
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	e002      	b.n	8005258 <vListInsert+0x2e>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	429a      	cmp	r2, r3
 8005262:	d2f6      	bcs.n	8005252 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	683a      	ldr	r2, [r7, #0]
 800527e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	601a      	str	r2, [r3, #0]
}
 8005290:	bf00      	nop
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	6892      	ldr	r2, [r2, #8]
 80052b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	6852      	ldr	r2, [r2, #4]
 80052bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d103      	bne.n	80052d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	689a      	ldr	r2, [r3, #8]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	1e5a      	subs	r2, r3, #1
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10b      	bne.n	800531c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005308:	f383 8811 	msr	BASEPRI, r3
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005316:	bf00      	nop
 8005318:	bf00      	nop
 800531a:	e7fd      	b.n	8005318 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800531c:	f002 f9a4 	bl	8007668 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005328:	68f9      	ldr	r1, [r7, #12]
 800532a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800532c:	fb01 f303 	mul.w	r3, r1, r3
 8005330:	441a      	add	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800534c:	3b01      	subs	r3, #1
 800534e:	68f9      	ldr	r1, [r7, #12]
 8005350:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005352:	fb01 f303 	mul.w	r3, r1, r3
 8005356:	441a      	add	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	22ff      	movs	r2, #255	@ 0xff
 8005360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	22ff      	movs	r2, #255	@ 0xff
 8005368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d114      	bne.n	800539c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d01a      	beq.n	80053b0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	3310      	adds	r3, #16
 800537e:	4618      	mov	r0, r3
 8005380:	f001 fa40 	bl	8006804 <xTaskRemoveFromEventList>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d012      	beq.n	80053b0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800538a:	4b0d      	ldr	r3, [pc, #52]	@ (80053c0 <xQueueGenericReset+0xd0>)
 800538c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005390:	601a      	str	r2, [r3, #0]
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	e009      	b.n	80053b0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3310      	adds	r3, #16
 80053a0:	4618      	mov	r0, r3
 80053a2:	f7ff fef1 	bl	8005188 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	3324      	adds	r3, #36	@ 0x24
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7ff feec 	bl	8005188 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80053b0:	f002 f98c 	bl	80076cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80053b4:	2301      	movs	r3, #1
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	e000ed04 	.word	0xe000ed04

080053c4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b08a      	sub	sp, #40	@ 0x28
 80053c8:	af02      	add	r7, sp, #8
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	4613      	mov	r3, r2
 80053d0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10b      	bne.n	80053f0 <xQueueGenericCreate+0x2c>
	__asm volatile
 80053d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053dc:	f383 8811 	msr	BASEPRI, r3
 80053e0:	f3bf 8f6f 	isb	sy
 80053e4:	f3bf 8f4f 	dsb	sy
 80053e8:	613b      	str	r3, [r7, #16]
}
 80053ea:	bf00      	nop
 80053ec:	bf00      	nop
 80053ee:	e7fd      	b.n	80053ec <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	fb02 f303 	mul.w	r3, r2, r3
 80053f8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	3350      	adds	r3, #80	@ 0x50
 80053fe:	4618      	mov	r0, r3
 8005400:	f002 fa12 	bl	8007828 <pvPortMalloc>
 8005404:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d011      	beq.n	8005430 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	3350      	adds	r3, #80	@ 0x50
 8005414:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800541e:	79fa      	ldrb	r2, [r7, #7]
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	4613      	mov	r3, r2
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	68b9      	ldr	r1, [r7, #8]
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 f805 	bl	800543a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005430:	69bb      	ldr	r3, [r7, #24]
	}
 8005432:	4618      	mov	r0, r3
 8005434:	3720      	adds	r7, #32
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800543a:	b580      	push	{r7, lr}
 800543c:	b084      	sub	sp, #16
 800543e:	af00      	add	r7, sp, #0
 8005440:	60f8      	str	r0, [r7, #12]
 8005442:	60b9      	str	r1, [r7, #8]
 8005444:	607a      	str	r2, [r7, #4]
 8005446:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d103      	bne.n	8005456 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	69ba      	ldr	r2, [r7, #24]
 8005452:	601a      	str	r2, [r3, #0]
 8005454:	e002      	b.n	800545c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005468:	2101      	movs	r1, #1
 800546a:	69b8      	ldr	r0, [r7, #24]
 800546c:	f7ff ff40 	bl	80052f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	78fa      	ldrb	r2, [r7, #3]
 8005474:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005478:	bf00      	nop
 800547a:	3710      	adds	r7, #16
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08e      	sub	sp, #56	@ 0x38
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
 800548c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800548e:	2300      	movs	r3, #0
 8005490:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10b      	bne.n	80054b4 <xQueueGenericSend+0x34>
	__asm volatile
 800549c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d103      	bne.n	80054c2 <xQueueGenericSend+0x42>
 80054ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d101      	bne.n	80054c6 <xQueueGenericSend+0x46>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e000      	b.n	80054c8 <xQueueGenericSend+0x48>
 80054c6:	2300      	movs	r3, #0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10b      	bne.n	80054e4 <xQueueGenericSend+0x64>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054de:	bf00      	nop
 80054e0:	bf00      	nop
 80054e2:	e7fd      	b.n	80054e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d103      	bne.n	80054f2 <xQueueGenericSend+0x72>
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d101      	bne.n	80054f6 <xQueueGenericSend+0x76>
 80054f2:	2301      	movs	r3, #1
 80054f4:	e000      	b.n	80054f8 <xQueueGenericSend+0x78>
 80054f6:	2300      	movs	r3, #0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10b      	bne.n	8005514 <xQueueGenericSend+0x94>
	__asm volatile
 80054fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005500:	f383 8811 	msr	BASEPRI, r3
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	f3bf 8f4f 	dsb	sy
 800550c:	623b      	str	r3, [r7, #32]
}
 800550e:	bf00      	nop
 8005510:	bf00      	nop
 8005512:	e7fd      	b.n	8005510 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005514:	f001 fc10 	bl	8006d38 <xTaskGetSchedulerState>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d102      	bne.n	8005524 <xQueueGenericSend+0xa4>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <xQueueGenericSend+0xa8>
 8005524:	2301      	movs	r3, #1
 8005526:	e000      	b.n	800552a <xQueueGenericSend+0xaa>
 8005528:	2300      	movs	r3, #0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d10b      	bne.n	8005546 <xQueueGenericSend+0xc6>
	__asm volatile
 800552e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005532:	f383 8811 	msr	BASEPRI, r3
 8005536:	f3bf 8f6f 	isb	sy
 800553a:	f3bf 8f4f 	dsb	sy
 800553e:	61fb      	str	r3, [r7, #28]
}
 8005540:	bf00      	nop
 8005542:	bf00      	nop
 8005544:	e7fd      	b.n	8005542 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005546:	f002 f88f 	bl	8007668 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800554a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005552:	429a      	cmp	r2, r3
 8005554:	d302      	bcc.n	800555c <xQueueGenericSend+0xdc>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b02      	cmp	r3, #2
 800555a:	d129      	bne.n	80055b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800555c:	683a      	ldr	r2, [r7, #0]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005562:	f000 f9b7 	bl	80058d4 <prvCopyDataToQueue>
 8005566:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	2b00      	cmp	r3, #0
 800556e:	d010      	beq.n	8005592 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005572:	3324      	adds	r3, #36	@ 0x24
 8005574:	4618      	mov	r0, r3
 8005576:	f001 f945 	bl	8006804 <xTaskRemoveFromEventList>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d013      	beq.n	80055a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005580:	4b3f      	ldr	r3, [pc, #252]	@ (8005680 <xQueueGenericSend+0x200>)
 8005582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	f3bf 8f4f 	dsb	sy
 800558c:	f3bf 8f6f 	isb	sy
 8005590:	e00a      	b.n	80055a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005594:	2b00      	cmp	r3, #0
 8005596:	d007      	beq.n	80055a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005598:	4b39      	ldr	r3, [pc, #228]	@ (8005680 <xQueueGenericSend+0x200>)
 800559a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	f3bf 8f4f 	dsb	sy
 80055a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80055a8:	f002 f890 	bl	80076cc <vPortExitCritical>
				return pdPASS;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e063      	b.n	8005678 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d103      	bne.n	80055be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055b6:	f002 f889 	bl	80076cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80055ba:	2300      	movs	r3, #0
 80055bc:	e05c      	b.n	8005678 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d106      	bne.n	80055d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055c4:	f107 0314 	add.w	r3, r7, #20
 80055c8:	4618      	mov	r0, r3
 80055ca:	f001 f97f 	bl	80068cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055ce:	2301      	movs	r3, #1
 80055d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055d2:	f002 f87b 	bl	80076cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055d6:	f000 fe53 	bl	8006280 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055da:	f002 f845 	bl	8007668 <vPortEnterCritical>
 80055de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055e4:	b25b      	sxtb	r3, r3
 80055e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ea:	d103      	bne.n	80055f4 <xQueueGenericSend+0x174>
 80055ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055fa:	b25b      	sxtb	r3, r3
 80055fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005600:	d103      	bne.n	800560a <xQueueGenericSend+0x18a>
 8005602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800560a:	f002 f85f 	bl	80076cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800560e:	1d3a      	adds	r2, r7, #4
 8005610:	f107 0314 	add.w	r3, r7, #20
 8005614:	4611      	mov	r1, r2
 8005616:	4618      	mov	r0, r3
 8005618:	f001 f96e 	bl	80068f8 <xTaskCheckForTimeOut>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d124      	bne.n	800566c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005622:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005624:	f000 fa28 	bl	8005a78 <prvIsQueueFull>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d018      	beq.n	8005660 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800562e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005630:	3310      	adds	r3, #16
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	4611      	mov	r1, r2
 8005636:	4618      	mov	r0, r3
 8005638:	f001 f8be 	bl	80067b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800563c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800563e:	f000 f9b3 	bl	80059a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005642:	f000 fe2b 	bl	800629c <xTaskResumeAll>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	f47f af7c 	bne.w	8005546 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800564e:	4b0c      	ldr	r3, [pc, #48]	@ (8005680 <xQueueGenericSend+0x200>)
 8005650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	f3bf 8f4f 	dsb	sy
 800565a:	f3bf 8f6f 	isb	sy
 800565e:	e772      	b.n	8005546 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005660:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005662:	f000 f9a1 	bl	80059a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005666:	f000 fe19 	bl	800629c <xTaskResumeAll>
 800566a:	e76c      	b.n	8005546 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800566c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800566e:	f000 f99b 	bl	80059a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005672:	f000 fe13 	bl	800629c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005676:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005678:	4618      	mov	r0, r3
 800567a:	3738      	adds	r7, #56	@ 0x38
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	e000ed04 	.word	0xe000ed04

08005684 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b08e      	sub	sp, #56	@ 0x38
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800568e:	2300      	movs	r3, #0
 8005690:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005696:	2300      	movs	r3, #0
 8005698:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800569a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800569c:	2b00      	cmp	r3, #0
 800569e:	d10b      	bne.n	80056b8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80056a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a4:	f383 8811 	msr	BASEPRI, r3
 80056a8:	f3bf 8f6f 	isb	sy
 80056ac:	f3bf 8f4f 	dsb	sy
 80056b0:	623b      	str	r3, [r7, #32]
}
 80056b2:	bf00      	nop
 80056b4:	bf00      	nop
 80056b6:	e7fd      	b.n	80056b4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80056b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00b      	beq.n	80056d8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80056c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c4:	f383 8811 	msr	BASEPRI, r3
 80056c8:	f3bf 8f6f 	isb	sy
 80056cc:	f3bf 8f4f 	dsb	sy
 80056d0:	61fb      	str	r3, [r7, #28]
}
 80056d2:	bf00      	nop
 80056d4:	bf00      	nop
 80056d6:	e7fd      	b.n	80056d4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056d8:	f001 fb2e 	bl	8006d38 <xTaskGetSchedulerState>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d102      	bne.n	80056e8 <xQueueSemaphoreTake+0x64>
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <xQueueSemaphoreTake+0x68>
 80056e8:	2301      	movs	r3, #1
 80056ea:	e000      	b.n	80056ee <xQueueSemaphoreTake+0x6a>
 80056ec:	2300      	movs	r3, #0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10b      	bne.n	800570a <xQueueSemaphoreTake+0x86>
	__asm volatile
 80056f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f6:	f383 8811 	msr	BASEPRI, r3
 80056fa:	f3bf 8f6f 	isb	sy
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	61bb      	str	r3, [r7, #24]
}
 8005704:	bf00      	nop
 8005706:	bf00      	nop
 8005708:	e7fd      	b.n	8005706 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800570a:	f001 ffad 	bl	8007668 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800570e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005712:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005716:	2b00      	cmp	r3, #0
 8005718:	d024      	beq.n	8005764 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800571a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571c:	1e5a      	subs	r2, r3, #1
 800571e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005720:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d104      	bne.n	8005734 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800572a:	f001 fdf1 	bl	8007310 <pvTaskIncrementMutexHeldCount>
 800572e:	4602      	mov	r2, r0
 8005730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005732:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00f      	beq.n	800575c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800573c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800573e:	3310      	adds	r3, #16
 8005740:	4618      	mov	r0, r3
 8005742:	f001 f85f 	bl	8006804 <xTaskRemoveFromEventList>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d007      	beq.n	800575c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800574c:	4b54      	ldr	r3, [pc, #336]	@ (80058a0 <xQueueSemaphoreTake+0x21c>)
 800574e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005752:	601a      	str	r2, [r3, #0]
 8005754:	f3bf 8f4f 	dsb	sy
 8005758:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800575c:	f001 ffb6 	bl	80076cc <vPortExitCritical>
				return pdPASS;
 8005760:	2301      	movs	r3, #1
 8005762:	e098      	b.n	8005896 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d112      	bne.n	8005790 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800576a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00b      	beq.n	8005788 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	617b      	str	r3, [r7, #20]
}
 8005782:	bf00      	nop
 8005784:	bf00      	nop
 8005786:	e7fd      	b.n	8005784 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005788:	f001 ffa0 	bl	80076cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800578c:	2300      	movs	r3, #0
 800578e:	e082      	b.n	8005896 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005792:	2b00      	cmp	r3, #0
 8005794:	d106      	bne.n	80057a4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005796:	f107 030c 	add.w	r3, r7, #12
 800579a:	4618      	mov	r0, r3
 800579c:	f001 f896 	bl	80068cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80057a0:	2301      	movs	r3, #1
 80057a2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80057a4:	f001 ff92 	bl	80076cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80057a8:	f000 fd6a 	bl	8006280 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80057ac:	f001 ff5c 	bl	8007668 <vPortEnterCritical>
 80057b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057b6:	b25b      	sxtb	r3, r3
 80057b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057bc:	d103      	bne.n	80057c6 <xQueueSemaphoreTake+0x142>
 80057be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057cc:	b25b      	sxtb	r3, r3
 80057ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d2:	d103      	bne.n	80057dc <xQueueSemaphoreTake+0x158>
 80057d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057dc:	f001 ff76 	bl	80076cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057e0:	463a      	mov	r2, r7
 80057e2:	f107 030c 	add.w	r3, r7, #12
 80057e6:	4611      	mov	r1, r2
 80057e8:	4618      	mov	r0, r3
 80057ea:	f001 f885 	bl	80068f8 <xTaskCheckForTimeOut>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d132      	bne.n	800585a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80057f6:	f000 f929 	bl	8005a4c <prvIsQueueEmpty>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d026      	beq.n	800584e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d109      	bne.n	800581c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005808:	f001 ff2e 	bl	8007668 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800580c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	4618      	mov	r0, r3
 8005812:	f001 faaf 	bl	8006d74 <xTaskPriorityInherit>
 8005816:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005818:	f001 ff58 	bl	80076cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800581c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800581e:	3324      	adds	r3, #36	@ 0x24
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	4611      	mov	r1, r2
 8005824:	4618      	mov	r0, r3
 8005826:	f000 ffc7 	bl	80067b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800582a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800582c:	f000 f8bc 	bl	80059a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005830:	f000 fd34 	bl	800629c <xTaskResumeAll>
 8005834:	4603      	mov	r3, r0
 8005836:	2b00      	cmp	r3, #0
 8005838:	f47f af67 	bne.w	800570a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800583c:	4b18      	ldr	r3, [pc, #96]	@ (80058a0 <xQueueSemaphoreTake+0x21c>)
 800583e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005842:	601a      	str	r2, [r3, #0]
 8005844:	f3bf 8f4f 	dsb	sy
 8005848:	f3bf 8f6f 	isb	sy
 800584c:	e75d      	b.n	800570a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800584e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005850:	f000 f8aa 	bl	80059a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005854:	f000 fd22 	bl	800629c <xTaskResumeAll>
 8005858:	e757      	b.n	800570a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800585a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800585c:	f000 f8a4 	bl	80059a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005860:	f000 fd1c 	bl	800629c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005864:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005866:	f000 f8f1 	bl	8005a4c <prvIsQueueEmpty>
 800586a:	4603      	mov	r3, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	f43f af4c 	beq.w	800570a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00d      	beq.n	8005894 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005878:	f001 fef6 	bl	8007668 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800587c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800587e:	f000 f811 	bl	80058a4 <prvGetDisinheritPriorityAfterTimeout>
 8005882:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800588a:	4618      	mov	r0, r3
 800588c:	f001 fb70 	bl	8006f70 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005890:	f001 ff1c 	bl	80076cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005894:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005896:	4618      	mov	r0, r3
 8005898:	3738      	adds	r7, #56	@ 0x38
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	e000ed04 	.word	0xe000ed04

080058a4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d006      	beq.n	80058c2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f1c3 0307 	rsb	r3, r3, #7
 80058be:	60fb      	str	r3, [r7, #12]
 80058c0:	e001      	b.n	80058c6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80058c6:	68fb      	ldr	r3, [r7, #12]
	}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3714      	adds	r7, #20
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80058e0:	2300      	movs	r3, #0
 80058e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10d      	bne.n	800590e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d14d      	bne.n	8005996 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	4618      	mov	r0, r3
 8005900:	f001 faae 	bl	8006e60 <xTaskPriorityDisinherit>
 8005904:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	609a      	str	r2, [r3, #8]
 800590c:	e043      	b.n	8005996 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d119      	bne.n	8005948 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6858      	ldr	r0, [r3, #4]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591c:	461a      	mov	r2, r3
 800591e:	68b9      	ldr	r1, [r7, #8]
 8005920:	f002 fd3b 	bl	800839a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	685a      	ldr	r2, [r3, #4]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592c:	441a      	add	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	429a      	cmp	r2, r3
 800593c:	d32b      	bcc.n	8005996 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	605a      	str	r2, [r3, #4]
 8005946:	e026      	b.n	8005996 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	68d8      	ldr	r0, [r3, #12]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005950:	461a      	mov	r2, r3
 8005952:	68b9      	ldr	r1, [r7, #8]
 8005954:	f002 fd21 	bl	800839a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	68da      	ldr	r2, [r3, #12]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005960:	425b      	negs	r3, r3
 8005962:	441a      	add	r2, r3
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	68da      	ldr	r2, [r3, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	429a      	cmp	r2, r3
 8005972:	d207      	bcs.n	8005984 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	689a      	ldr	r2, [r3, #8]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597c:	425b      	negs	r3, r3
 800597e:	441a      	add	r2, r3
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2b02      	cmp	r3, #2
 8005988:	d105      	bne.n	8005996 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d002      	beq.n	8005996 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	3b01      	subs	r3, #1
 8005994:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	1c5a      	adds	r2, r3, #1
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800599e:	697b      	ldr	r3, [r7, #20]
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3718      	adds	r7, #24
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80059b0:	f001 fe5a 	bl	8007668 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059bc:	e011      	b.n	80059e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d012      	beq.n	80059ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	3324      	adds	r3, #36	@ 0x24
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 ff1a 	bl	8006804 <xTaskRemoveFromEventList>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80059d6:	f000 fff3 	bl	80069c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80059da:	7bfb      	ldrb	r3, [r7, #15]
 80059dc:	3b01      	subs	r3, #1
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	dce9      	bgt.n	80059be <prvUnlockQueue+0x16>
 80059ea:	e000      	b.n	80059ee <prvUnlockQueue+0x46>
					break;
 80059ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	22ff      	movs	r2, #255	@ 0xff
 80059f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80059f6:	f001 fe69 	bl	80076cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059fa:	f001 fe35 	bl	8007668 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a06:	e011      	b.n	8005a2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d012      	beq.n	8005a36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	3310      	adds	r3, #16
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fef5 	bl	8006804 <xTaskRemoveFromEventList>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d001      	beq.n	8005a24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a20:	f000 ffce 	bl	80069c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a24:	7bbb      	ldrb	r3, [r7, #14]
 8005a26:	3b01      	subs	r3, #1
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	dce9      	bgt.n	8005a08 <prvUnlockQueue+0x60>
 8005a34:	e000      	b.n	8005a38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	22ff      	movs	r2, #255	@ 0xff
 8005a3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a40:	f001 fe44 	bl	80076cc <vPortExitCritical>
}
 8005a44:	bf00      	nop
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a54:	f001 fe08 	bl	8007668 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d102      	bne.n	8005a66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a60:	2301      	movs	r3, #1
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	e001      	b.n	8005a6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a6a:	f001 fe2f 	bl	80076cc <vPortExitCritical>

	return xReturn;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3710      	adds	r7, #16
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a80:	f001 fdf2 	bl	8007668 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d102      	bne.n	8005a96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a90:	2301      	movs	r3, #1
 8005a92:	60fb      	str	r3, [r7, #12]
 8005a94:	e001      	b.n	8005a9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a96:	2300      	movs	r3, #0
 8005a98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a9a:	f001 fe17 	bl	80076cc <vPortExitCritical>

	return xReturn;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08e      	sub	sp, #56	@ 0x38
 8005aac:	af04      	add	r7, sp, #16
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
 8005ab4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10b      	bne.n	8005ad4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac0:	f383 8811 	msr	BASEPRI, r3
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	f3bf 8f4f 	dsb	sy
 8005acc:	623b      	str	r3, [r7, #32]
}
 8005ace:	bf00      	nop
 8005ad0:	bf00      	nop
 8005ad2:	e7fd      	b.n	8005ad0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d10b      	bne.n	8005af2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	61fb      	str	r3, [r7, #28]
}
 8005aec:	bf00      	nop
 8005aee:	bf00      	nop
 8005af0:	e7fd      	b.n	8005aee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005af2:	23ac      	movs	r3, #172	@ 0xac
 8005af4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	2bac      	cmp	r3, #172	@ 0xac
 8005afa:	d00b      	beq.n	8005b14 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b00:	f383 8811 	msr	BASEPRI, r3
 8005b04:	f3bf 8f6f 	isb	sy
 8005b08:	f3bf 8f4f 	dsb	sy
 8005b0c:	61bb      	str	r3, [r7, #24]
}
 8005b0e:	bf00      	nop
 8005b10:	bf00      	nop
 8005b12:	e7fd      	b.n	8005b10 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b14:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d01e      	beq.n	8005b5a <xTaskCreateStatic+0xb2>
 8005b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d01b      	beq.n	8005b5a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b24:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b2a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2e:	2202      	movs	r2, #2
 8005b30:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b34:	2300      	movs	r3, #0
 8005b36:	9303      	str	r3, [sp, #12]
 8005b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3a:	9302      	str	r3, [sp, #8]
 8005b3c:	f107 0314 	add.w	r3, r7, #20
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	68b9      	ldr	r1, [r7, #8]
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f000 f851 	bl	8005bf4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b52:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b54:	f000 f8f8 	bl	8005d48 <prvAddNewTaskToReadyList>
 8005b58:	e001      	b.n	8005b5e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b5e:	697b      	ldr	r3, [r7, #20]
	}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3728      	adds	r7, #40	@ 0x28
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b08c      	sub	sp, #48	@ 0x30
 8005b6c:	af04      	add	r7, sp, #16
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	603b      	str	r3, [r7, #0]
 8005b74:	4613      	mov	r3, r2
 8005b76:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b78:	88fb      	ldrh	r3, [r7, #6]
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f001 fe53 	bl	8007828 <pvPortMalloc>
 8005b82:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00e      	beq.n	8005ba8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b8a:	20ac      	movs	r0, #172	@ 0xac
 8005b8c:	f001 fe4c 	bl	8007828 <pvPortMalloc>
 8005b90:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d003      	beq.n	8005ba0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b9e:	e005      	b.n	8005bac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ba0:	6978      	ldr	r0, [r7, #20]
 8005ba2:	f001 ff0f 	bl	80079c4 <vPortFree>
 8005ba6:	e001      	b.n	8005bac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d017      	beq.n	8005be2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005bba:	88fa      	ldrh	r2, [r7, #6]
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	9303      	str	r3, [sp, #12]
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	9302      	str	r3, [sp, #8]
 8005bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc6:	9301      	str	r3, [sp, #4]
 8005bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	68b9      	ldr	r1, [r7, #8]
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f000 f80f 	bl	8005bf4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bd6:	69f8      	ldr	r0, [r7, #28]
 8005bd8:	f000 f8b6 	bl	8005d48 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	61bb      	str	r3, [r7, #24]
 8005be0:	e002      	b.n	8005be8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005be2:	f04f 33ff 	mov.w	r3, #4294967295
 8005be6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005be8:	69bb      	ldr	r3, [r7, #24]
	}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3720      	adds	r7, #32
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
	...

08005bf4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b088      	sub	sp, #32
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c04:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	21a5      	movs	r1, #165	@ 0xa5
 8005c0e:	f002 fae3 	bl	80081d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	4413      	add	r3, r2
 8005c22:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	f023 0307 	bic.w	r3, r3, #7
 8005c2a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	f003 0307 	and.w	r3, r3, #7
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00b      	beq.n	8005c4e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	617b      	str	r3, [r7, #20]
}
 8005c48:	bf00      	nop
 8005c4a:	bf00      	nop
 8005c4c:	e7fd      	b.n	8005c4a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d01f      	beq.n	8005c94 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c54:	2300      	movs	r3, #0
 8005c56:	61fb      	str	r3, [r7, #28]
 8005c58:	e012      	b.n	8005c80 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	4413      	add	r3, r2
 8005c60:	7819      	ldrb	r1, [r3, #0]
 8005c62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	4413      	add	r3, r2
 8005c68:	3334      	adds	r3, #52	@ 0x34
 8005c6a:	460a      	mov	r2, r1
 8005c6c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c6e:	68ba      	ldr	r2, [r7, #8]
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	4413      	add	r3, r2
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d006      	beq.n	8005c88 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	61fb      	str	r3, [r7, #28]
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	2b0f      	cmp	r3, #15
 8005c84:	d9e9      	bls.n	8005c5a <prvInitialiseNewTask+0x66>
 8005c86:	e000      	b.n	8005c8a <prvInitialiseNewTask+0x96>
			{
				break;
 8005c88:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c92:	e003      	b.n	8005c9c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9e:	2b06      	cmp	r3, #6
 8005ca0:	d901      	bls.n	8005ca6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005ca2:	2306      	movs	r3, #6
 8005ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005caa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cb0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cba:	3304      	adds	r3, #4
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f7ff fa83 	bl	80051c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc4:	3318      	adds	r3, #24
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7ff fa7e 	bl	80051c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cd0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd4:	f1c3 0207 	rsb	r2, r3, #7
 8005cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cda:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ce0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8005ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cea:	2200      	movs	r2, #0
 8005cec:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfa:	3358      	adds	r3, #88	@ 0x58
 8005cfc:	224c      	movs	r2, #76	@ 0x4c
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f002 fa69 	bl	80081d8 <memset>
 8005d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d08:	4a0c      	ldr	r2, [pc, #48]	@ (8005d3c <prvInitialiseNewTask+0x148>)
 8005d0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8005d40 <prvInitialiseNewTask+0x14c>)
 8005d10:	661a      	str	r2, [r3, #96]	@ 0x60
 8005d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d14:	4a0b      	ldr	r2, [pc, #44]	@ (8005d44 <prvInitialiseNewTask+0x150>)
 8005d16:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	68f9      	ldr	r1, [r7, #12]
 8005d1c:	69b8      	ldr	r0, [r7, #24]
 8005d1e:	f001 fb71 	bl	8007404 <pxPortInitialiseStack>
 8005d22:	4602      	mov	r2, r0
 8005d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d26:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d002      	beq.n	8005d34 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d32:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d34:	bf00      	nop
 8005d36:	3720      	adds	r7, #32
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	2000cc80 	.word	0x2000cc80
 8005d40:	2000cce8 	.word	0x2000cce8
 8005d44:	2000cd50 	.word	0x2000cd50

08005d48 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d50:	f001 fc8a 	bl	8007668 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d54:	4b2c      	ldr	r3, [pc, #176]	@ (8005e08 <prvAddNewTaskToReadyList+0xc0>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	4a2b      	ldr	r2, [pc, #172]	@ (8005e08 <prvAddNewTaskToReadyList+0xc0>)
 8005d5c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8005e0c <prvAddNewTaskToReadyList+0xc4>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d109      	bne.n	8005d7a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d66:	4a29      	ldr	r2, [pc, #164]	@ (8005e0c <prvAddNewTaskToReadyList+0xc4>)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d6c:	4b26      	ldr	r3, [pc, #152]	@ (8005e08 <prvAddNewTaskToReadyList+0xc0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d110      	bne.n	8005d96 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d74:	f000 fe48 	bl	8006a08 <prvInitialiseTaskLists>
 8005d78:	e00d      	b.n	8005d96 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d7a:	4b25      	ldr	r3, [pc, #148]	@ (8005e10 <prvAddNewTaskToReadyList+0xc8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d109      	bne.n	8005d96 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d82:	4b22      	ldr	r3, [pc, #136]	@ (8005e0c <prvAddNewTaskToReadyList+0xc4>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d802      	bhi.n	8005d96 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d90:	4a1e      	ldr	r2, [pc, #120]	@ (8005e0c <prvAddNewTaskToReadyList+0xc4>)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d96:	4b1f      	ldr	r3, [pc, #124]	@ (8005e14 <prvAddNewTaskToReadyList+0xcc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8005e14 <prvAddNewTaskToReadyList+0xcc>)
 8005d9e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005da0:	4b1c      	ldr	r3, [pc, #112]	@ (8005e14 <prvAddNewTaskToReadyList+0xcc>)
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dac:	2201      	movs	r2, #1
 8005dae:	409a      	lsls	r2, r3
 8005db0:	4b19      	ldr	r3, [pc, #100]	@ (8005e18 <prvAddNewTaskToReadyList+0xd0>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	4a18      	ldr	r2, [pc, #96]	@ (8005e18 <prvAddNewTaskToReadyList+0xd0>)
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	4413      	add	r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	4a15      	ldr	r2, [pc, #84]	@ (8005e1c <prvAddNewTaskToReadyList+0xd4>)
 8005dc8:	441a      	add	r2, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	3304      	adds	r3, #4
 8005dce:	4619      	mov	r1, r3
 8005dd0:	4610      	mov	r0, r2
 8005dd2:	f7ff fa06 	bl	80051e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005dd6:	f001 fc79 	bl	80076cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005dda:	4b0d      	ldr	r3, [pc, #52]	@ (8005e10 <prvAddNewTaskToReadyList+0xc8>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00e      	beq.n	8005e00 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005de2:	4b0a      	ldr	r3, [pc, #40]	@ (8005e0c <prvAddNewTaskToReadyList+0xc4>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d207      	bcs.n	8005e00 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005df0:	4b0b      	ldr	r3, [pc, #44]	@ (8005e20 <prvAddNewTaskToReadyList+0xd8>)
 8005df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e00:	bf00      	nop
 8005e02:	3708      	adds	r7, #8
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	200008d4 	.word	0x200008d4
 8005e0c:	200007d4 	.word	0x200007d4
 8005e10:	200008e0 	.word	0x200008e0
 8005e14:	200008f0 	.word	0x200008f0
 8005e18:	200008dc 	.word	0x200008dc
 8005e1c:	200007d8 	.word	0x200007d8
 8005e20:	e000ed04 	.word	0xe000ed04

08005e24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d018      	beq.n	8005e68 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e36:	4b14      	ldr	r3, [pc, #80]	@ (8005e88 <vTaskDelay+0x64>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00b      	beq.n	8005e56 <vTaskDelay+0x32>
	__asm volatile
 8005e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e42:	f383 8811 	msr	BASEPRI, r3
 8005e46:	f3bf 8f6f 	isb	sy
 8005e4a:	f3bf 8f4f 	dsb	sy
 8005e4e:	60bb      	str	r3, [r7, #8]
}
 8005e50:	bf00      	nop
 8005e52:	bf00      	nop
 8005e54:	e7fd      	b.n	8005e52 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e56:	f000 fa13 	bl	8006280 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f001 fa6b 	bl	8007338 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e62:	f000 fa1b 	bl	800629c <xTaskResumeAll>
 8005e66:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d107      	bne.n	8005e7e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e6e:	4b07      	ldr	r3, [pc, #28]	@ (8005e8c <vTaskDelay+0x68>)
 8005e70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e74:	601a      	str	r2, [r3, #0]
 8005e76:	f3bf 8f4f 	dsb	sy
 8005e7a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e7e:	bf00      	nop
 8005e80:	3710      	adds	r7, #16
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	200008fc 	.word	0x200008fc
 8005e8c:	e000ed04 	.word	0xe000ed04

08005e90 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b088      	sub	sp, #32
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10b      	bne.n	8005eba <eTaskGetState+0x2a>
	__asm volatile
 8005ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	60bb      	str	r3, [r7, #8]
}
 8005eb4:	bf00      	nop
 8005eb6:	bf00      	nop
 8005eb8:	e7fd      	b.n	8005eb6 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8005eba:	4b24      	ldr	r3, [pc, #144]	@ (8005f4c <eTaskGetState+0xbc>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d102      	bne.n	8005eca <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	77fb      	strb	r3, [r7, #31]
 8005ec8:	e03a      	b.n	8005f40 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8005eca:	f001 fbcd 	bl	8007668 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8005ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8005f50 <eTaskGetState+0xc0>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8005eda:	4b1e      	ldr	r3, [pc, #120]	@ (8005f54 <eTaskGetState+0xc4>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8005ee0:	f001 fbf4 	bl	80076cc <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d003      	beq.n	8005ef4 <eTaskGetState+0x64>
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d102      	bne.n	8005efa <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	77fb      	strb	r3, [r7, #31]
 8005ef8:	e022      	b.n	8005f40 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	4a16      	ldr	r2, [pc, #88]	@ (8005f58 <eTaskGetState+0xc8>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d112      	bne.n	8005f28 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10b      	bne.n	8005f22 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d102      	bne.n	8005f1c <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8005f16:	2302      	movs	r3, #2
 8005f18:	77fb      	strb	r3, [r7, #31]
 8005f1a:	e011      	b.n	8005f40 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	77fb      	strb	r3, [r7, #31]
 8005f20:	e00e      	b.n	8005f40 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8005f22:	2302      	movs	r3, #2
 8005f24:	77fb      	strb	r3, [r7, #31]
 8005f26:	e00b      	b.n	8005f40 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8005f5c <eTaskGetState+0xcc>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d002      	beq.n	8005f36 <eTaskGetState+0xa6>
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d102      	bne.n	8005f3c <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8005f36:	2304      	movs	r3, #4
 8005f38:	77fb      	strb	r3, [r7, #31]
 8005f3a:	e001      	b.n	8005f40 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8005f40:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005f42:	4618      	mov	r0, r3
 8005f44:	3720      	adds	r7, #32
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	200007d4 	.word	0x200007d4
 8005f50:	2000088c 	.word	0x2000088c
 8005f54:	20000890 	.word	0x20000890
 8005f58:	200008c0 	.word	0x200008c0
 8005f5c:	200008a8 	.word	0x200008a8

08005f60 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005f68:	f001 fb7e 	bl	8007668 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d102      	bne.n	8005f78 <vTaskSuspend+0x18>
 8005f72:	4b3d      	ldr	r3, [pc, #244]	@ (8006068 <vTaskSuspend+0x108>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	e000      	b.n	8005f7a <vTaskSuspend+0x1a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	3304      	adds	r3, #4
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7ff f98b 	bl	800529c <uxListRemove>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d115      	bne.n	8005fb8 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f90:	4936      	ldr	r1, [pc, #216]	@ (800606c <vTaskSuspend+0x10c>)
 8005f92:	4613      	mov	r3, r2
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	4413      	add	r3, r2
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	440b      	add	r3, r1
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10a      	bne.n	8005fb8 <vTaskSuspend+0x58>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fac:	43da      	mvns	r2, r3
 8005fae:	4b30      	ldr	r3, [pc, #192]	@ (8006070 <vTaskSuspend+0x110>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	4a2e      	ldr	r2, [pc, #184]	@ (8006070 <vTaskSuspend+0x110>)
 8005fb6:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d004      	beq.n	8005fca <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	3318      	adds	r3, #24
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff f969 	bl	800529c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3304      	adds	r3, #4
 8005fce:	4619      	mov	r1, r3
 8005fd0:	4828      	ldr	r0, [pc, #160]	@ (8006074 <vTaskSuspend+0x114>)
 8005fd2:	f7ff f906 	bl	80051e2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d103      	bne.n	8005fea <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005fea:	f001 fb6f 	bl	80076cc <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005fee:	4b22      	ldr	r3, [pc, #136]	@ (8006078 <vTaskSuspend+0x118>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d005      	beq.n	8006002 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8005ff6:	f001 fb37 	bl	8007668 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005ffa:	f000 fe7d 	bl	8006cf8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005ffe:	f001 fb65 	bl	80076cc <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006002:	4b19      	ldr	r3, [pc, #100]	@ (8006068 <vTaskSuspend+0x108>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	429a      	cmp	r2, r3
 800600a:	d128      	bne.n	800605e <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 800600c:	4b1a      	ldr	r3, [pc, #104]	@ (8006078 <vTaskSuspend+0x118>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d018      	beq.n	8006046 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006014:	4b19      	ldr	r3, [pc, #100]	@ (800607c <vTaskSuspend+0x11c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00b      	beq.n	8006034 <vTaskSuspend+0xd4>
	__asm volatile
 800601c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006020:	f383 8811 	msr	BASEPRI, r3
 8006024:	f3bf 8f6f 	isb	sy
 8006028:	f3bf 8f4f 	dsb	sy
 800602c:	60bb      	str	r3, [r7, #8]
}
 800602e:	bf00      	nop
 8006030:	bf00      	nop
 8006032:	e7fd      	b.n	8006030 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8006034:	4b12      	ldr	r3, [pc, #72]	@ (8006080 <vTaskSuspend+0x120>)
 8006036:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006044:	e00b      	b.n	800605e <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006046:	4b0b      	ldr	r3, [pc, #44]	@ (8006074 <vTaskSuspend+0x114>)
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	4b0e      	ldr	r3, [pc, #56]	@ (8006084 <vTaskSuspend+0x124>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	429a      	cmp	r2, r3
 8006050:	d103      	bne.n	800605a <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8006052:	4b05      	ldr	r3, [pc, #20]	@ (8006068 <vTaskSuspend+0x108>)
 8006054:	2200      	movs	r2, #0
 8006056:	601a      	str	r2, [r3, #0]
	}
 8006058:	e001      	b.n	800605e <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 800605a:	f000 fb07 	bl	800666c <vTaskSwitchContext>
	}
 800605e:	bf00      	nop
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	200007d4 	.word	0x200007d4
 800606c:	200007d8 	.word	0x200007d8
 8006070:	200008dc 	.word	0x200008dc
 8006074:	200008c0 	.word	0x200008c0
 8006078:	200008e0 	.word	0x200008e0
 800607c:	200008fc 	.word	0x200008fc
 8006080:	e000ed04 	.word	0xe000ed04
 8006084:	200008d4 	.word	0x200008d4

08006088 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006088:	b480      	push	{r7}
 800608a:	b087      	sub	sp, #28
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8006090:	2300      	movs	r3, #0
 8006092:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10b      	bne.n	80060b6 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800609e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a2:	f383 8811 	msr	BASEPRI, r3
 80060a6:	f3bf 8f6f 	isb	sy
 80060aa:	f3bf 8f4f 	dsb	sy
 80060ae:	60fb      	str	r3, [r7, #12]
}
 80060b0:	bf00      	nop
 80060b2:	bf00      	nop
 80060b4:	e7fd      	b.n	80060b2 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	695b      	ldr	r3, [r3, #20]
 80060ba:	4a0a      	ldr	r2, [pc, #40]	@ (80060e4 <prvTaskIsTaskSuspended+0x5c>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d10a      	bne.n	80060d6 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c4:	4a08      	ldr	r2, [pc, #32]	@ (80060e8 <prvTaskIsTaskSuspended+0x60>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d005      	beq.n	80060d6 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 80060d2:	2301      	movs	r3, #1
 80060d4:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80060d6:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80060d8:	4618      	mov	r0, r3
 80060da:	371c      	adds	r7, #28
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	200008c0 	.word	0x200008c0
 80060e8:	20000894 	.word	0x20000894

080060ec <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10b      	bne.n	8006116 <vTaskResume+0x2a>
	__asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	60bb      	str	r3, [r7, #8]
}
 8006110:	bf00      	nop
 8006112:	bf00      	nop
 8006114:	e7fd      	b.n	8006112 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8006116:	4b20      	ldr	r3, [pc, #128]	@ (8006198 <vTaskResume+0xac>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	429a      	cmp	r2, r3
 800611e:	d037      	beq.n	8006190 <vTaskResume+0xa4>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d034      	beq.n	8006190 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8006126:	f001 fa9f 	bl	8007668 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	f7ff ffac 	bl	8006088 <prvTaskIsTaskSuspended>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d02a      	beq.n	800618c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	3304      	adds	r3, #4
 800613a:	4618      	mov	r0, r3
 800613c:	f7ff f8ae 	bl	800529c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006144:	2201      	movs	r2, #1
 8006146:	409a      	lsls	r2, r3
 8006148:	4b14      	ldr	r3, [pc, #80]	@ (800619c <vTaskResume+0xb0>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4313      	orrs	r3, r2
 800614e:	4a13      	ldr	r2, [pc, #76]	@ (800619c <vTaskResume+0xb0>)
 8006150:	6013      	str	r3, [r2, #0]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006156:	4613      	mov	r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	4413      	add	r3, r2
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	4a10      	ldr	r2, [pc, #64]	@ (80061a0 <vTaskResume+0xb4>)
 8006160:	441a      	add	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	3304      	adds	r3, #4
 8006166:	4619      	mov	r1, r3
 8006168:	4610      	mov	r0, r2
 800616a:	f7ff f83a 	bl	80051e2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006172:	4b09      	ldr	r3, [pc, #36]	@ (8006198 <vTaskResume+0xac>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006178:	429a      	cmp	r2, r3
 800617a:	d307      	bcc.n	800618c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800617c:	4b09      	ldr	r3, [pc, #36]	@ (80061a4 <vTaskResume+0xb8>)
 800617e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800618c:	f001 fa9e 	bl	80076cc <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006190:	bf00      	nop
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	200007d4 	.word	0x200007d4
 800619c:	200008dc 	.word	0x200008dc
 80061a0:	200007d8 	.word	0x200007d8
 80061a4:	e000ed04 	.word	0xe000ed04

080061a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b08a      	sub	sp, #40	@ 0x28
 80061ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80061ae:	2300      	movs	r3, #0
 80061b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80061b2:	2300      	movs	r3, #0
 80061b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061b6:	463a      	mov	r2, r7
 80061b8:	1d39      	adds	r1, r7, #4
 80061ba:	f107 0308 	add.w	r3, r7, #8
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fa f9f4 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061c4:	6839      	ldr	r1, [r7, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	68ba      	ldr	r2, [r7, #8]
 80061ca:	9202      	str	r2, [sp, #8]
 80061cc:	9301      	str	r3, [sp, #4]
 80061ce:	2300      	movs	r3, #0
 80061d0:	9300      	str	r3, [sp, #0]
 80061d2:	2300      	movs	r3, #0
 80061d4:	460a      	mov	r2, r1
 80061d6:	4922      	ldr	r1, [pc, #136]	@ (8006260 <vTaskStartScheduler+0xb8>)
 80061d8:	4822      	ldr	r0, [pc, #136]	@ (8006264 <vTaskStartScheduler+0xbc>)
 80061da:	f7ff fc65 	bl	8005aa8 <xTaskCreateStatic>
 80061de:	4603      	mov	r3, r0
 80061e0:	4a21      	ldr	r2, [pc, #132]	@ (8006268 <vTaskStartScheduler+0xc0>)
 80061e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80061e4:	4b20      	ldr	r3, [pc, #128]	@ (8006268 <vTaskStartScheduler+0xc0>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d002      	beq.n	80061f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80061ec:	2301      	movs	r3, #1
 80061ee:	617b      	str	r3, [r7, #20]
 80061f0:	e001      	b.n	80061f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061f2:	2300      	movs	r3, #0
 80061f4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d11d      	bne.n	8006238 <vTaskStartScheduler+0x90>
	__asm volatile
 80061fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006200:	f383 8811 	msr	BASEPRI, r3
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	f3bf 8f4f 	dsb	sy
 800620c:	613b      	str	r3, [r7, #16]
}
 800620e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006210:	4b16      	ldr	r3, [pc, #88]	@ (800626c <vTaskStartScheduler+0xc4>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	3358      	adds	r3, #88	@ 0x58
 8006216:	4a16      	ldr	r2, [pc, #88]	@ (8006270 <vTaskStartScheduler+0xc8>)
 8006218:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800621a:	4b16      	ldr	r3, [pc, #88]	@ (8006274 <vTaskStartScheduler+0xcc>)
 800621c:	f04f 32ff 	mov.w	r2, #4294967295
 8006220:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006222:	4b15      	ldr	r3, [pc, #84]	@ (8006278 <vTaskStartScheduler+0xd0>)
 8006224:	2201      	movs	r2, #1
 8006226:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006228:	4b14      	ldr	r3, [pc, #80]	@ (800627c <vTaskStartScheduler+0xd4>)
 800622a:	2200      	movs	r2, #0
 800622c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800622e:	f7fa fdf7 	bl	8000e20 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006232:	f001 f975 	bl	8007520 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006236:	e00f      	b.n	8006258 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623e:	d10b      	bne.n	8006258 <vTaskStartScheduler+0xb0>
	__asm volatile
 8006240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	60fb      	str	r3, [r7, #12]
}
 8006252:	bf00      	nop
 8006254:	bf00      	nop
 8006256:	e7fd      	b.n	8006254 <vTaskStartScheduler+0xac>
}
 8006258:	bf00      	nop
 800625a:	3718      	adds	r7, #24
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	08009444 	.word	0x08009444
 8006264:	080069d9 	.word	0x080069d9
 8006268:	200008f8 	.word	0x200008f8
 800626c:	200007d4 	.word	0x200007d4
 8006270:	20000024 	.word	0x20000024
 8006274:	200008f4 	.word	0x200008f4
 8006278:	200008e0 	.word	0x200008e0
 800627c:	200008d8 	.word	0x200008d8

08006280 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006280:	b480      	push	{r7}
 8006282:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006284:	4b04      	ldr	r3, [pc, #16]	@ (8006298 <vTaskSuspendAll+0x18>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3301      	adds	r3, #1
 800628a:	4a03      	ldr	r2, [pc, #12]	@ (8006298 <vTaskSuspendAll+0x18>)
 800628c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800628e:	bf00      	nop
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr
 8006298:	200008fc 	.word	0x200008fc

0800629c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80062a2:	2300      	movs	r3, #0
 80062a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80062a6:	2300      	movs	r3, #0
 80062a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80062aa:	4b42      	ldr	r3, [pc, #264]	@ (80063b4 <xTaskResumeAll+0x118>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d10b      	bne.n	80062ca <xTaskResumeAll+0x2e>
	__asm volatile
 80062b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b6:	f383 8811 	msr	BASEPRI, r3
 80062ba:	f3bf 8f6f 	isb	sy
 80062be:	f3bf 8f4f 	dsb	sy
 80062c2:	603b      	str	r3, [r7, #0]
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop
 80062c8:	e7fd      	b.n	80062c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062ca:	f001 f9cd 	bl	8007668 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062ce:	4b39      	ldr	r3, [pc, #228]	@ (80063b4 <xTaskResumeAll+0x118>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3b01      	subs	r3, #1
 80062d4:	4a37      	ldr	r2, [pc, #220]	@ (80063b4 <xTaskResumeAll+0x118>)
 80062d6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062d8:	4b36      	ldr	r3, [pc, #216]	@ (80063b4 <xTaskResumeAll+0x118>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d161      	bne.n	80063a4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062e0:	4b35      	ldr	r3, [pc, #212]	@ (80063b8 <xTaskResumeAll+0x11c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d05d      	beq.n	80063a4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062e8:	e02e      	b.n	8006348 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062ea:	4b34      	ldr	r3, [pc, #208]	@ (80063bc <xTaskResumeAll+0x120>)
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	3318      	adds	r3, #24
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7fe ffd0 	bl	800529c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	3304      	adds	r3, #4
 8006300:	4618      	mov	r0, r3
 8006302:	f7fe ffcb 	bl	800529c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630a:	2201      	movs	r2, #1
 800630c:	409a      	lsls	r2, r3
 800630e:	4b2c      	ldr	r3, [pc, #176]	@ (80063c0 <xTaskResumeAll+0x124>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4313      	orrs	r3, r2
 8006314:	4a2a      	ldr	r2, [pc, #168]	@ (80063c0 <xTaskResumeAll+0x124>)
 8006316:	6013      	str	r3, [r2, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800631c:	4613      	mov	r3, r2
 800631e:	009b      	lsls	r3, r3, #2
 8006320:	4413      	add	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4a27      	ldr	r2, [pc, #156]	@ (80063c4 <xTaskResumeAll+0x128>)
 8006326:	441a      	add	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	3304      	adds	r3, #4
 800632c:	4619      	mov	r1, r3
 800632e:	4610      	mov	r0, r2
 8006330:	f7fe ff57 	bl	80051e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006338:	4b23      	ldr	r3, [pc, #140]	@ (80063c8 <xTaskResumeAll+0x12c>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633e:	429a      	cmp	r2, r3
 8006340:	d302      	bcc.n	8006348 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006342:	4b22      	ldr	r3, [pc, #136]	@ (80063cc <xTaskResumeAll+0x130>)
 8006344:	2201      	movs	r2, #1
 8006346:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006348:	4b1c      	ldr	r3, [pc, #112]	@ (80063bc <xTaskResumeAll+0x120>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1cc      	bne.n	80062ea <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006356:	f000 fccf 	bl	8006cf8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800635a:	4b1d      	ldr	r3, [pc, #116]	@ (80063d0 <xTaskResumeAll+0x134>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d010      	beq.n	8006388 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006366:	f000 f8c7 	bl	80064f8 <xTaskIncrementTick>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d002      	beq.n	8006376 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006370:	4b16      	ldr	r3, [pc, #88]	@ (80063cc <xTaskResumeAll+0x130>)
 8006372:	2201      	movs	r2, #1
 8006374:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	3b01      	subs	r3, #1
 800637a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1f1      	bne.n	8006366 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006382:	4b13      	ldr	r3, [pc, #76]	@ (80063d0 <xTaskResumeAll+0x134>)
 8006384:	2200      	movs	r2, #0
 8006386:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006388:	4b10      	ldr	r3, [pc, #64]	@ (80063cc <xTaskResumeAll+0x130>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d009      	beq.n	80063a4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006390:	2301      	movs	r3, #1
 8006392:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006394:	4b0f      	ldr	r3, [pc, #60]	@ (80063d4 <xTaskResumeAll+0x138>)
 8006396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800639a:	601a      	str	r2, [r3, #0]
 800639c:	f3bf 8f4f 	dsb	sy
 80063a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063a4:	f001 f992 	bl	80076cc <vPortExitCritical>

	return xAlreadyYielded;
 80063a8:	68bb      	ldr	r3, [r7, #8]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	200008fc 	.word	0x200008fc
 80063b8:	200008d4 	.word	0x200008d4
 80063bc:	20000894 	.word	0x20000894
 80063c0:	200008dc 	.word	0x200008dc
 80063c4:	200007d8 	.word	0x200007d8
 80063c8:	200007d4 	.word	0x200007d4
 80063cc:	200008e8 	.word	0x200008e8
 80063d0:	200008e4 	.word	0x200008e4
 80063d4:	e000ed04 	.word	0xe000ed04

080063d8 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80063e4:	2300      	movs	r3, #0
 80063e6:	617b      	str	r3, [r7, #20]
 80063e8:	2307      	movs	r3, #7
 80063ea:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 80063ec:	f7ff ff48 	bl	8006280 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 80063f0:	4b3b      	ldr	r3, [pc, #236]	@ (80064e0 <uxTaskGetSystemState+0x108>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d36a      	bcc.n	80064d0 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	3b01      	subs	r3, #1
 80063fe:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	4613      	mov	r3, r2
 8006404:	00db      	lsls	r3, r3, #3
 8006406:	4413      	add	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	461a      	mov	r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	1898      	adds	r0, r3, r2
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4413      	add	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4a32      	ldr	r2, [pc, #200]	@ (80064e4 <uxTaskGetSystemState+0x10c>)
 800641c:	4413      	add	r3, r2
 800641e:	2201      	movs	r2, #1
 8006420:	4619      	mov	r1, r3
 8006422:	f000 fbc5 	bl	8006bb0 <prvListTasksWithinSingleList>
 8006426:	4602      	mov	r2, r0
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	4413      	add	r3, r2
 800642c:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1e2      	bne.n	80063fa <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	4613      	mov	r3, r2
 8006438:	00db      	lsls	r3, r3, #3
 800643a:	4413      	add	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	461a      	mov	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	4413      	add	r3, r2
 8006444:	4a28      	ldr	r2, [pc, #160]	@ (80064e8 <uxTaskGetSystemState+0x110>)
 8006446:	6811      	ldr	r1, [r2, #0]
 8006448:	2202      	movs	r2, #2
 800644a:	4618      	mov	r0, r3
 800644c:	f000 fbb0 	bl	8006bb0 <prvListTasksWithinSingleList>
 8006450:	4602      	mov	r2, r0
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	4413      	add	r3, r2
 8006456:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8006458:	697a      	ldr	r2, [r7, #20]
 800645a:	4613      	mov	r3, r2
 800645c:	00db      	lsls	r3, r3, #3
 800645e:	4413      	add	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	461a      	mov	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	4413      	add	r3, r2
 8006468:	4a20      	ldr	r2, [pc, #128]	@ (80064ec <uxTaskGetSystemState+0x114>)
 800646a:	6811      	ldr	r1, [r2, #0]
 800646c:	2202      	movs	r2, #2
 800646e:	4618      	mov	r0, r3
 8006470:	f000 fb9e 	bl	8006bb0 <prvListTasksWithinSingleList>
 8006474:	4602      	mov	r2, r0
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	4413      	add	r3, r2
 800647a:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	4613      	mov	r3, r2
 8006480:	00db      	lsls	r3, r3, #3
 8006482:	4413      	add	r3, r2
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	461a      	mov	r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	4413      	add	r3, r2
 800648c:	2204      	movs	r2, #4
 800648e:	4918      	ldr	r1, [pc, #96]	@ (80064f0 <uxTaskGetSystemState+0x118>)
 8006490:	4618      	mov	r0, r3
 8006492:	f000 fb8d 	bl	8006bb0 <prvListTasksWithinSingleList>
 8006496:	4602      	mov	r2, r0
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	4413      	add	r3, r2
 800649c:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	4613      	mov	r3, r2
 80064a2:	00db      	lsls	r3, r3, #3
 80064a4:	4413      	add	r3, r2
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	461a      	mov	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4413      	add	r3, r2
 80064ae:	2203      	movs	r2, #3
 80064b0:	4910      	ldr	r1, [pc, #64]	@ (80064f4 <uxTaskGetSystemState+0x11c>)
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 fb7c 	bl	8006bb0 <prvListTasksWithinSingleList>
 80064b8:	4602      	mov	r2, r0
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	4413      	add	r3, r2
 80064be:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d004      	beq.n	80064d0 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80064c6:	f7fa fcb9 	bl	8000e3c <getRunTimeCounterValue>
 80064ca:	4602      	mov	r2, r0
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 80064d0:	f7ff fee4 	bl	800629c <xTaskResumeAll>

		return uxTask;
 80064d4:	697b      	ldr	r3, [r7, #20]
	}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	200008d4 	.word	0x200008d4
 80064e4:	200007d8 	.word	0x200007d8
 80064e8:	2000088c 	.word	0x2000088c
 80064ec:	20000890 	.word	0x20000890
 80064f0:	200008a8 	.word	0x200008a8
 80064f4:	200008c0 	.word	0x200008c0

080064f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80064fe:	2300      	movs	r3, #0
 8006500:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006502:	4b4f      	ldr	r3, [pc, #316]	@ (8006640 <xTaskIncrementTick+0x148>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	f040 808f 	bne.w	800662a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800650c:	4b4d      	ldr	r3, [pc, #308]	@ (8006644 <xTaskIncrementTick+0x14c>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	3301      	adds	r3, #1
 8006512:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006514:	4a4b      	ldr	r2, [pc, #300]	@ (8006644 <xTaskIncrementTick+0x14c>)
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d121      	bne.n	8006564 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006520:	4b49      	ldr	r3, [pc, #292]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00b      	beq.n	8006542 <xTaskIncrementTick+0x4a>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	603b      	str	r3, [r7, #0]
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	e7fd      	b.n	800653e <xTaskIncrementTick+0x46>
 8006542:	4b41      	ldr	r3, [pc, #260]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	4b40      	ldr	r3, [pc, #256]	@ (800664c <xTaskIncrementTick+0x154>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a3e      	ldr	r2, [pc, #248]	@ (8006648 <xTaskIncrementTick+0x150>)
 800654e:	6013      	str	r3, [r2, #0]
 8006550:	4a3e      	ldr	r2, [pc, #248]	@ (800664c <xTaskIncrementTick+0x154>)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	4b3e      	ldr	r3, [pc, #248]	@ (8006650 <xTaskIncrementTick+0x158>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3301      	adds	r3, #1
 800655c:	4a3c      	ldr	r2, [pc, #240]	@ (8006650 <xTaskIncrementTick+0x158>)
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	f000 fbca 	bl	8006cf8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006564:	4b3b      	ldr	r3, [pc, #236]	@ (8006654 <xTaskIncrementTick+0x15c>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	429a      	cmp	r2, r3
 800656c:	d348      	bcc.n	8006600 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800656e:	4b36      	ldr	r3, [pc, #216]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d104      	bne.n	8006582 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006578:	4b36      	ldr	r3, [pc, #216]	@ (8006654 <xTaskIncrementTick+0x15c>)
 800657a:	f04f 32ff 	mov.w	r2, #4294967295
 800657e:	601a      	str	r2, [r3, #0]
					break;
 8006580:	e03e      	b.n	8006600 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006582:	4b31      	ldr	r3, [pc, #196]	@ (8006648 <xTaskIncrementTick+0x150>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	429a      	cmp	r2, r3
 8006598:	d203      	bcs.n	80065a2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800659a:	4a2e      	ldr	r2, [pc, #184]	@ (8006654 <xTaskIncrementTick+0x15c>)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80065a0:	e02e      	b.n	8006600 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	3304      	adds	r3, #4
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe fe78 	bl	800529c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d004      	beq.n	80065be <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	3318      	adds	r3, #24
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7fe fe6f 	bl	800529c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c2:	2201      	movs	r2, #1
 80065c4:	409a      	lsls	r2, r3
 80065c6:	4b24      	ldr	r3, [pc, #144]	@ (8006658 <xTaskIncrementTick+0x160>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	4a22      	ldr	r2, [pc, #136]	@ (8006658 <xTaskIncrementTick+0x160>)
 80065ce:	6013      	str	r3, [r2, #0]
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d4:	4613      	mov	r3, r2
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	4413      	add	r3, r2
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	4a1f      	ldr	r2, [pc, #124]	@ (800665c <xTaskIncrementTick+0x164>)
 80065de:	441a      	add	r2, r3
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	3304      	adds	r3, #4
 80065e4:	4619      	mov	r1, r3
 80065e6:	4610      	mov	r0, r2
 80065e8:	f7fe fdfb 	bl	80051e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006660 <xTaskIncrementTick+0x168>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d3b9      	bcc.n	800656e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80065fa:	2301      	movs	r3, #1
 80065fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065fe:	e7b6      	b.n	800656e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006600:	4b17      	ldr	r3, [pc, #92]	@ (8006660 <xTaskIncrementTick+0x168>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006606:	4915      	ldr	r1, [pc, #84]	@ (800665c <xTaskIncrementTick+0x164>)
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	440b      	add	r3, r1
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2b01      	cmp	r3, #1
 8006616:	d901      	bls.n	800661c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006618:	2301      	movs	r3, #1
 800661a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800661c:	4b11      	ldr	r3, [pc, #68]	@ (8006664 <xTaskIncrementTick+0x16c>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d007      	beq.n	8006634 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006624:	2301      	movs	r3, #1
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	e004      	b.n	8006634 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800662a:	4b0f      	ldr	r3, [pc, #60]	@ (8006668 <xTaskIncrementTick+0x170>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3301      	adds	r3, #1
 8006630:	4a0d      	ldr	r2, [pc, #52]	@ (8006668 <xTaskIncrementTick+0x170>)
 8006632:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006634:	697b      	ldr	r3, [r7, #20]
}
 8006636:	4618      	mov	r0, r3
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	200008fc 	.word	0x200008fc
 8006644:	200008d8 	.word	0x200008d8
 8006648:	2000088c 	.word	0x2000088c
 800664c:	20000890 	.word	0x20000890
 8006650:	200008ec 	.word	0x200008ec
 8006654:	200008f4 	.word	0x200008f4
 8006658:	200008dc 	.word	0x200008dc
 800665c:	200007d8 	.word	0x200007d8
 8006660:	200007d4 	.word	0x200007d4
 8006664:	200008e8 	.word	0x200008e8
 8006668:	200008e4 	.word	0x200008e4

0800666c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b088      	sub	sp, #32
 8006670:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006672:	4b49      	ldr	r3, [pc, #292]	@ (8006798 <vTaskSwitchContext+0x12c>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800667a:	4b48      	ldr	r3, [pc, #288]	@ (800679c <vTaskSwitchContext+0x130>)
 800667c:	2201      	movs	r2, #1
 800667e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006680:	e085      	b.n	800678e <vTaskSwitchContext+0x122>
		xYieldPending = pdFALSE;
 8006682:	4b46      	ldr	r3, [pc, #280]	@ (800679c <vTaskSwitchContext+0x130>)
 8006684:	2200      	movs	r2, #0
 8006686:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8006688:	f7fa fbd8 	bl	8000e3c <getRunTimeCounterValue>
 800668c:	4603      	mov	r3, r0
 800668e:	4a44      	ldr	r2, [pc, #272]	@ (80067a0 <vTaskSwitchContext+0x134>)
 8006690:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8006692:	4b43      	ldr	r3, [pc, #268]	@ (80067a0 <vTaskSwitchContext+0x134>)
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	4b43      	ldr	r3, [pc, #268]	@ (80067a4 <vTaskSwitchContext+0x138>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	429a      	cmp	r2, r3
 800669c:	d909      	bls.n	80066b2 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800669e:	4b42      	ldr	r3, [pc, #264]	@ (80067a8 <vTaskSwitchContext+0x13c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80066a4:	4a3e      	ldr	r2, [pc, #248]	@ (80067a0 <vTaskSwitchContext+0x134>)
 80066a6:	6810      	ldr	r0, [r2, #0]
 80066a8:	4a3e      	ldr	r2, [pc, #248]	@ (80067a4 <vTaskSwitchContext+0x138>)
 80066aa:	6812      	ldr	r2, [r2, #0]
 80066ac:	1a82      	subs	r2, r0, r2
 80066ae:	440a      	add	r2, r1
 80066b0:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 80066b2:	4b3b      	ldr	r3, [pc, #236]	@ (80067a0 <vTaskSwitchContext+0x134>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a3b      	ldr	r2, [pc, #236]	@ (80067a4 <vTaskSwitchContext+0x138>)
 80066b8:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80066ba:	4b3b      	ldr	r3, [pc, #236]	@ (80067a8 <vTaskSwitchContext+0x13c>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c0:	61fb      	str	r3, [r7, #28]
 80066c2:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80066c6:	61bb      	str	r3, [r7, #24]
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	69ba      	ldr	r2, [r7, #24]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d111      	bne.n	80066f6 <vTaskSwitchContext+0x8a>
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	3304      	adds	r3, #4
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	69ba      	ldr	r2, [r7, #24]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d10b      	bne.n	80066f6 <vTaskSwitchContext+0x8a>
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	3308      	adds	r3, #8
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	69ba      	ldr	r2, [r7, #24]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d105      	bne.n	80066f6 <vTaskSwitchContext+0x8a>
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	330c      	adds	r3, #12
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	69ba      	ldr	r2, [r7, #24]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d008      	beq.n	8006708 <vTaskSwitchContext+0x9c>
 80066f6:	4b2c      	ldr	r3, [pc, #176]	@ (80067a8 <vTaskSwitchContext+0x13c>)
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	4b2b      	ldr	r3, [pc, #172]	@ (80067a8 <vTaskSwitchContext+0x13c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3334      	adds	r3, #52	@ 0x34
 8006700:	4619      	mov	r1, r3
 8006702:	4610      	mov	r0, r2
 8006704:	f7fa fb76 	bl	8000df4 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006708:	4b28      	ldr	r3, [pc, #160]	@ (80067ac <vTaskSwitchContext+0x140>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	fab3 f383 	clz	r3, r3
 8006714:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006716:	7afb      	ldrb	r3, [r7, #11]
 8006718:	f1c3 031f 	rsb	r3, r3, #31
 800671c:	617b      	str	r3, [r7, #20]
 800671e:	4924      	ldr	r1, [pc, #144]	@ (80067b0 <vTaskSwitchContext+0x144>)
 8006720:	697a      	ldr	r2, [r7, #20]
 8006722:	4613      	mov	r3, r2
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	4413      	add	r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	440b      	add	r3, r1
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d10b      	bne.n	800674a <vTaskSwitchContext+0xde>
	__asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	607b      	str	r3, [r7, #4]
}
 8006744:	bf00      	nop
 8006746:	bf00      	nop
 8006748:	e7fd      	b.n	8006746 <vTaskSwitchContext+0xda>
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	4613      	mov	r3, r2
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4413      	add	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4a16      	ldr	r2, [pc, #88]	@ (80067b0 <vTaskSwitchContext+0x144>)
 8006756:	4413      	add	r3, r2
 8006758:	613b      	str	r3, [r7, #16]
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	685a      	ldr	r2, [r3, #4]
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	605a      	str	r2, [r3, #4]
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	685a      	ldr	r2, [r3, #4]
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	3308      	adds	r3, #8
 800676c:	429a      	cmp	r2, r3
 800676e:	d104      	bne.n	800677a <vTaskSwitchContext+0x10e>
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	605a      	str	r2, [r3, #4]
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	4a09      	ldr	r2, [pc, #36]	@ (80067a8 <vTaskSwitchContext+0x13c>)
 8006782:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006784:	4b08      	ldr	r3, [pc, #32]	@ (80067a8 <vTaskSwitchContext+0x13c>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3358      	adds	r3, #88	@ 0x58
 800678a:	4a0a      	ldr	r2, [pc, #40]	@ (80067b4 <vTaskSwitchContext+0x148>)
 800678c:	6013      	str	r3, [r2, #0]
}
 800678e:	bf00      	nop
 8006790:	3720      	adds	r7, #32
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	200008fc 	.word	0x200008fc
 800679c:	200008e8 	.word	0x200008e8
 80067a0:	20000904 	.word	0x20000904
 80067a4:	20000900 	.word	0x20000900
 80067a8:	200007d4 	.word	0x200007d4
 80067ac:	200008dc 	.word	0x200008dc
 80067b0:	200007d8 	.word	0x200007d8
 80067b4:	20000024 	.word	0x20000024

080067b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10b      	bne.n	80067e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80067c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067cc:	f383 8811 	msr	BASEPRI, r3
 80067d0:	f3bf 8f6f 	isb	sy
 80067d4:	f3bf 8f4f 	dsb	sy
 80067d8:	60fb      	str	r3, [r7, #12]
}
 80067da:	bf00      	nop
 80067dc:	bf00      	nop
 80067de:	e7fd      	b.n	80067dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80067e0:	4b07      	ldr	r3, [pc, #28]	@ (8006800 <vTaskPlaceOnEventList+0x48>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3318      	adds	r3, #24
 80067e6:	4619      	mov	r1, r3
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f7fe fd1e 	bl	800522a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80067ee:	2101      	movs	r1, #1
 80067f0:	6838      	ldr	r0, [r7, #0]
 80067f2:	f000 fda1 	bl	8007338 <prvAddCurrentTaskToDelayedList>
}
 80067f6:	bf00      	nop
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	200007d4 	.word	0x200007d4

08006804 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10b      	bne.n	8006832 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800681a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681e:	f383 8811 	msr	BASEPRI, r3
 8006822:	f3bf 8f6f 	isb	sy
 8006826:	f3bf 8f4f 	dsb	sy
 800682a:	60fb      	str	r3, [r7, #12]
}
 800682c:	bf00      	nop
 800682e:	bf00      	nop
 8006830:	e7fd      	b.n	800682e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	3318      	adds	r3, #24
 8006836:	4618      	mov	r0, r3
 8006838:	f7fe fd30 	bl	800529c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800683c:	4b1d      	ldr	r3, [pc, #116]	@ (80068b4 <xTaskRemoveFromEventList+0xb0>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d11c      	bne.n	800687e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	3304      	adds	r3, #4
 8006848:	4618      	mov	r0, r3
 800684a:	f7fe fd27 	bl	800529c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006852:	2201      	movs	r2, #1
 8006854:	409a      	lsls	r2, r3
 8006856:	4b18      	ldr	r3, [pc, #96]	@ (80068b8 <xTaskRemoveFromEventList+0xb4>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4313      	orrs	r3, r2
 800685c:	4a16      	ldr	r2, [pc, #88]	@ (80068b8 <xTaskRemoveFromEventList+0xb4>)
 800685e:	6013      	str	r3, [r2, #0]
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006864:	4613      	mov	r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4413      	add	r3, r2
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4a13      	ldr	r2, [pc, #76]	@ (80068bc <xTaskRemoveFromEventList+0xb8>)
 800686e:	441a      	add	r2, r3
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	3304      	adds	r3, #4
 8006874:	4619      	mov	r1, r3
 8006876:	4610      	mov	r0, r2
 8006878:	f7fe fcb3 	bl	80051e2 <vListInsertEnd>
 800687c:	e005      	b.n	800688a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	3318      	adds	r3, #24
 8006882:	4619      	mov	r1, r3
 8006884:	480e      	ldr	r0, [pc, #56]	@ (80068c0 <xTaskRemoveFromEventList+0xbc>)
 8006886:	f7fe fcac 	bl	80051e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688e:	4b0d      	ldr	r3, [pc, #52]	@ (80068c4 <xTaskRemoveFromEventList+0xc0>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006894:	429a      	cmp	r2, r3
 8006896:	d905      	bls.n	80068a4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006898:	2301      	movs	r3, #1
 800689a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800689c:	4b0a      	ldr	r3, [pc, #40]	@ (80068c8 <xTaskRemoveFromEventList+0xc4>)
 800689e:	2201      	movs	r2, #1
 80068a0:	601a      	str	r2, [r3, #0]
 80068a2:	e001      	b.n	80068a8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80068a4:	2300      	movs	r3, #0
 80068a6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80068a8:	697b      	ldr	r3, [r7, #20]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	200008fc 	.word	0x200008fc
 80068b8:	200008dc 	.word	0x200008dc
 80068bc:	200007d8 	.word	0x200007d8
 80068c0:	20000894 	.word	0x20000894
 80068c4:	200007d4 	.word	0x200007d4
 80068c8:	200008e8 	.word	0x200008e8

080068cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80068cc:	b480      	push	{r7}
 80068ce:	b083      	sub	sp, #12
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80068d4:	4b06      	ldr	r3, [pc, #24]	@ (80068f0 <vTaskInternalSetTimeOutState+0x24>)
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80068dc:	4b05      	ldr	r3, [pc, #20]	@ (80068f4 <vTaskInternalSetTimeOutState+0x28>)
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	605a      	str	r2, [r3, #4]
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr
 80068f0:	200008ec 	.word	0x200008ec
 80068f4:	200008d8 	.word	0x200008d8

080068f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b088      	sub	sp, #32
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d10b      	bne.n	8006920 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690c:	f383 8811 	msr	BASEPRI, r3
 8006910:	f3bf 8f6f 	isb	sy
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	613b      	str	r3, [r7, #16]
}
 800691a:	bf00      	nop
 800691c:	bf00      	nop
 800691e:	e7fd      	b.n	800691c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10b      	bne.n	800693e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692a:	f383 8811 	msr	BASEPRI, r3
 800692e:	f3bf 8f6f 	isb	sy
 8006932:	f3bf 8f4f 	dsb	sy
 8006936:	60fb      	str	r3, [r7, #12]
}
 8006938:	bf00      	nop
 800693a:	bf00      	nop
 800693c:	e7fd      	b.n	800693a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800693e:	f000 fe93 	bl	8007668 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006942:	4b1d      	ldr	r3, [pc, #116]	@ (80069b8 <xTaskCheckForTimeOut+0xc0>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	69ba      	ldr	r2, [r7, #24]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695a:	d102      	bne.n	8006962 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800695c:	2300      	movs	r3, #0
 800695e:	61fb      	str	r3, [r7, #28]
 8006960:	e023      	b.n	80069aa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	4b15      	ldr	r3, [pc, #84]	@ (80069bc <xTaskCheckForTimeOut+0xc4>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	429a      	cmp	r2, r3
 800696c:	d007      	beq.n	800697e <xTaskCheckForTimeOut+0x86>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	69ba      	ldr	r2, [r7, #24]
 8006974:	429a      	cmp	r2, r3
 8006976:	d302      	bcc.n	800697e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006978:	2301      	movs	r3, #1
 800697a:	61fb      	str	r3, [r7, #28]
 800697c:	e015      	b.n	80069aa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	429a      	cmp	r2, r3
 8006986:	d20b      	bcs.n	80069a0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	1ad2      	subs	r2, r2, r3
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7ff ff99 	bl	80068cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800699a:	2300      	movs	r3, #0
 800699c:	61fb      	str	r3, [r7, #28]
 800699e:	e004      	b.n	80069aa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80069a6:	2301      	movs	r3, #1
 80069a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80069aa:	f000 fe8f 	bl	80076cc <vPortExitCritical>

	return xReturn;
 80069ae:	69fb      	ldr	r3, [r7, #28]
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3720      	adds	r7, #32
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	200008d8 	.word	0x200008d8
 80069bc:	200008ec 	.word	0x200008ec

080069c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80069c0:	b480      	push	{r7}
 80069c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80069c4:	4b03      	ldr	r3, [pc, #12]	@ (80069d4 <vTaskMissedYield+0x14>)
 80069c6:	2201      	movs	r2, #1
 80069c8:	601a      	str	r2, [r3, #0]
}
 80069ca:	bf00      	nop
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr
 80069d4:	200008e8 	.word	0x200008e8

080069d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80069e0:	f000 f852 	bl	8006a88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80069e4:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <prvIdleTask+0x28>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d9f9      	bls.n	80069e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80069ec:	4b05      	ldr	r3, [pc, #20]	@ (8006a04 <prvIdleTask+0x2c>)
 80069ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069f2:	601a      	str	r2, [r3, #0]
 80069f4:	f3bf 8f4f 	dsb	sy
 80069f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80069fc:	e7f0      	b.n	80069e0 <prvIdleTask+0x8>
 80069fe:	bf00      	nop
 8006a00:	200007d8 	.word	0x200007d8
 8006a04:	e000ed04 	.word	0xe000ed04

08006a08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a0e:	2300      	movs	r3, #0
 8006a10:	607b      	str	r3, [r7, #4]
 8006a12:	e00c      	b.n	8006a2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	4613      	mov	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	4413      	add	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	4a12      	ldr	r2, [pc, #72]	@ (8006a68 <prvInitialiseTaskLists+0x60>)
 8006a20:	4413      	add	r3, r2
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7fe fbb0 	bl	8005188 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	607b      	str	r3, [r7, #4]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d9ef      	bls.n	8006a14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a34:	480d      	ldr	r0, [pc, #52]	@ (8006a6c <prvInitialiseTaskLists+0x64>)
 8006a36:	f7fe fba7 	bl	8005188 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a3a:	480d      	ldr	r0, [pc, #52]	@ (8006a70 <prvInitialiseTaskLists+0x68>)
 8006a3c:	f7fe fba4 	bl	8005188 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a40:	480c      	ldr	r0, [pc, #48]	@ (8006a74 <prvInitialiseTaskLists+0x6c>)
 8006a42:	f7fe fba1 	bl	8005188 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a46:	480c      	ldr	r0, [pc, #48]	@ (8006a78 <prvInitialiseTaskLists+0x70>)
 8006a48:	f7fe fb9e 	bl	8005188 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a4c:	480b      	ldr	r0, [pc, #44]	@ (8006a7c <prvInitialiseTaskLists+0x74>)
 8006a4e:	f7fe fb9b 	bl	8005188 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a52:	4b0b      	ldr	r3, [pc, #44]	@ (8006a80 <prvInitialiseTaskLists+0x78>)
 8006a54:	4a05      	ldr	r2, [pc, #20]	@ (8006a6c <prvInitialiseTaskLists+0x64>)
 8006a56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a58:	4b0a      	ldr	r3, [pc, #40]	@ (8006a84 <prvInitialiseTaskLists+0x7c>)
 8006a5a:	4a05      	ldr	r2, [pc, #20]	@ (8006a70 <prvInitialiseTaskLists+0x68>)
 8006a5c:	601a      	str	r2, [r3, #0]
}
 8006a5e:	bf00      	nop
 8006a60:	3708      	adds	r7, #8
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	200007d8 	.word	0x200007d8
 8006a6c:	20000864 	.word	0x20000864
 8006a70:	20000878 	.word	0x20000878
 8006a74:	20000894 	.word	0x20000894
 8006a78:	200008a8 	.word	0x200008a8
 8006a7c:	200008c0 	.word	0x200008c0
 8006a80:	2000088c 	.word	0x2000088c
 8006a84:	20000890 	.word	0x20000890

08006a88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a8e:	e019      	b.n	8006ac4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006a90:	f000 fdea 	bl	8007668 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a94:	4b10      	ldr	r3, [pc, #64]	@ (8006ad8 <prvCheckTasksWaitingTermination+0x50>)
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3304      	adds	r3, #4
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	f7fe fbfb 	bl	800529c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8006adc <prvCheckTasksWaitingTermination+0x54>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	4a0b      	ldr	r2, [pc, #44]	@ (8006adc <prvCheckTasksWaitingTermination+0x54>)
 8006aae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x58>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x58>)
 8006ab8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006aba:	f000 fe07 	bl	80076cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 f8e4 	bl	8006c8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ac4:	4b06      	ldr	r3, [pc, #24]	@ (8006ae0 <prvCheckTasksWaitingTermination+0x58>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1e1      	bne.n	8006a90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	3708      	adds	r7, #8
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200008a8 	.word	0x200008a8
 8006adc:	200008d4 	.word	0x200008d4
 8006ae0:	200008bc 	.word	0x200008bc

08006ae4 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b086      	sub	sp, #24
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	607a      	str	r2, [r7, #4]
 8006af0:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d102      	bne.n	8006afe <vTaskGetInfo+0x1a>
 8006af8:	4b2c      	ldr	r3, [pc, #176]	@ (8006bac <vTaskGetInfo+0xc8>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	e000      	b.n	8006b00 <vTaskGetInfo+0x1c>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8006b3a:	78fb      	ldrb	r3, [r7, #3]
 8006b3c:	2b05      	cmp	r3, #5
 8006b3e:	d01a      	beq.n	8006b76 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8006b40:	4b1a      	ldr	r3, [pc, #104]	@ (8006bac <vTaskGetInfo+0xc8>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d103      	bne.n	8006b52 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	731a      	strb	r2, [r3, #12]
 8006b50:	e018      	b.n	8006b84 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	78fa      	ldrb	r2, [r7, #3]
 8006b56:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8006b58:	78fb      	ldrb	r3, [r7, #3]
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d112      	bne.n	8006b84 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 8006b5e:	f7ff fb8f 	bl	8006280 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d002      	beq.n	8006b70 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	2202      	movs	r2, #2
 8006b6e:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 8006b70:	f7ff fb94 	bl	800629c <xTaskResumeAll>
 8006b74:	e006      	b.n	8006b84 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8006b76:	6978      	ldr	r0, [r7, #20]
 8006b78:	f7ff f98a 	bl	8005e90 <eTaskGetState>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	461a      	mov	r2, r3
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d009      	beq.n	8006b9e <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 f860 	bl	8006c54 <prvTaskCheckFreeStackSpace>
 8006b94:	4603      	mov	r3, r0
 8006b96:	461a      	mov	r2, r3
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 8006b9c:	e002      	b.n	8006ba4 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	841a      	strh	r2, [r3, #32]
	}
 8006ba4:	bf00      	nop
 8006ba6:	3718      	adds	r7, #24
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	200007d4 	.word	0x200007d4

08006bb0 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08a      	sub	sp, #40	@ 0x28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	627b      	str	r3, [r7, #36]	@ 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d03f      	beq.n	8006c4a <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	623b      	str	r3, [r7, #32]
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	6a3b      	ldr	r3, [r7, #32]
 8006bd6:	605a      	str	r2, [r3, #4]
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	6a3b      	ldr	r3, [r7, #32]
 8006bde:	3308      	adds	r3, #8
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d104      	bne.n	8006bee <prvListTasksWithinSingleList+0x3e>
 8006be4:	6a3b      	ldr	r3, [r7, #32]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	685a      	ldr	r2, [r3, #4]
 8006bea:	6a3b      	ldr	r3, [r7, #32]
 8006bec:	605a      	str	r2, [r3, #4]
 8006bee:	6a3b      	ldr	r3, [r7, #32]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	61bb      	str	r3, [r7, #24]
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	685a      	ldr	r2, [r3, #4]
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	605a      	str	r2, [r3, #4]
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	3308      	adds	r3, #8
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d104      	bne.n	8006c1a <prvListTasksWithinSingleList+0x6a>
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	605a      	str	r2, [r3, #4]
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8006c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c24:	4613      	mov	r3, r2
 8006c26:	00db      	lsls	r3, r3, #3
 8006c28:	4413      	add	r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	1899      	adds	r1, r3, r2
 8006c32:	79fb      	ldrb	r3, [r7, #7]
 8006c34:	2201      	movs	r2, #1
 8006c36:	6978      	ldr	r0, [r7, #20]
 8006c38:	f7ff ff54 	bl	8006ae4 <vTaskGetInfo>
				uxTask++;
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3e:	3301      	adds	r3, #1
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
			} while( pxNextTCB != pxFirstTCB );
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d1d5      	bne.n	8006bf6 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3728      	adds	r7, #40	@ 0x28
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8006c54:	b480      	push	{r7}
 8006c56:	b085      	sub	sp, #20
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006c60:	e005      	b.n	8006c6e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	3301      	adds	r3, #1
 8006c66:	607b      	str	r3, [r7, #4]
			ulCount++;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	2ba5      	cmp	r3, #165	@ 0xa5
 8006c74:	d0f5      	beq.n	8006c62 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	089b      	lsrs	r3, r3, #2
 8006c7a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	b29b      	uxth	r3, r3
	}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	3358      	adds	r3, #88	@ 0x58
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f001 fab5 	bl	8008208 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d108      	bne.n	8006cba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cac:	4618      	mov	r0, r3
 8006cae:	f000 fe89 	bl	80079c4 <vPortFree>
				vPortFree( pxTCB );
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 fe86 	bl	80079c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006cb8:	e019      	b.n	8006cee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d103      	bne.n	8006ccc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 fe7d 	bl	80079c4 <vPortFree>
	}
 8006cca:	e010      	b.n	8006cee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d00b      	beq.n	8006cee <prvDeleteTCB+0x62>
	__asm volatile
 8006cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cda:	f383 8811 	msr	BASEPRI, r3
 8006cde:	f3bf 8f6f 	isb	sy
 8006ce2:	f3bf 8f4f 	dsb	sy
 8006ce6:	60fb      	str	r3, [r7, #12]
}
 8006ce8:	bf00      	nop
 8006cea:	bf00      	nop
 8006cec:	e7fd      	b.n	8006cea <prvDeleteTCB+0x5e>
	}
 8006cee:	bf00      	nop
 8006cf0:	3710      	adds	r7, #16
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
	...

08006cf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8006d30 <prvResetNextTaskUnblockTime+0x38>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d104      	bne.n	8006d12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006d08:	4b0a      	ldr	r3, [pc, #40]	@ (8006d34 <prvResetNextTaskUnblockTime+0x3c>)
 8006d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006d10:	e008      	b.n	8006d24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d12:	4b07      	ldr	r3, [pc, #28]	@ (8006d30 <prvResetNextTaskUnblockTime+0x38>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	4a04      	ldr	r2, [pc, #16]	@ (8006d34 <prvResetNextTaskUnblockTime+0x3c>)
 8006d22:	6013      	str	r3, [r2, #0]
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr
 8006d30:	2000088c 	.word	0x2000088c
 8006d34:	200008f4 	.word	0x200008f4

08006d38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d6c <xTaskGetSchedulerState+0x34>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d102      	bne.n	8006d4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006d46:	2301      	movs	r3, #1
 8006d48:	607b      	str	r3, [r7, #4]
 8006d4a:	e008      	b.n	8006d5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d4c:	4b08      	ldr	r3, [pc, #32]	@ (8006d70 <xTaskGetSchedulerState+0x38>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d102      	bne.n	8006d5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006d54:	2302      	movs	r3, #2
 8006d56:	607b      	str	r3, [r7, #4]
 8006d58:	e001      	b.n	8006d5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006d5e:	687b      	ldr	r3, [r7, #4]
	}
 8006d60:	4618      	mov	r0, r3
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr
 8006d6c:	200008e0 	.word	0x200008e0
 8006d70:	200008fc 	.word	0x200008fc

08006d74 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006d80:	2300      	movs	r3, #0
 8006d82:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d05e      	beq.n	8006e48 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d8e:	4b31      	ldr	r3, [pc, #196]	@ (8006e54 <xTaskPriorityInherit+0xe0>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d24e      	bcs.n	8006e36 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	699b      	ldr	r3, [r3, #24]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	db06      	blt.n	8006dae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006da0:	4b2c      	ldr	r3, [pc, #176]	@ (8006e54 <xTaskPriorityInherit+0xe0>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da6:	f1c3 0207 	rsb	r2, r3, #7
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	6959      	ldr	r1, [r3, #20]
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006db6:	4613      	mov	r3, r2
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	4413      	add	r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4a26      	ldr	r2, [pc, #152]	@ (8006e58 <xTaskPriorityInherit+0xe4>)
 8006dc0:	4413      	add	r3, r2
 8006dc2:	4299      	cmp	r1, r3
 8006dc4:	d12f      	bne.n	8006e26 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	3304      	adds	r3, #4
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f7fe fa66 	bl	800529c <uxListRemove>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10a      	bne.n	8006dec <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dda:	2201      	movs	r2, #1
 8006ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8006de0:	43da      	mvns	r2, r3
 8006de2:	4b1e      	ldr	r3, [pc, #120]	@ (8006e5c <xTaskPriorityInherit+0xe8>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4013      	ands	r3, r2
 8006de8:	4a1c      	ldr	r2, [pc, #112]	@ (8006e5c <xTaskPriorityInherit+0xe8>)
 8006dea:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006dec:	4b19      	ldr	r3, [pc, #100]	@ (8006e54 <xTaskPriorityInherit+0xe0>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	409a      	lsls	r2, r3
 8006dfe:	4b17      	ldr	r3, [pc, #92]	@ (8006e5c <xTaskPriorityInherit+0xe8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	4a15      	ldr	r2, [pc, #84]	@ (8006e5c <xTaskPriorityInherit+0xe8>)
 8006e06:	6013      	str	r3, [r2, #0]
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e0c:	4613      	mov	r3, r2
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	4413      	add	r3, r2
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	4a10      	ldr	r2, [pc, #64]	@ (8006e58 <xTaskPriorityInherit+0xe4>)
 8006e16:	441a      	add	r2, r3
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	3304      	adds	r3, #4
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	4610      	mov	r0, r2
 8006e20:	f7fe f9df 	bl	80051e2 <vListInsertEnd>
 8006e24:	e004      	b.n	8006e30 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006e26:	4b0b      	ldr	r3, [pc, #44]	@ (8006e54 <xTaskPriorityInherit+0xe0>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006e30:	2301      	movs	r3, #1
 8006e32:	60fb      	str	r3, [r7, #12]
 8006e34:	e008      	b.n	8006e48 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e3a:	4b06      	ldr	r3, [pc, #24]	@ (8006e54 <xTaskPriorityInherit+0xe0>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d201      	bcs.n	8006e48 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006e44:	2301      	movs	r3, #1
 8006e46:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e48:	68fb      	ldr	r3, [r7, #12]
	}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	200007d4 	.word	0x200007d4
 8006e58:	200007d8 	.word	0x200007d8
 8006e5c:	200008dc 	.word	0x200008dc

08006e60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b086      	sub	sp, #24
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d070      	beq.n	8006f58 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006e76:	4b3b      	ldr	r3, [pc, #236]	@ (8006f64 <xTaskPriorityDisinherit+0x104>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d00b      	beq.n	8006e98 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	60fb      	str	r3, [r7, #12]
}
 8006e92:	bf00      	nop
 8006e94:	bf00      	nop
 8006e96:	e7fd      	b.n	8006e94 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d10b      	bne.n	8006eb8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	60bb      	str	r3, [r7, #8]
}
 8006eb2:	bf00      	nop
 8006eb4:	bf00      	nop
 8006eb6:	e7fd      	b.n	8006eb4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ebc:	1e5a      	subs	r2, r3, #1
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d044      	beq.n	8006f58 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d140      	bne.n	8006f58 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	3304      	adds	r3, #4
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fe f9de 	bl	800529c <uxListRemove>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d115      	bne.n	8006f12 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	491f      	ldr	r1, [pc, #124]	@ (8006f68 <xTaskPriorityDisinherit+0x108>)
 8006eec:	4613      	mov	r3, r2
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	4413      	add	r3, r2
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	440b      	add	r3, r1
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10a      	bne.n	8006f12 <xTaskPriorityDisinherit+0xb2>
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f00:	2201      	movs	r2, #1
 8006f02:	fa02 f303 	lsl.w	r3, r2, r3
 8006f06:	43da      	mvns	r2, r3
 8006f08:	4b18      	ldr	r3, [pc, #96]	@ (8006f6c <xTaskPriorityDisinherit+0x10c>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	4a17      	ldr	r2, [pc, #92]	@ (8006f6c <xTaskPriorityDisinherit+0x10c>)
 8006f10:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f1e:	f1c3 0207 	rsb	r2, r3, #7
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	409a      	lsls	r2, r3
 8006f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f6c <xTaskPriorityDisinherit+0x10c>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	4a0d      	ldr	r2, [pc, #52]	@ (8006f6c <xTaskPriorityDisinherit+0x10c>)
 8006f36:	6013      	str	r3, [r2, #0]
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4a08      	ldr	r2, [pc, #32]	@ (8006f68 <xTaskPriorityDisinherit+0x108>)
 8006f46:	441a      	add	r2, r3
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	3304      	adds	r3, #4
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	4610      	mov	r0, r2
 8006f50:	f7fe f947 	bl	80051e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006f54:	2301      	movs	r3, #1
 8006f56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f58:	697b      	ldr	r3, [r7, #20]
	}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3718      	adds	r7, #24
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	200007d4 	.word	0x200007d4
 8006f68:	200007d8 	.word	0x200007d8
 8006f6c:	200008dc 	.word	0x200008dc

08006f70 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b088      	sub	sp, #32
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d079      	beq.n	800707c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d10b      	bne.n	8006fa8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f94:	f383 8811 	msr	BASEPRI, r3
 8006f98:	f3bf 8f6f 	isb	sy
 8006f9c:	f3bf 8f4f 	dsb	sy
 8006fa0:	60fb      	str	r3, [r7, #12]
}
 8006fa2:	bf00      	nop
 8006fa4:	bf00      	nop
 8006fa6:	e7fd      	b.n	8006fa4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fac:	683a      	ldr	r2, [r7, #0]
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d902      	bls.n	8006fb8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	61fb      	str	r3, [r7, #28]
 8006fb6:	e002      	b.n	8006fbe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fbc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc2:	69fa      	ldr	r2, [r7, #28]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d059      	beq.n	800707c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fcc:	697a      	ldr	r2, [r7, #20]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d154      	bne.n	800707c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8007084 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69ba      	ldr	r2, [r7, #24]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d10b      	bne.n	8006ff4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe0:	f383 8811 	msr	BASEPRI, r3
 8006fe4:	f3bf 8f6f 	isb	sy
 8006fe8:	f3bf 8f4f 	dsb	sy
 8006fec:	60bb      	str	r3, [r7, #8]
}
 8006fee:	bf00      	nop
 8006ff0:	bf00      	nop
 8006ff2:	e7fd      	b.n	8006ff0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	69fa      	ldr	r2, [r7, #28]
 8006ffe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	2b00      	cmp	r3, #0
 8007006:	db04      	blt.n	8007012 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	f1c3 0207 	rsb	r2, r3, #7
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	6959      	ldr	r1, [r3, #20]
 8007016:	693a      	ldr	r2, [r7, #16]
 8007018:	4613      	mov	r3, r2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	4413      	add	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4a19      	ldr	r2, [pc, #100]	@ (8007088 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007022:	4413      	add	r3, r2
 8007024:	4299      	cmp	r1, r3
 8007026:	d129      	bne.n	800707c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	3304      	adds	r3, #4
 800702c:	4618      	mov	r0, r3
 800702e:	f7fe f935 	bl	800529c <uxListRemove>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d10a      	bne.n	800704e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703c:	2201      	movs	r2, #1
 800703e:	fa02 f303 	lsl.w	r3, r2, r3
 8007042:	43da      	mvns	r2, r3
 8007044:	4b11      	ldr	r3, [pc, #68]	@ (800708c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4013      	ands	r3, r2
 800704a:	4a10      	ldr	r2, [pc, #64]	@ (800708c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800704c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007052:	2201      	movs	r2, #1
 8007054:	409a      	lsls	r2, r3
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4313      	orrs	r3, r2
 800705c:	4a0b      	ldr	r2, [pc, #44]	@ (800708c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800705e:	6013      	str	r3, [r2, #0]
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007064:	4613      	mov	r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	4a06      	ldr	r2, [pc, #24]	@ (8007088 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800706e:	441a      	add	r2, r3
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	3304      	adds	r3, #4
 8007074:	4619      	mov	r1, r3
 8007076:	4610      	mov	r0, r2
 8007078:	f7fe f8b3 	bl	80051e2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800707c:	bf00      	nop
 800707e:	3720      	adds	r7, #32
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	200007d4 	.word	0x200007d4
 8007088:	200007d8 	.word	0x200007d8
 800708c:	200008dc 	.word	0x200008dc

08007090 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800709a:	6839      	ldr	r1, [r7, #0]
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f001 f974 	bl	800838a <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f7f9 f894 	bl	80001d0 <strlen>
 80070a8:	60f8      	str	r0, [r7, #12]
 80070aa:	e007      	b.n	80070bc <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 80070ac:	687a      	ldr	r2, [r7, #4]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	4413      	add	r3, r2
 80070b2:	2220      	movs	r2, #32
 80070b4:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	3301      	adds	r3, #1
 80070ba:	60fb      	str	r3, [r7, #12]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2b0e      	cmp	r3, #14
 80070c0:	d9f4      	bls.n	80070ac <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	4413      	add	r3, r2
 80070c8:	2200      	movs	r2, #0
 80070ca:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	4413      	add	r3, r2
	}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
	...

080070dc <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 80070dc:	b590      	push	{r4, r7, lr}
 80070de:	b089      	sub	sp, #36	@ 0x24
 80070e0:	af02      	add	r7, sp, #8
 80070e2:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 80070ea:	4b45      	ldr	r3, [pc, #276]	@ (8007200 <vTaskList+0x124>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 80070f0:	4b43      	ldr	r3, [pc, #268]	@ (8007200 <vTaskList+0x124>)
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	4613      	mov	r3, r2
 80070f6:	00db      	lsls	r3, r3, #3
 80070f8:	4413      	add	r3, r2
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 fb93 	bl	8007828 <pvPortMalloc>
 8007102:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d076      	beq.n	80071f8 <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800710a:	2200      	movs	r2, #0
 800710c:	68f9      	ldr	r1, [r7, #12]
 800710e:	68b8      	ldr	r0, [r7, #8]
 8007110:	f7ff f962 	bl	80063d8 <uxTaskGetSystemState>
 8007114:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 8007116:	2300      	movs	r3, #0
 8007118:	617b      	str	r3, [r7, #20]
 800711a:	e066      	b.n	80071ea <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	4613      	mov	r3, r2
 8007120:	00db      	lsls	r3, r3, #3
 8007122:	4413      	add	r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	461a      	mov	r2, r3
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	4413      	add	r3, r2
 800712c:	7b1b      	ldrb	r3, [r3, #12]
 800712e:	2b04      	cmp	r3, #4
 8007130:	d81b      	bhi.n	800716a <vTaskList+0x8e>
 8007132:	a201      	add	r2, pc, #4	@ (adr r2, 8007138 <vTaskList+0x5c>)
 8007134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007138:	0800714d 	.word	0x0800714d
 800713c:	08007153 	.word	0x08007153
 8007140:	08007159 	.word	0x08007159
 8007144:	0800715f 	.word	0x0800715f
 8007148:	08007165 	.word	0x08007165
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 800714c:	2358      	movs	r3, #88	@ 0x58
 800714e:	74fb      	strb	r3, [r7, #19]
										break;
 8007150:	e00e      	b.n	8007170 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8007152:	2352      	movs	r3, #82	@ 0x52
 8007154:	74fb      	strb	r3, [r7, #19]
										break;
 8007156:	e00b      	b.n	8007170 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 8007158:	2342      	movs	r3, #66	@ 0x42
 800715a:	74fb      	strb	r3, [r7, #19]
										break;
 800715c:	e008      	b.n	8007170 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 800715e:	2353      	movs	r3, #83	@ 0x53
 8007160:	74fb      	strb	r3, [r7, #19]
										break;
 8007162:	e005      	b.n	8007170 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8007164:	2344      	movs	r3, #68	@ 0x44
 8007166:	74fb      	strb	r3, [r7, #19]
										break;
 8007168:	e002      	b.n	8007170 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800716a:	2300      	movs	r3, #0
 800716c:	74fb      	strb	r3, [r7, #19]
										break;
 800716e:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	4613      	mov	r3, r2
 8007174:	00db      	lsls	r3, r3, #3
 8007176:	4413      	add	r3, r2
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	461a      	mov	r2, r3
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	4413      	add	r3, r2
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	4619      	mov	r1, r3
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7ff ff83 	bl	8007090 <prvWriteNameToBuffer>
 800718a:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800718c:	7cf9      	ldrb	r1, [r7, #19]
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	4613      	mov	r3, r2
 8007192:	00db      	lsls	r3, r3, #3
 8007194:	4413      	add	r3, r2
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	461a      	mov	r2, r3
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	4413      	add	r3, r2
 800719e:	6918      	ldr	r0, [r3, #16]
 80071a0:	697a      	ldr	r2, [r7, #20]
 80071a2:	4613      	mov	r3, r2
 80071a4:	00db      	lsls	r3, r3, #3
 80071a6:	4413      	add	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	461a      	mov	r2, r3
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	4413      	add	r3, r2
 80071b0:	8c1b      	ldrh	r3, [r3, #32]
 80071b2:	461c      	mov	r4, r3
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	4613      	mov	r3, r2
 80071b8:	00db      	lsls	r3, r3, #3
 80071ba:	4413      	add	r3, r2
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	461a      	mov	r2, r3
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	4413      	add	r3, r2
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	9301      	str	r3, [sp, #4]
 80071c8:	9400      	str	r4, [sp, #0]
 80071ca:	4603      	mov	r3, r0
 80071cc:	460a      	mov	r2, r1
 80071ce:	490d      	ldr	r1, [pc, #52]	@ (8007204 <vTaskList+0x128>)
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 ff07 	bl	8007fe4 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f7f8 fffa 	bl	80001d0 <strlen>
 80071dc:	4602      	mov	r2, r0
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4413      	add	r3, r2
 80071e2:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	3301      	adds	r3, #1
 80071e8:	617b      	str	r3, [r7, #20]
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d394      	bcc.n	800711c <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 80071f2:	68b8      	ldr	r0, [r7, #8]
 80071f4:	f000 fbe6 	bl	80079c4 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80071f8:	bf00      	nop
 80071fa:	371c      	adds	r7, #28
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd90      	pop	{r4, r7, pc}
 8007200:	200008d4 	.word	0x200008d4
 8007204:	0800944c 	.word	0x0800944c

08007208 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 8007208:	b580      	push	{r7, lr}
 800720a:	b088      	sub	sp, #32
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 8007216:	4b3a      	ldr	r3, [pc, #232]	@ (8007300 <vTaskGetRunTimeStats+0xf8>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 800721c:	4b38      	ldr	r3, [pc, #224]	@ (8007300 <vTaskGetRunTimeStats+0xf8>)
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	4613      	mov	r3, r2
 8007222:	00db      	lsls	r3, r3, #3
 8007224:	4413      	add	r3, r2
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4618      	mov	r0, r3
 800722a:	f000 fafd 	bl	8007828 <pvPortMalloc>
 800722e:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d05f      	beq.n	80072f6 <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 8007236:	f107 030c 	add.w	r3, r7, #12
 800723a:	461a      	mov	r2, r3
 800723c:	69b9      	ldr	r1, [r7, #24]
 800723e:	6978      	ldr	r0, [r7, #20]
 8007240:	f7ff f8ca 	bl	80063d8 <uxTaskGetSystemState>
 8007244:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	4a2e      	ldr	r2, [pc, #184]	@ (8007304 <vTaskGetRunTimeStats+0xfc>)
 800724a:	fba2 2303 	umull	r2, r3, r2, r3
 800724e:	095b      	lsrs	r3, r3, #5
 8007250:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d04b      	beq.n	80072f0 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 8007258:	2300      	movs	r3, #0
 800725a:	61fb      	str	r3, [r7, #28]
 800725c:	e044      	b.n	80072e8 <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 800725e:	69fa      	ldr	r2, [r7, #28]
 8007260:	4613      	mov	r3, r2
 8007262:	00db      	lsls	r3, r3, #3
 8007264:	4413      	add	r3, r2
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	461a      	mov	r2, r3
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	4413      	add	r3, r2
 800726e:	699a      	ldr	r2, [r3, #24]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	fbb2 f3f3 	udiv	r3, r2, r3
 8007276:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8007278:	69fa      	ldr	r2, [r7, #28]
 800727a:	4613      	mov	r3, r2
 800727c:	00db      	lsls	r3, r3, #3
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	461a      	mov	r2, r3
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	4413      	add	r3, r2
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	4619      	mov	r1, r3
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f7ff feff 	bl	8007090 <prvWriteNameToBuffer>
 8007292:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00e      	beq.n	80072b8 <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 800729a:	69fa      	ldr	r2, [r7, #28]
 800729c:	4613      	mov	r3, r2
 800729e:	00db      	lsls	r3, r3, #3
 80072a0:	4413      	add	r3, r2
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	461a      	mov	r2, r3
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	4413      	add	r3, r2
 80072aa:	699a      	ldr	r2, [r3, #24]
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	4916      	ldr	r1, [pc, #88]	@ (8007308 <vTaskGetRunTimeStats+0x100>)
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f000 fe97 	bl	8007fe4 <siprintf>
 80072b6:	e00d      	b.n	80072d4 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 80072b8:	69fa      	ldr	r2, [r7, #28]
 80072ba:	4613      	mov	r3, r2
 80072bc:	00db      	lsls	r3, r3, #3
 80072be:	4413      	add	r3, r2
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	461a      	mov	r2, r3
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	4413      	add	r3, r2
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	461a      	mov	r2, r3
 80072cc:	490f      	ldr	r1, [pc, #60]	@ (800730c <vTaskGetRunTimeStats+0x104>)
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fe88 	bl	8007fe4 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7f8 ff7b 	bl	80001d0 <strlen>
 80072da:	4602      	mov	r2, r0
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	4413      	add	r3, r2
 80072e0:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	3301      	adds	r3, #1
 80072e6:	61fb      	str	r3, [r7, #28]
 80072e8:	69fa      	ldr	r2, [r7, #28]
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d3b6      	bcc.n	800725e <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 80072f0:	6978      	ldr	r0, [r7, #20]
 80072f2:	f000 fb67 	bl	80079c4 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072f6:	bf00      	nop
 80072f8:	3720      	adds	r7, #32
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
 80072fe:	bf00      	nop
 8007300:	200008d4 	.word	0x200008d4
 8007304:	51eb851f 	.word	0x51eb851f
 8007308:	0800945c 	.word	0x0800945c
 800730c:	08009468 	.word	0x08009468

08007310 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007310:	b480      	push	{r7}
 8007312:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007314:	4b07      	ldr	r3, [pc, #28]	@ (8007334 <pvTaskIncrementMutexHeldCount+0x24>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d004      	beq.n	8007326 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800731c:	4b05      	ldr	r3, [pc, #20]	@ (8007334 <pvTaskIncrementMutexHeldCount+0x24>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007322:	3201      	adds	r2, #1
 8007324:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007326:	4b03      	ldr	r3, [pc, #12]	@ (8007334 <pvTaskIncrementMutexHeldCount+0x24>)
 8007328:	681b      	ldr	r3, [r3, #0]
	}
 800732a:	4618      	mov	r0, r3
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr
 8007334:	200007d4 	.word	0x200007d4

08007338 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007342:	4b29      	ldr	r3, [pc, #164]	@ (80073e8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007348:	4b28      	ldr	r3, [pc, #160]	@ (80073ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3304      	adds	r3, #4
 800734e:	4618      	mov	r0, r3
 8007350:	f7fd ffa4 	bl	800529c <uxListRemove>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10b      	bne.n	8007372 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800735a:	4b24      	ldr	r3, [pc, #144]	@ (80073ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007360:	2201      	movs	r2, #1
 8007362:	fa02 f303 	lsl.w	r3, r2, r3
 8007366:	43da      	mvns	r2, r3
 8007368:	4b21      	ldr	r3, [pc, #132]	@ (80073f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4013      	ands	r3, r2
 800736e:	4a20      	ldr	r2, [pc, #128]	@ (80073f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007370:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007378:	d10a      	bne.n	8007390 <prvAddCurrentTaskToDelayedList+0x58>
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d007      	beq.n	8007390 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007380:	4b1a      	ldr	r3, [pc, #104]	@ (80073ec <prvAddCurrentTaskToDelayedList+0xb4>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	3304      	adds	r3, #4
 8007386:	4619      	mov	r1, r3
 8007388:	481a      	ldr	r0, [pc, #104]	@ (80073f4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800738a:	f7fd ff2a 	bl	80051e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800738e:	e026      	b.n	80073de <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4413      	add	r3, r2
 8007396:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007398:	4b14      	ldr	r3, [pc, #80]	@ (80073ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68ba      	ldr	r2, [r7, #8]
 800739e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d209      	bcs.n	80073bc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073a8:	4b13      	ldr	r3, [pc, #76]	@ (80073f8 <prvAddCurrentTaskToDelayedList+0xc0>)
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	4b0f      	ldr	r3, [pc, #60]	@ (80073ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	3304      	adds	r3, #4
 80073b2:	4619      	mov	r1, r3
 80073b4:	4610      	mov	r0, r2
 80073b6:	f7fd ff38 	bl	800522a <vListInsert>
}
 80073ba:	e010      	b.n	80073de <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073bc:	4b0f      	ldr	r3, [pc, #60]	@ (80073fc <prvAddCurrentTaskToDelayedList+0xc4>)
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	4b0a      	ldr	r3, [pc, #40]	@ (80073ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	3304      	adds	r3, #4
 80073c6:	4619      	mov	r1, r3
 80073c8:	4610      	mov	r0, r2
 80073ca:	f7fd ff2e 	bl	800522a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80073ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007400 <prvAddCurrentTaskToDelayedList+0xc8>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d202      	bcs.n	80073de <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80073d8:	4a09      	ldr	r2, [pc, #36]	@ (8007400 <prvAddCurrentTaskToDelayedList+0xc8>)
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	6013      	str	r3, [r2, #0]
}
 80073de:	bf00      	nop
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	200008d8 	.word	0x200008d8
 80073ec:	200007d4 	.word	0x200007d4
 80073f0:	200008dc 	.word	0x200008dc
 80073f4:	200008c0 	.word	0x200008c0
 80073f8:	20000890 	.word	0x20000890
 80073fc:	2000088c 	.word	0x2000088c
 8007400:	200008f4 	.word	0x200008f4

08007404 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007404:	b480      	push	{r7}
 8007406:	b085      	sub	sp, #20
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	3b04      	subs	r3, #4
 8007414:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800741c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	3b04      	subs	r3, #4
 8007422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	f023 0201 	bic.w	r2, r3, #1
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	3b04      	subs	r3, #4
 8007432:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007434:	4a0c      	ldr	r2, [pc, #48]	@ (8007468 <pxPortInitialiseStack+0x64>)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	3b14      	subs	r3, #20
 800743e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	3b04      	subs	r3, #4
 800744a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f06f 0202 	mvn.w	r2, #2
 8007452:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	3b20      	subs	r3, #32
 8007458:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800745a:	68fb      	ldr	r3, [r7, #12]
}
 800745c:	4618      	mov	r0, r3
 800745e:	3714      	adds	r7, #20
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr
 8007468:	0800746d 	.word	0x0800746d

0800746c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007472:	2300      	movs	r3, #0
 8007474:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007476:	4b13      	ldr	r3, [pc, #76]	@ (80074c4 <prvTaskExitError+0x58>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747e:	d00b      	beq.n	8007498 <prvTaskExitError+0x2c>
	__asm volatile
 8007480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007484:	f383 8811 	msr	BASEPRI, r3
 8007488:	f3bf 8f6f 	isb	sy
 800748c:	f3bf 8f4f 	dsb	sy
 8007490:	60fb      	str	r3, [r7, #12]
}
 8007492:	bf00      	nop
 8007494:	bf00      	nop
 8007496:	e7fd      	b.n	8007494 <prvTaskExitError+0x28>
	__asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	60bb      	str	r3, [r7, #8]
}
 80074aa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80074ac:	bf00      	nop
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d0fc      	beq.n	80074ae <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80074b4:	bf00      	nop
 80074b6:	bf00      	nop
 80074b8:	3714      	adds	r7, #20
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	20000014 	.word	0x20000014
	...

080074d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80074d0:	4b07      	ldr	r3, [pc, #28]	@ (80074f0 <pxCurrentTCBConst2>)
 80074d2:	6819      	ldr	r1, [r3, #0]
 80074d4:	6808      	ldr	r0, [r1, #0]
 80074d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074da:	f380 8809 	msr	PSP, r0
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f04f 0000 	mov.w	r0, #0
 80074e6:	f380 8811 	msr	BASEPRI, r0
 80074ea:	4770      	bx	lr
 80074ec:	f3af 8000 	nop.w

080074f0 <pxCurrentTCBConst2>:
 80074f0:	200007d4 	.word	0x200007d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80074f4:	bf00      	nop
 80074f6:	bf00      	nop

080074f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80074f8:	4808      	ldr	r0, [pc, #32]	@ (800751c <prvPortStartFirstTask+0x24>)
 80074fa:	6800      	ldr	r0, [r0, #0]
 80074fc:	6800      	ldr	r0, [r0, #0]
 80074fe:	f380 8808 	msr	MSP, r0
 8007502:	f04f 0000 	mov.w	r0, #0
 8007506:	f380 8814 	msr	CONTROL, r0
 800750a:	b662      	cpsie	i
 800750c:	b661      	cpsie	f
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	df00      	svc	0
 8007518:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800751a:	bf00      	nop
 800751c:	e000ed08 	.word	0xe000ed08

08007520 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b086      	sub	sp, #24
 8007524:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007526:	4b47      	ldr	r3, [pc, #284]	@ (8007644 <xPortStartScheduler+0x124>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a47      	ldr	r2, [pc, #284]	@ (8007648 <xPortStartScheduler+0x128>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d10b      	bne.n	8007548 <xPortStartScheduler+0x28>
	__asm volatile
 8007530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007534:	f383 8811 	msr	BASEPRI, r3
 8007538:	f3bf 8f6f 	isb	sy
 800753c:	f3bf 8f4f 	dsb	sy
 8007540:	60fb      	str	r3, [r7, #12]
}
 8007542:	bf00      	nop
 8007544:	bf00      	nop
 8007546:	e7fd      	b.n	8007544 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007548:	4b3e      	ldr	r3, [pc, #248]	@ (8007644 <xPortStartScheduler+0x124>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a3f      	ldr	r2, [pc, #252]	@ (800764c <xPortStartScheduler+0x12c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d10b      	bne.n	800756a <xPortStartScheduler+0x4a>
	__asm volatile
 8007552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007556:	f383 8811 	msr	BASEPRI, r3
 800755a:	f3bf 8f6f 	isb	sy
 800755e:	f3bf 8f4f 	dsb	sy
 8007562:	613b      	str	r3, [r7, #16]
}
 8007564:	bf00      	nop
 8007566:	bf00      	nop
 8007568:	e7fd      	b.n	8007566 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800756a:	4b39      	ldr	r3, [pc, #228]	@ (8007650 <xPortStartScheduler+0x130>)
 800756c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	b2db      	uxtb	r3, r3
 8007574:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	22ff      	movs	r2, #255	@ 0xff
 800757a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	b2db      	uxtb	r3, r3
 8007582:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007584:	78fb      	ldrb	r3, [r7, #3]
 8007586:	b2db      	uxtb	r3, r3
 8007588:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800758c:	b2da      	uxtb	r2, r3
 800758e:	4b31      	ldr	r3, [pc, #196]	@ (8007654 <xPortStartScheduler+0x134>)
 8007590:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007592:	4b31      	ldr	r3, [pc, #196]	@ (8007658 <xPortStartScheduler+0x138>)
 8007594:	2207      	movs	r2, #7
 8007596:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007598:	e009      	b.n	80075ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800759a:	4b2f      	ldr	r3, [pc, #188]	@ (8007658 <xPortStartScheduler+0x138>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	3b01      	subs	r3, #1
 80075a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007658 <xPortStartScheduler+0x138>)
 80075a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80075a4:	78fb      	ldrb	r3, [r7, #3]
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80075ae:	78fb      	ldrb	r3, [r7, #3]
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075b6:	2b80      	cmp	r3, #128	@ 0x80
 80075b8:	d0ef      	beq.n	800759a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80075ba:	4b27      	ldr	r3, [pc, #156]	@ (8007658 <xPortStartScheduler+0x138>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f1c3 0307 	rsb	r3, r3, #7
 80075c2:	2b04      	cmp	r3, #4
 80075c4:	d00b      	beq.n	80075de <xPortStartScheduler+0xbe>
	__asm volatile
 80075c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ca:	f383 8811 	msr	BASEPRI, r3
 80075ce:	f3bf 8f6f 	isb	sy
 80075d2:	f3bf 8f4f 	dsb	sy
 80075d6:	60bb      	str	r3, [r7, #8]
}
 80075d8:	bf00      	nop
 80075da:	bf00      	nop
 80075dc:	e7fd      	b.n	80075da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80075de:	4b1e      	ldr	r3, [pc, #120]	@ (8007658 <xPortStartScheduler+0x138>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	021b      	lsls	r3, r3, #8
 80075e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007658 <xPortStartScheduler+0x138>)
 80075e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80075e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007658 <xPortStartScheduler+0x138>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80075f0:	4a19      	ldr	r2, [pc, #100]	@ (8007658 <xPortStartScheduler+0x138>)
 80075f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	b2da      	uxtb	r2, r3
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80075fc:	4b17      	ldr	r3, [pc, #92]	@ (800765c <xPortStartScheduler+0x13c>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a16      	ldr	r2, [pc, #88]	@ (800765c <xPortStartScheduler+0x13c>)
 8007602:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007606:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007608:	4b14      	ldr	r3, [pc, #80]	@ (800765c <xPortStartScheduler+0x13c>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a13      	ldr	r2, [pc, #76]	@ (800765c <xPortStartScheduler+0x13c>)
 800760e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007612:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007614:	f000 f8da 	bl	80077cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007618:	4b11      	ldr	r3, [pc, #68]	@ (8007660 <xPortStartScheduler+0x140>)
 800761a:	2200      	movs	r2, #0
 800761c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800761e:	f000 f8f9 	bl	8007814 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007622:	4b10      	ldr	r3, [pc, #64]	@ (8007664 <xPortStartScheduler+0x144>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a0f      	ldr	r2, [pc, #60]	@ (8007664 <xPortStartScheduler+0x144>)
 8007628:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800762c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800762e:	f7ff ff63 	bl	80074f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007632:	f7ff f81b 	bl	800666c <vTaskSwitchContext>
	prvTaskExitError();
 8007636:	f7ff ff19 	bl	800746c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3718      	adds	r7, #24
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	e000ed00 	.word	0xe000ed00
 8007648:	410fc271 	.word	0x410fc271
 800764c:	410fc270 	.word	0x410fc270
 8007650:	e000e400 	.word	0xe000e400
 8007654:	20000908 	.word	0x20000908
 8007658:	2000090c 	.word	0x2000090c
 800765c:	e000ed20 	.word	0xe000ed20
 8007660:	20000014 	.word	0x20000014
 8007664:	e000ef34 	.word	0xe000ef34

08007668 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
	__asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	607b      	str	r3, [r7, #4]
}
 8007680:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007682:	4b10      	ldr	r3, [pc, #64]	@ (80076c4 <vPortEnterCritical+0x5c>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	3301      	adds	r3, #1
 8007688:	4a0e      	ldr	r2, [pc, #56]	@ (80076c4 <vPortEnterCritical+0x5c>)
 800768a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800768c:	4b0d      	ldr	r3, [pc, #52]	@ (80076c4 <vPortEnterCritical+0x5c>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d110      	bne.n	80076b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007694:	4b0c      	ldr	r3, [pc, #48]	@ (80076c8 <vPortEnterCritical+0x60>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00b      	beq.n	80076b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	603b      	str	r3, [r7, #0]
}
 80076b0:	bf00      	nop
 80076b2:	bf00      	nop
 80076b4:	e7fd      	b.n	80076b2 <vPortEnterCritical+0x4a>
	}
}
 80076b6:	bf00      	nop
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	20000014 	.word	0x20000014
 80076c8:	e000ed04 	.word	0xe000ed04

080076cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80076d2:	4b12      	ldr	r3, [pc, #72]	@ (800771c <vPortExitCritical+0x50>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10b      	bne.n	80076f2 <vPortExitCritical+0x26>
	__asm volatile
 80076da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076de:	f383 8811 	msr	BASEPRI, r3
 80076e2:	f3bf 8f6f 	isb	sy
 80076e6:	f3bf 8f4f 	dsb	sy
 80076ea:	607b      	str	r3, [r7, #4]
}
 80076ec:	bf00      	nop
 80076ee:	bf00      	nop
 80076f0:	e7fd      	b.n	80076ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80076f2:	4b0a      	ldr	r3, [pc, #40]	@ (800771c <vPortExitCritical+0x50>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	4a08      	ldr	r2, [pc, #32]	@ (800771c <vPortExitCritical+0x50>)
 80076fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80076fc:	4b07      	ldr	r3, [pc, #28]	@ (800771c <vPortExitCritical+0x50>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d105      	bne.n	8007710 <vPortExitCritical+0x44>
 8007704:	2300      	movs	r3, #0
 8007706:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800770e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007710:	bf00      	nop
 8007712:	370c      	adds	r7, #12
 8007714:	46bd      	mov	sp, r7
 8007716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771a:	4770      	bx	lr
 800771c:	20000014 	.word	0x20000014

08007720 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007720:	f3ef 8009 	mrs	r0, PSP
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	4b15      	ldr	r3, [pc, #84]	@ (8007780 <pxCurrentTCBConst>)
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	f01e 0f10 	tst.w	lr, #16
 8007730:	bf08      	it	eq
 8007732:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007736:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773a:	6010      	str	r0, [r2, #0]
 800773c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007740:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007744:	f380 8811 	msr	BASEPRI, r0
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	f3bf 8f6f 	isb	sy
 8007750:	f7fe ff8c 	bl	800666c <vTaskSwitchContext>
 8007754:	f04f 0000 	mov.w	r0, #0
 8007758:	f380 8811 	msr	BASEPRI, r0
 800775c:	bc09      	pop	{r0, r3}
 800775e:	6819      	ldr	r1, [r3, #0]
 8007760:	6808      	ldr	r0, [r1, #0]
 8007762:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007766:	f01e 0f10 	tst.w	lr, #16
 800776a:	bf08      	it	eq
 800776c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007770:	f380 8809 	msr	PSP, r0
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	f3af 8000 	nop.w

08007780 <pxCurrentTCBConst>:
 8007780:	200007d4 	.word	0x200007d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007784:	bf00      	nop
 8007786:	bf00      	nop

08007788 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af00      	add	r7, sp, #0
	__asm volatile
 800778e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	607b      	str	r3, [r7, #4]
}
 80077a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80077a2:	f7fe fea9 	bl	80064f8 <xTaskIncrementTick>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d003      	beq.n	80077b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80077ac:	4b06      	ldr	r3, [pc, #24]	@ (80077c8 <SysTick_Handler+0x40>)
 80077ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	2300      	movs	r3, #0
 80077b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	f383 8811 	msr	BASEPRI, r3
}
 80077be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80077c0:	bf00      	nop
 80077c2:	3708      	adds	r7, #8
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	e000ed04 	.word	0xe000ed04

080077cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80077cc:	b480      	push	{r7}
 80077ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80077d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007800 <vPortSetupTimerInterrupt+0x34>)
 80077d2:	2200      	movs	r2, #0
 80077d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80077d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007804 <vPortSetupTimerInterrupt+0x38>)
 80077d8:	2200      	movs	r2, #0
 80077da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80077dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007808 <vPortSetupTimerInterrupt+0x3c>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a0a      	ldr	r2, [pc, #40]	@ (800780c <vPortSetupTimerInterrupt+0x40>)
 80077e2:	fba2 2303 	umull	r2, r3, r2, r3
 80077e6:	099b      	lsrs	r3, r3, #6
 80077e8:	4a09      	ldr	r2, [pc, #36]	@ (8007810 <vPortSetupTimerInterrupt+0x44>)
 80077ea:	3b01      	subs	r3, #1
 80077ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80077ee:	4b04      	ldr	r3, [pc, #16]	@ (8007800 <vPortSetupTimerInterrupt+0x34>)
 80077f0:	2207      	movs	r2, #7
 80077f2:	601a      	str	r2, [r3, #0]
}
 80077f4:	bf00      	nop
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop
 8007800:	e000e010 	.word	0xe000e010
 8007804:	e000e018 	.word	0xe000e018
 8007808:	20000008 	.word	0x20000008
 800780c:	10624dd3 	.word	0x10624dd3
 8007810:	e000e014 	.word	0xe000e014

08007814 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007814:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007824 <vPortEnableVFP+0x10>
 8007818:	6801      	ldr	r1, [r0, #0]
 800781a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800781e:	6001      	str	r1, [r0, #0]
 8007820:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007822:	bf00      	nop
 8007824:	e000ed88 	.word	0xe000ed88

08007828 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b08a      	sub	sp, #40	@ 0x28
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007830:	2300      	movs	r3, #0
 8007832:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007834:	f7fe fd24 	bl	8006280 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007838:	4b5c      	ldr	r3, [pc, #368]	@ (80079ac <pvPortMalloc+0x184>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d101      	bne.n	8007844 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007840:	f000 f924 	bl	8007a8c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007844:	4b5a      	ldr	r3, [pc, #360]	@ (80079b0 <pvPortMalloc+0x188>)
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4013      	ands	r3, r2
 800784c:	2b00      	cmp	r3, #0
 800784e:	f040 8095 	bne.w	800797c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d01e      	beq.n	8007896 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007858:	2208      	movs	r2, #8
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4413      	add	r3, r2
 800785e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f003 0307 	and.w	r3, r3, #7
 8007866:	2b00      	cmp	r3, #0
 8007868:	d015      	beq.n	8007896 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f023 0307 	bic.w	r3, r3, #7
 8007870:	3308      	adds	r3, #8
 8007872:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f003 0307 	and.w	r3, r3, #7
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00b      	beq.n	8007896 <pvPortMalloc+0x6e>
	__asm volatile
 800787e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007882:	f383 8811 	msr	BASEPRI, r3
 8007886:	f3bf 8f6f 	isb	sy
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	617b      	str	r3, [r7, #20]
}
 8007890:	bf00      	nop
 8007892:	bf00      	nop
 8007894:	e7fd      	b.n	8007892 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d06f      	beq.n	800797c <pvPortMalloc+0x154>
 800789c:	4b45      	ldr	r3, [pc, #276]	@ (80079b4 <pvPortMalloc+0x18c>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d86a      	bhi.n	800797c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80078a6:	4b44      	ldr	r3, [pc, #272]	@ (80079b8 <pvPortMalloc+0x190>)
 80078a8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80078aa:	4b43      	ldr	r3, [pc, #268]	@ (80079b8 <pvPortMalloc+0x190>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078b0:	e004      	b.n	80078bc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80078b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80078b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d903      	bls.n	80078ce <pvPortMalloc+0xa6>
 80078c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1f1      	bne.n	80078b2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80078ce:	4b37      	ldr	r3, [pc, #220]	@ (80079ac <pvPortMalloc+0x184>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d051      	beq.n	800797c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2208      	movs	r2, #8
 80078de:	4413      	add	r3, r2
 80078e0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80078e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80078ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ec:	685a      	ldr	r2, [r3, #4]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	1ad2      	subs	r2, r2, r3
 80078f2:	2308      	movs	r3, #8
 80078f4:	005b      	lsls	r3, r3, #1
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d920      	bls.n	800793c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80078fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4413      	add	r3, r2
 8007900:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	f003 0307 	and.w	r3, r3, #7
 8007908:	2b00      	cmp	r3, #0
 800790a:	d00b      	beq.n	8007924 <pvPortMalloc+0xfc>
	__asm volatile
 800790c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007910:	f383 8811 	msr	BASEPRI, r3
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	613b      	str	r3, [r7, #16]
}
 800791e:	bf00      	nop
 8007920:	bf00      	nop
 8007922:	e7fd      	b.n	8007920 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007926:	685a      	ldr	r2, [r3, #4]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	1ad2      	subs	r2, r2, r3
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007936:	69b8      	ldr	r0, [r7, #24]
 8007938:	f000 f90a 	bl	8007b50 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800793c:	4b1d      	ldr	r3, [pc, #116]	@ (80079b4 <pvPortMalloc+0x18c>)
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	1ad3      	subs	r3, r2, r3
 8007946:	4a1b      	ldr	r2, [pc, #108]	@ (80079b4 <pvPortMalloc+0x18c>)
 8007948:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800794a:	4b1a      	ldr	r3, [pc, #104]	@ (80079b4 <pvPortMalloc+0x18c>)
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	4b1b      	ldr	r3, [pc, #108]	@ (80079bc <pvPortMalloc+0x194>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	429a      	cmp	r2, r3
 8007954:	d203      	bcs.n	800795e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007956:	4b17      	ldr	r3, [pc, #92]	@ (80079b4 <pvPortMalloc+0x18c>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a18      	ldr	r2, [pc, #96]	@ (80079bc <pvPortMalloc+0x194>)
 800795c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800795e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007960:	685a      	ldr	r2, [r3, #4]
 8007962:	4b13      	ldr	r3, [pc, #76]	@ (80079b0 <pvPortMalloc+0x188>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	431a      	orrs	r2, r3
 8007968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800796a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800796c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800796e:	2200      	movs	r2, #0
 8007970:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007972:	4b13      	ldr	r3, [pc, #76]	@ (80079c0 <pvPortMalloc+0x198>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	3301      	adds	r3, #1
 8007978:	4a11      	ldr	r2, [pc, #68]	@ (80079c0 <pvPortMalloc+0x198>)
 800797a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800797c:	f7fe fc8e 	bl	800629c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	f003 0307 	and.w	r3, r3, #7
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00b      	beq.n	80079a2 <pvPortMalloc+0x17a>
	__asm volatile
 800798a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798e:	f383 8811 	msr	BASEPRI, r3
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	60fb      	str	r3, [r7, #12]
}
 800799c:	bf00      	nop
 800799e:	bf00      	nop
 80079a0:	e7fd      	b.n	800799e <pvPortMalloc+0x176>
	return pvReturn;
 80079a2:	69fb      	ldr	r3, [r7, #28]
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3728      	adds	r7, #40	@ 0x28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}
 80079ac:	2000cc68 	.word	0x2000cc68
 80079b0:	2000cc7c 	.word	0x2000cc7c
 80079b4:	2000cc6c 	.word	0x2000cc6c
 80079b8:	2000cc60 	.word	0x2000cc60
 80079bc:	2000cc70 	.word	0x2000cc70
 80079c0:	2000cc74 	.word	0x2000cc74

080079c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b086      	sub	sp, #24
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d04f      	beq.n	8007a76 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80079d6:	2308      	movs	r3, #8
 80079d8:	425b      	negs	r3, r3
 80079da:	697a      	ldr	r2, [r7, #20]
 80079dc:	4413      	add	r3, r2
 80079de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	685a      	ldr	r2, [r3, #4]
 80079e8:	4b25      	ldr	r3, [pc, #148]	@ (8007a80 <vPortFree+0xbc>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4013      	ands	r3, r2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d10b      	bne.n	8007a0a <vPortFree+0x46>
	__asm volatile
 80079f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f6:	f383 8811 	msr	BASEPRI, r3
 80079fa:	f3bf 8f6f 	isb	sy
 80079fe:	f3bf 8f4f 	dsb	sy
 8007a02:	60fb      	str	r3, [r7, #12]
}
 8007a04:	bf00      	nop
 8007a06:	bf00      	nop
 8007a08:	e7fd      	b.n	8007a06 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00b      	beq.n	8007a2a <vPortFree+0x66>
	__asm volatile
 8007a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a16:	f383 8811 	msr	BASEPRI, r3
 8007a1a:	f3bf 8f6f 	isb	sy
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	60bb      	str	r3, [r7, #8]
}
 8007a24:	bf00      	nop
 8007a26:	bf00      	nop
 8007a28:	e7fd      	b.n	8007a26 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	685a      	ldr	r2, [r3, #4]
 8007a2e:	4b14      	ldr	r3, [pc, #80]	@ (8007a80 <vPortFree+0xbc>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4013      	ands	r3, r2
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d01e      	beq.n	8007a76 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d11a      	bne.n	8007a76 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	4b0e      	ldr	r3, [pc, #56]	@ (8007a80 <vPortFree+0xbc>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	43db      	mvns	r3, r3
 8007a4a:	401a      	ands	r2, r3
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007a50:	f7fe fc16 	bl	8006280 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	4b0a      	ldr	r3, [pc, #40]	@ (8007a84 <vPortFree+0xc0>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	4a09      	ldr	r2, [pc, #36]	@ (8007a84 <vPortFree+0xc0>)
 8007a60:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a62:	6938      	ldr	r0, [r7, #16]
 8007a64:	f000 f874 	bl	8007b50 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007a68:	4b07      	ldr	r3, [pc, #28]	@ (8007a88 <vPortFree+0xc4>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	4a06      	ldr	r2, [pc, #24]	@ (8007a88 <vPortFree+0xc4>)
 8007a70:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007a72:	f7fe fc13 	bl	800629c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a76:	bf00      	nop
 8007a78:	3718      	adds	r7, #24
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	2000cc7c 	.word	0x2000cc7c
 8007a84:	2000cc6c 	.word	0x2000cc6c
 8007a88:	2000cc78 	.word	0x2000cc78

08007a8c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b085      	sub	sp, #20
 8007a90:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a92:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8007a96:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a98:	4b27      	ldr	r3, [pc, #156]	@ (8007b38 <prvHeapInit+0xac>)
 8007a9a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f003 0307 	and.w	r3, r3, #7
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00c      	beq.n	8007ac0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	3307      	adds	r3, #7
 8007aaa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f023 0307 	bic.w	r3, r3, #7
 8007ab2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	1ad3      	subs	r3, r2, r3
 8007aba:	4a1f      	ldr	r2, [pc, #124]	@ (8007b38 <prvHeapInit+0xac>)
 8007abc:	4413      	add	r3, r2
 8007abe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8007b3c <prvHeapInit+0xb0>)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007aca:	4b1c      	ldr	r3, [pc, #112]	@ (8007b3c <prvHeapInit+0xb0>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007ad8:	2208      	movs	r2, #8
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	1a9b      	subs	r3, r3, r2
 8007ade:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f023 0307 	bic.w	r3, r3, #7
 8007ae6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	4a15      	ldr	r2, [pc, #84]	@ (8007b40 <prvHeapInit+0xb4>)
 8007aec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007aee:	4b14      	ldr	r3, [pc, #80]	@ (8007b40 <prvHeapInit+0xb4>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2200      	movs	r2, #0
 8007af4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007af6:	4b12      	ldr	r3, [pc, #72]	@ (8007b40 <prvHeapInit+0xb4>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	2200      	movs	r2, #0
 8007afc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	1ad2      	subs	r2, r2, r3
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007b40 <prvHeapInit+0xb4>)
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	4a0a      	ldr	r2, [pc, #40]	@ (8007b44 <prvHeapInit+0xb8>)
 8007b1a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	4a09      	ldr	r2, [pc, #36]	@ (8007b48 <prvHeapInit+0xbc>)
 8007b22:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007b24:	4b09      	ldr	r3, [pc, #36]	@ (8007b4c <prvHeapInit+0xc0>)
 8007b26:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007b2a:	601a      	str	r2, [r3, #0]
}
 8007b2c:	bf00      	nop
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr
 8007b38:	20000910 	.word	0x20000910
 8007b3c:	2000cc60 	.word	0x2000cc60
 8007b40:	2000cc68 	.word	0x2000cc68
 8007b44:	2000cc70 	.word	0x2000cc70
 8007b48:	2000cc6c 	.word	0x2000cc6c
 8007b4c:	2000cc7c 	.word	0x2000cc7c

08007b50 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007b50:	b480      	push	{r7}
 8007b52:	b085      	sub	sp, #20
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b58:	4b28      	ldr	r3, [pc, #160]	@ (8007bfc <prvInsertBlockIntoFreeList+0xac>)
 8007b5a:	60fb      	str	r3, [r7, #12]
 8007b5c:	e002      	b.n	8007b64 <prvInsertBlockIntoFreeList+0x14>
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	60fb      	str	r3, [r7, #12]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d8f7      	bhi.n	8007b5e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	4413      	add	r3, r2
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d108      	bne.n	8007b92 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	685a      	ldr	r2, [r3, #4]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	441a      	add	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	441a      	add	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d118      	bne.n	8007bd8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	4b15      	ldr	r3, [pc, #84]	@ (8007c00 <prvInsertBlockIntoFreeList+0xb0>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d00d      	beq.n	8007bce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	685a      	ldr	r2, [r3, #4]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	441a      	add	r2, r3
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	601a      	str	r2, [r3, #0]
 8007bcc:	e008      	b.n	8007be0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007bce:	4b0c      	ldr	r3, [pc, #48]	@ (8007c00 <prvInsertBlockIntoFreeList+0xb0>)
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	601a      	str	r2, [r3, #0]
 8007bd6:	e003      	b.n	8007be0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007be0:	68fa      	ldr	r2, [r7, #12]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d002      	beq.n	8007bee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bee:	bf00      	nop
 8007bf0:	3714      	adds	r7, #20
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	2000cc60 	.word	0x2000cc60
 8007c00:	2000cc68 	.word	0x2000cc68

08007c04 <atoi>:
 8007c04:	220a      	movs	r2, #10
 8007c06:	2100      	movs	r1, #0
 8007c08:	f000 b87a 	b.w	8007d00 <strtol>

08007c0c <_strtol_l.isra.0>:
 8007c0c:	2b24      	cmp	r3, #36	@ 0x24
 8007c0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c12:	4686      	mov	lr, r0
 8007c14:	4690      	mov	r8, r2
 8007c16:	d801      	bhi.n	8007c1c <_strtol_l.isra.0+0x10>
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d106      	bne.n	8007c2a <_strtol_l.isra.0+0x1e>
 8007c1c:	f000 fb88 	bl	8008330 <__errno>
 8007c20:	2316      	movs	r3, #22
 8007c22:	6003      	str	r3, [r0, #0]
 8007c24:	2000      	movs	r0, #0
 8007c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c2a:	4834      	ldr	r0, [pc, #208]	@ (8007cfc <_strtol_l.isra.0+0xf0>)
 8007c2c:	460d      	mov	r5, r1
 8007c2e:	462a      	mov	r2, r5
 8007c30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c34:	5d06      	ldrb	r6, [r0, r4]
 8007c36:	f016 0608 	ands.w	r6, r6, #8
 8007c3a:	d1f8      	bne.n	8007c2e <_strtol_l.isra.0+0x22>
 8007c3c:	2c2d      	cmp	r4, #45	@ 0x2d
 8007c3e:	d110      	bne.n	8007c62 <_strtol_l.isra.0+0x56>
 8007c40:	782c      	ldrb	r4, [r5, #0]
 8007c42:	2601      	movs	r6, #1
 8007c44:	1c95      	adds	r5, r2, #2
 8007c46:	f033 0210 	bics.w	r2, r3, #16
 8007c4a:	d115      	bne.n	8007c78 <_strtol_l.isra.0+0x6c>
 8007c4c:	2c30      	cmp	r4, #48	@ 0x30
 8007c4e:	d10d      	bne.n	8007c6c <_strtol_l.isra.0+0x60>
 8007c50:	782a      	ldrb	r2, [r5, #0]
 8007c52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007c56:	2a58      	cmp	r2, #88	@ 0x58
 8007c58:	d108      	bne.n	8007c6c <_strtol_l.isra.0+0x60>
 8007c5a:	786c      	ldrb	r4, [r5, #1]
 8007c5c:	3502      	adds	r5, #2
 8007c5e:	2310      	movs	r3, #16
 8007c60:	e00a      	b.n	8007c78 <_strtol_l.isra.0+0x6c>
 8007c62:	2c2b      	cmp	r4, #43	@ 0x2b
 8007c64:	bf04      	itt	eq
 8007c66:	782c      	ldrbeq	r4, [r5, #0]
 8007c68:	1c95      	addeq	r5, r2, #2
 8007c6a:	e7ec      	b.n	8007c46 <_strtol_l.isra.0+0x3a>
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1f6      	bne.n	8007c5e <_strtol_l.isra.0+0x52>
 8007c70:	2c30      	cmp	r4, #48	@ 0x30
 8007c72:	bf14      	ite	ne
 8007c74:	230a      	movne	r3, #10
 8007c76:	2308      	moveq	r3, #8
 8007c78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007c7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007c80:	2200      	movs	r2, #0
 8007c82:	fbbc f9f3 	udiv	r9, ip, r3
 8007c86:	4610      	mov	r0, r2
 8007c88:	fb03 ca19 	mls	sl, r3, r9, ip
 8007c8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007c90:	2f09      	cmp	r7, #9
 8007c92:	d80f      	bhi.n	8007cb4 <_strtol_l.isra.0+0xa8>
 8007c94:	463c      	mov	r4, r7
 8007c96:	42a3      	cmp	r3, r4
 8007c98:	dd1b      	ble.n	8007cd2 <_strtol_l.isra.0+0xc6>
 8007c9a:	1c57      	adds	r7, r2, #1
 8007c9c:	d007      	beq.n	8007cae <_strtol_l.isra.0+0xa2>
 8007c9e:	4581      	cmp	r9, r0
 8007ca0:	d314      	bcc.n	8007ccc <_strtol_l.isra.0+0xc0>
 8007ca2:	d101      	bne.n	8007ca8 <_strtol_l.isra.0+0x9c>
 8007ca4:	45a2      	cmp	sl, r4
 8007ca6:	db11      	blt.n	8007ccc <_strtol_l.isra.0+0xc0>
 8007ca8:	fb00 4003 	mla	r0, r0, r3, r4
 8007cac:	2201      	movs	r2, #1
 8007cae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cb2:	e7eb      	b.n	8007c8c <_strtol_l.isra.0+0x80>
 8007cb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007cb8:	2f19      	cmp	r7, #25
 8007cba:	d801      	bhi.n	8007cc0 <_strtol_l.isra.0+0xb4>
 8007cbc:	3c37      	subs	r4, #55	@ 0x37
 8007cbe:	e7ea      	b.n	8007c96 <_strtol_l.isra.0+0x8a>
 8007cc0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007cc4:	2f19      	cmp	r7, #25
 8007cc6:	d804      	bhi.n	8007cd2 <_strtol_l.isra.0+0xc6>
 8007cc8:	3c57      	subs	r4, #87	@ 0x57
 8007cca:	e7e4      	b.n	8007c96 <_strtol_l.isra.0+0x8a>
 8007ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8007cd0:	e7ed      	b.n	8007cae <_strtol_l.isra.0+0xa2>
 8007cd2:	1c53      	adds	r3, r2, #1
 8007cd4:	d108      	bne.n	8007ce8 <_strtol_l.isra.0+0xdc>
 8007cd6:	2322      	movs	r3, #34	@ 0x22
 8007cd8:	f8ce 3000 	str.w	r3, [lr]
 8007cdc:	4660      	mov	r0, ip
 8007cde:	f1b8 0f00 	cmp.w	r8, #0
 8007ce2:	d0a0      	beq.n	8007c26 <_strtol_l.isra.0+0x1a>
 8007ce4:	1e69      	subs	r1, r5, #1
 8007ce6:	e006      	b.n	8007cf6 <_strtol_l.isra.0+0xea>
 8007ce8:	b106      	cbz	r6, 8007cec <_strtol_l.isra.0+0xe0>
 8007cea:	4240      	negs	r0, r0
 8007cec:	f1b8 0f00 	cmp.w	r8, #0
 8007cf0:	d099      	beq.n	8007c26 <_strtol_l.isra.0+0x1a>
 8007cf2:	2a00      	cmp	r2, #0
 8007cf4:	d1f6      	bne.n	8007ce4 <_strtol_l.isra.0+0xd8>
 8007cf6:	f8c8 1000 	str.w	r1, [r8]
 8007cfa:	e794      	b.n	8007c26 <_strtol_l.isra.0+0x1a>
 8007cfc:	080094bd 	.word	0x080094bd

08007d00 <strtol>:
 8007d00:	4613      	mov	r3, r2
 8007d02:	460a      	mov	r2, r1
 8007d04:	4601      	mov	r1, r0
 8007d06:	4802      	ldr	r0, [pc, #8]	@ (8007d10 <strtol+0x10>)
 8007d08:	6800      	ldr	r0, [r0, #0]
 8007d0a:	f7ff bf7f 	b.w	8007c0c <_strtol_l.isra.0>
 8007d0e:	bf00      	nop
 8007d10:	20000024 	.word	0x20000024

08007d14 <std>:
 8007d14:	2300      	movs	r3, #0
 8007d16:	b510      	push	{r4, lr}
 8007d18:	4604      	mov	r4, r0
 8007d1a:	e9c0 3300 	strd	r3, r3, [r0]
 8007d1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d22:	6083      	str	r3, [r0, #8]
 8007d24:	8181      	strh	r1, [r0, #12]
 8007d26:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d28:	81c2      	strh	r2, [r0, #14]
 8007d2a:	6183      	str	r3, [r0, #24]
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	2208      	movs	r2, #8
 8007d30:	305c      	adds	r0, #92	@ 0x5c
 8007d32:	f000 fa51 	bl	80081d8 <memset>
 8007d36:	4b0d      	ldr	r3, [pc, #52]	@ (8007d6c <std+0x58>)
 8007d38:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d70 <std+0x5c>)
 8007d3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d74 <std+0x60>)
 8007d40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d42:	4b0d      	ldr	r3, [pc, #52]	@ (8007d78 <std+0x64>)
 8007d44:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d46:	4b0d      	ldr	r3, [pc, #52]	@ (8007d7c <std+0x68>)
 8007d48:	6224      	str	r4, [r4, #32]
 8007d4a:	429c      	cmp	r4, r3
 8007d4c:	d006      	beq.n	8007d5c <std+0x48>
 8007d4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d52:	4294      	cmp	r4, r2
 8007d54:	d002      	beq.n	8007d5c <std+0x48>
 8007d56:	33d0      	adds	r3, #208	@ 0xd0
 8007d58:	429c      	cmp	r4, r3
 8007d5a:	d105      	bne.n	8007d68 <std+0x54>
 8007d5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d64:	f000 bb0e 	b.w	8008384 <__retarget_lock_init_recursive>
 8007d68:	bd10      	pop	{r4, pc}
 8007d6a:	bf00      	nop
 8007d6c:	08008029 	.word	0x08008029
 8007d70:	0800804b 	.word	0x0800804b
 8007d74:	08008083 	.word	0x08008083
 8007d78:	080080a7 	.word	0x080080a7
 8007d7c:	2000cc80 	.word	0x2000cc80

08007d80 <stdio_exit_handler>:
 8007d80:	4a02      	ldr	r2, [pc, #8]	@ (8007d8c <stdio_exit_handler+0xc>)
 8007d82:	4903      	ldr	r1, [pc, #12]	@ (8007d90 <stdio_exit_handler+0x10>)
 8007d84:	4803      	ldr	r0, [pc, #12]	@ (8007d94 <stdio_exit_handler+0x14>)
 8007d86:	f000 b869 	b.w	8007e5c <_fwalk_sglue>
 8007d8a:	bf00      	nop
 8007d8c:	20000018 	.word	0x20000018
 8007d90:	08008efd 	.word	0x08008efd
 8007d94:	20000028 	.word	0x20000028

08007d98 <cleanup_stdio>:
 8007d98:	6841      	ldr	r1, [r0, #4]
 8007d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8007dcc <cleanup_stdio+0x34>)
 8007d9c:	4299      	cmp	r1, r3
 8007d9e:	b510      	push	{r4, lr}
 8007da0:	4604      	mov	r4, r0
 8007da2:	d001      	beq.n	8007da8 <cleanup_stdio+0x10>
 8007da4:	f001 f8aa 	bl	8008efc <_fflush_r>
 8007da8:	68a1      	ldr	r1, [r4, #8]
 8007daa:	4b09      	ldr	r3, [pc, #36]	@ (8007dd0 <cleanup_stdio+0x38>)
 8007dac:	4299      	cmp	r1, r3
 8007dae:	d002      	beq.n	8007db6 <cleanup_stdio+0x1e>
 8007db0:	4620      	mov	r0, r4
 8007db2:	f001 f8a3 	bl	8008efc <_fflush_r>
 8007db6:	68e1      	ldr	r1, [r4, #12]
 8007db8:	4b06      	ldr	r3, [pc, #24]	@ (8007dd4 <cleanup_stdio+0x3c>)
 8007dba:	4299      	cmp	r1, r3
 8007dbc:	d004      	beq.n	8007dc8 <cleanup_stdio+0x30>
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc4:	f001 b89a 	b.w	8008efc <_fflush_r>
 8007dc8:	bd10      	pop	{r4, pc}
 8007dca:	bf00      	nop
 8007dcc:	2000cc80 	.word	0x2000cc80
 8007dd0:	2000cce8 	.word	0x2000cce8
 8007dd4:	2000cd50 	.word	0x2000cd50

08007dd8 <global_stdio_init.part.0>:
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	4b0b      	ldr	r3, [pc, #44]	@ (8007e08 <global_stdio_init.part.0+0x30>)
 8007ddc:	4c0b      	ldr	r4, [pc, #44]	@ (8007e0c <global_stdio_init.part.0+0x34>)
 8007dde:	4a0c      	ldr	r2, [pc, #48]	@ (8007e10 <global_stdio_init.part.0+0x38>)
 8007de0:	601a      	str	r2, [r3, #0]
 8007de2:	4620      	mov	r0, r4
 8007de4:	2200      	movs	r2, #0
 8007de6:	2104      	movs	r1, #4
 8007de8:	f7ff ff94 	bl	8007d14 <std>
 8007dec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007df0:	2201      	movs	r2, #1
 8007df2:	2109      	movs	r1, #9
 8007df4:	f7ff ff8e 	bl	8007d14 <std>
 8007df8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007dfc:	2202      	movs	r2, #2
 8007dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e02:	2112      	movs	r1, #18
 8007e04:	f7ff bf86 	b.w	8007d14 <std>
 8007e08:	2000cdb8 	.word	0x2000cdb8
 8007e0c:	2000cc80 	.word	0x2000cc80
 8007e10:	08007d81 	.word	0x08007d81

08007e14 <__sfp_lock_acquire>:
 8007e14:	4801      	ldr	r0, [pc, #4]	@ (8007e1c <__sfp_lock_acquire+0x8>)
 8007e16:	f000 bab6 	b.w	8008386 <__retarget_lock_acquire_recursive>
 8007e1a:	bf00      	nop
 8007e1c:	2000cdc1 	.word	0x2000cdc1

08007e20 <__sfp_lock_release>:
 8007e20:	4801      	ldr	r0, [pc, #4]	@ (8007e28 <__sfp_lock_release+0x8>)
 8007e22:	f000 bab1 	b.w	8008388 <__retarget_lock_release_recursive>
 8007e26:	bf00      	nop
 8007e28:	2000cdc1 	.word	0x2000cdc1

08007e2c <__sinit>:
 8007e2c:	b510      	push	{r4, lr}
 8007e2e:	4604      	mov	r4, r0
 8007e30:	f7ff fff0 	bl	8007e14 <__sfp_lock_acquire>
 8007e34:	6a23      	ldr	r3, [r4, #32]
 8007e36:	b11b      	cbz	r3, 8007e40 <__sinit+0x14>
 8007e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e3c:	f7ff bff0 	b.w	8007e20 <__sfp_lock_release>
 8007e40:	4b04      	ldr	r3, [pc, #16]	@ (8007e54 <__sinit+0x28>)
 8007e42:	6223      	str	r3, [r4, #32]
 8007e44:	4b04      	ldr	r3, [pc, #16]	@ (8007e58 <__sinit+0x2c>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1f5      	bne.n	8007e38 <__sinit+0xc>
 8007e4c:	f7ff ffc4 	bl	8007dd8 <global_stdio_init.part.0>
 8007e50:	e7f2      	b.n	8007e38 <__sinit+0xc>
 8007e52:	bf00      	nop
 8007e54:	08007d99 	.word	0x08007d99
 8007e58:	2000cdb8 	.word	0x2000cdb8

08007e5c <_fwalk_sglue>:
 8007e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e60:	4607      	mov	r7, r0
 8007e62:	4688      	mov	r8, r1
 8007e64:	4614      	mov	r4, r2
 8007e66:	2600      	movs	r6, #0
 8007e68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e6c:	f1b9 0901 	subs.w	r9, r9, #1
 8007e70:	d505      	bpl.n	8007e7e <_fwalk_sglue+0x22>
 8007e72:	6824      	ldr	r4, [r4, #0]
 8007e74:	2c00      	cmp	r4, #0
 8007e76:	d1f7      	bne.n	8007e68 <_fwalk_sglue+0xc>
 8007e78:	4630      	mov	r0, r6
 8007e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e7e:	89ab      	ldrh	r3, [r5, #12]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d907      	bls.n	8007e94 <_fwalk_sglue+0x38>
 8007e84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	d003      	beq.n	8007e94 <_fwalk_sglue+0x38>
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	4638      	mov	r0, r7
 8007e90:	47c0      	blx	r8
 8007e92:	4306      	orrs	r6, r0
 8007e94:	3568      	adds	r5, #104	@ 0x68
 8007e96:	e7e9      	b.n	8007e6c <_fwalk_sglue+0x10>

08007e98 <iprintf>:
 8007e98:	b40f      	push	{r0, r1, r2, r3}
 8007e9a:	b507      	push	{r0, r1, r2, lr}
 8007e9c:	4906      	ldr	r1, [pc, #24]	@ (8007eb8 <iprintf+0x20>)
 8007e9e:	ab04      	add	r3, sp, #16
 8007ea0:	6808      	ldr	r0, [r1, #0]
 8007ea2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea6:	6881      	ldr	r1, [r0, #8]
 8007ea8:	9301      	str	r3, [sp, #4]
 8007eaa:	f000 fcff 	bl	80088ac <_vfiprintf_r>
 8007eae:	b003      	add	sp, #12
 8007eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007eb4:	b004      	add	sp, #16
 8007eb6:	4770      	bx	lr
 8007eb8:	20000024 	.word	0x20000024

08007ebc <_puts_r>:
 8007ebc:	6a03      	ldr	r3, [r0, #32]
 8007ebe:	b570      	push	{r4, r5, r6, lr}
 8007ec0:	6884      	ldr	r4, [r0, #8]
 8007ec2:	4605      	mov	r5, r0
 8007ec4:	460e      	mov	r6, r1
 8007ec6:	b90b      	cbnz	r3, 8007ecc <_puts_r+0x10>
 8007ec8:	f7ff ffb0 	bl	8007e2c <__sinit>
 8007ecc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ece:	07db      	lsls	r3, r3, #31
 8007ed0:	d405      	bmi.n	8007ede <_puts_r+0x22>
 8007ed2:	89a3      	ldrh	r3, [r4, #12]
 8007ed4:	0598      	lsls	r0, r3, #22
 8007ed6:	d402      	bmi.n	8007ede <_puts_r+0x22>
 8007ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007eda:	f000 fa54 	bl	8008386 <__retarget_lock_acquire_recursive>
 8007ede:	89a3      	ldrh	r3, [r4, #12]
 8007ee0:	0719      	lsls	r1, r3, #28
 8007ee2:	d502      	bpl.n	8007eea <_puts_r+0x2e>
 8007ee4:	6923      	ldr	r3, [r4, #16]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d135      	bne.n	8007f56 <_puts_r+0x9a>
 8007eea:	4621      	mov	r1, r4
 8007eec:	4628      	mov	r0, r5
 8007eee:	f000 f91d 	bl	800812c <__swsetup_r>
 8007ef2:	b380      	cbz	r0, 8007f56 <_puts_r+0x9a>
 8007ef4:	f04f 35ff 	mov.w	r5, #4294967295
 8007ef8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007efa:	07da      	lsls	r2, r3, #31
 8007efc:	d405      	bmi.n	8007f0a <_puts_r+0x4e>
 8007efe:	89a3      	ldrh	r3, [r4, #12]
 8007f00:	059b      	lsls	r3, r3, #22
 8007f02:	d402      	bmi.n	8007f0a <_puts_r+0x4e>
 8007f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f06:	f000 fa3f 	bl	8008388 <__retarget_lock_release_recursive>
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	bd70      	pop	{r4, r5, r6, pc}
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	da04      	bge.n	8007f1c <_puts_r+0x60>
 8007f12:	69a2      	ldr	r2, [r4, #24]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	dc17      	bgt.n	8007f48 <_puts_r+0x8c>
 8007f18:	290a      	cmp	r1, #10
 8007f1a:	d015      	beq.n	8007f48 <_puts_r+0x8c>
 8007f1c:	6823      	ldr	r3, [r4, #0]
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	6022      	str	r2, [r4, #0]
 8007f22:	7019      	strb	r1, [r3, #0]
 8007f24:	68a3      	ldr	r3, [r4, #8]
 8007f26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	60a3      	str	r3, [r4, #8]
 8007f2e:	2900      	cmp	r1, #0
 8007f30:	d1ed      	bne.n	8007f0e <_puts_r+0x52>
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	da11      	bge.n	8007f5a <_puts_r+0x9e>
 8007f36:	4622      	mov	r2, r4
 8007f38:	210a      	movs	r1, #10
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	f000 f8b7 	bl	80080ae <__swbuf_r>
 8007f40:	3001      	adds	r0, #1
 8007f42:	d0d7      	beq.n	8007ef4 <_puts_r+0x38>
 8007f44:	250a      	movs	r5, #10
 8007f46:	e7d7      	b.n	8007ef8 <_puts_r+0x3c>
 8007f48:	4622      	mov	r2, r4
 8007f4a:	4628      	mov	r0, r5
 8007f4c:	f000 f8af 	bl	80080ae <__swbuf_r>
 8007f50:	3001      	adds	r0, #1
 8007f52:	d1e7      	bne.n	8007f24 <_puts_r+0x68>
 8007f54:	e7ce      	b.n	8007ef4 <_puts_r+0x38>
 8007f56:	3e01      	subs	r6, #1
 8007f58:	e7e4      	b.n	8007f24 <_puts_r+0x68>
 8007f5a:	6823      	ldr	r3, [r4, #0]
 8007f5c:	1c5a      	adds	r2, r3, #1
 8007f5e:	6022      	str	r2, [r4, #0]
 8007f60:	220a      	movs	r2, #10
 8007f62:	701a      	strb	r2, [r3, #0]
 8007f64:	e7ee      	b.n	8007f44 <_puts_r+0x88>
	...

08007f68 <puts>:
 8007f68:	4b02      	ldr	r3, [pc, #8]	@ (8007f74 <puts+0xc>)
 8007f6a:	4601      	mov	r1, r0
 8007f6c:	6818      	ldr	r0, [r3, #0]
 8007f6e:	f7ff bfa5 	b.w	8007ebc <_puts_r>
 8007f72:	bf00      	nop
 8007f74:	20000024 	.word	0x20000024

08007f78 <sniprintf>:
 8007f78:	b40c      	push	{r2, r3}
 8007f7a:	b530      	push	{r4, r5, lr}
 8007f7c:	4b18      	ldr	r3, [pc, #96]	@ (8007fe0 <sniprintf+0x68>)
 8007f7e:	1e0c      	subs	r4, r1, #0
 8007f80:	681d      	ldr	r5, [r3, #0]
 8007f82:	b09d      	sub	sp, #116	@ 0x74
 8007f84:	da08      	bge.n	8007f98 <sniprintf+0x20>
 8007f86:	238b      	movs	r3, #139	@ 0x8b
 8007f88:	602b      	str	r3, [r5, #0]
 8007f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f8e:	b01d      	add	sp, #116	@ 0x74
 8007f90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f94:	b002      	add	sp, #8
 8007f96:	4770      	bx	lr
 8007f98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007fa0:	f04f 0300 	mov.w	r3, #0
 8007fa4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007fa6:	bf14      	ite	ne
 8007fa8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007fac:	4623      	moveq	r3, r4
 8007fae:	9304      	str	r3, [sp, #16]
 8007fb0:	9307      	str	r3, [sp, #28]
 8007fb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007fb6:	9002      	str	r0, [sp, #8]
 8007fb8:	9006      	str	r0, [sp, #24]
 8007fba:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007fbe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007fc0:	ab21      	add	r3, sp, #132	@ 0x84
 8007fc2:	a902      	add	r1, sp, #8
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	9301      	str	r3, [sp, #4]
 8007fc8:	f000 fb4a 	bl	8008660 <_svfiprintf_r>
 8007fcc:	1c43      	adds	r3, r0, #1
 8007fce:	bfbc      	itt	lt
 8007fd0:	238b      	movlt	r3, #139	@ 0x8b
 8007fd2:	602b      	strlt	r3, [r5, #0]
 8007fd4:	2c00      	cmp	r4, #0
 8007fd6:	d0da      	beq.n	8007f8e <sniprintf+0x16>
 8007fd8:	9b02      	ldr	r3, [sp, #8]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	701a      	strb	r2, [r3, #0]
 8007fde:	e7d6      	b.n	8007f8e <sniprintf+0x16>
 8007fe0:	20000024 	.word	0x20000024

08007fe4 <siprintf>:
 8007fe4:	b40e      	push	{r1, r2, r3}
 8007fe6:	b510      	push	{r4, lr}
 8007fe8:	b09d      	sub	sp, #116	@ 0x74
 8007fea:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007fec:	9002      	str	r0, [sp, #8]
 8007fee:	9006      	str	r0, [sp, #24]
 8007ff0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ff4:	480a      	ldr	r0, [pc, #40]	@ (8008020 <siprintf+0x3c>)
 8007ff6:	9107      	str	r1, [sp, #28]
 8007ff8:	9104      	str	r1, [sp, #16]
 8007ffa:	490a      	ldr	r1, [pc, #40]	@ (8008024 <siprintf+0x40>)
 8007ffc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008000:	9105      	str	r1, [sp, #20]
 8008002:	2400      	movs	r4, #0
 8008004:	a902      	add	r1, sp, #8
 8008006:	6800      	ldr	r0, [r0, #0]
 8008008:	9301      	str	r3, [sp, #4]
 800800a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800800c:	f000 fb28 	bl	8008660 <_svfiprintf_r>
 8008010:	9b02      	ldr	r3, [sp, #8]
 8008012:	701c      	strb	r4, [r3, #0]
 8008014:	b01d      	add	sp, #116	@ 0x74
 8008016:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800801a:	b003      	add	sp, #12
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	20000024 	.word	0x20000024
 8008024:	ffff0208 	.word	0xffff0208

08008028 <__sread>:
 8008028:	b510      	push	{r4, lr}
 800802a:	460c      	mov	r4, r1
 800802c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008030:	f000 f95a 	bl	80082e8 <_read_r>
 8008034:	2800      	cmp	r0, #0
 8008036:	bfab      	itete	ge
 8008038:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800803a:	89a3      	ldrhlt	r3, [r4, #12]
 800803c:	181b      	addge	r3, r3, r0
 800803e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008042:	bfac      	ite	ge
 8008044:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008046:	81a3      	strhlt	r3, [r4, #12]
 8008048:	bd10      	pop	{r4, pc}

0800804a <__swrite>:
 800804a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800804e:	461f      	mov	r7, r3
 8008050:	898b      	ldrh	r3, [r1, #12]
 8008052:	05db      	lsls	r3, r3, #23
 8008054:	4605      	mov	r5, r0
 8008056:	460c      	mov	r4, r1
 8008058:	4616      	mov	r6, r2
 800805a:	d505      	bpl.n	8008068 <__swrite+0x1e>
 800805c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008060:	2302      	movs	r3, #2
 8008062:	2200      	movs	r2, #0
 8008064:	f000 f92e 	bl	80082c4 <_lseek_r>
 8008068:	89a3      	ldrh	r3, [r4, #12]
 800806a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800806e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008072:	81a3      	strh	r3, [r4, #12]
 8008074:	4632      	mov	r2, r6
 8008076:	463b      	mov	r3, r7
 8008078:	4628      	mov	r0, r5
 800807a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800807e:	f000 b945 	b.w	800830c <_write_r>

08008082 <__sseek>:
 8008082:	b510      	push	{r4, lr}
 8008084:	460c      	mov	r4, r1
 8008086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808a:	f000 f91b 	bl	80082c4 <_lseek_r>
 800808e:	1c43      	adds	r3, r0, #1
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	bf15      	itete	ne
 8008094:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008096:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800809a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800809e:	81a3      	strheq	r3, [r4, #12]
 80080a0:	bf18      	it	ne
 80080a2:	81a3      	strhne	r3, [r4, #12]
 80080a4:	bd10      	pop	{r4, pc}

080080a6 <__sclose>:
 80080a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080aa:	f000 b89d 	b.w	80081e8 <_close_r>

080080ae <__swbuf_r>:
 80080ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b0:	460e      	mov	r6, r1
 80080b2:	4614      	mov	r4, r2
 80080b4:	4605      	mov	r5, r0
 80080b6:	b118      	cbz	r0, 80080c0 <__swbuf_r+0x12>
 80080b8:	6a03      	ldr	r3, [r0, #32]
 80080ba:	b90b      	cbnz	r3, 80080c0 <__swbuf_r+0x12>
 80080bc:	f7ff feb6 	bl	8007e2c <__sinit>
 80080c0:	69a3      	ldr	r3, [r4, #24]
 80080c2:	60a3      	str	r3, [r4, #8]
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	071a      	lsls	r2, r3, #28
 80080c8:	d501      	bpl.n	80080ce <__swbuf_r+0x20>
 80080ca:	6923      	ldr	r3, [r4, #16]
 80080cc:	b943      	cbnz	r3, 80080e0 <__swbuf_r+0x32>
 80080ce:	4621      	mov	r1, r4
 80080d0:	4628      	mov	r0, r5
 80080d2:	f000 f82b 	bl	800812c <__swsetup_r>
 80080d6:	b118      	cbz	r0, 80080e0 <__swbuf_r+0x32>
 80080d8:	f04f 37ff 	mov.w	r7, #4294967295
 80080dc:	4638      	mov	r0, r7
 80080de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080e0:	6823      	ldr	r3, [r4, #0]
 80080e2:	6922      	ldr	r2, [r4, #16]
 80080e4:	1a98      	subs	r0, r3, r2
 80080e6:	6963      	ldr	r3, [r4, #20]
 80080e8:	b2f6      	uxtb	r6, r6
 80080ea:	4283      	cmp	r3, r0
 80080ec:	4637      	mov	r7, r6
 80080ee:	dc05      	bgt.n	80080fc <__swbuf_r+0x4e>
 80080f0:	4621      	mov	r1, r4
 80080f2:	4628      	mov	r0, r5
 80080f4:	f000 ff02 	bl	8008efc <_fflush_r>
 80080f8:	2800      	cmp	r0, #0
 80080fa:	d1ed      	bne.n	80080d8 <__swbuf_r+0x2a>
 80080fc:	68a3      	ldr	r3, [r4, #8]
 80080fe:	3b01      	subs	r3, #1
 8008100:	60a3      	str	r3, [r4, #8]
 8008102:	6823      	ldr	r3, [r4, #0]
 8008104:	1c5a      	adds	r2, r3, #1
 8008106:	6022      	str	r2, [r4, #0]
 8008108:	701e      	strb	r6, [r3, #0]
 800810a:	6962      	ldr	r2, [r4, #20]
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	429a      	cmp	r2, r3
 8008110:	d004      	beq.n	800811c <__swbuf_r+0x6e>
 8008112:	89a3      	ldrh	r3, [r4, #12]
 8008114:	07db      	lsls	r3, r3, #31
 8008116:	d5e1      	bpl.n	80080dc <__swbuf_r+0x2e>
 8008118:	2e0a      	cmp	r6, #10
 800811a:	d1df      	bne.n	80080dc <__swbuf_r+0x2e>
 800811c:	4621      	mov	r1, r4
 800811e:	4628      	mov	r0, r5
 8008120:	f000 feec 	bl	8008efc <_fflush_r>
 8008124:	2800      	cmp	r0, #0
 8008126:	d0d9      	beq.n	80080dc <__swbuf_r+0x2e>
 8008128:	e7d6      	b.n	80080d8 <__swbuf_r+0x2a>
	...

0800812c <__swsetup_r>:
 800812c:	b538      	push	{r3, r4, r5, lr}
 800812e:	4b29      	ldr	r3, [pc, #164]	@ (80081d4 <__swsetup_r+0xa8>)
 8008130:	4605      	mov	r5, r0
 8008132:	6818      	ldr	r0, [r3, #0]
 8008134:	460c      	mov	r4, r1
 8008136:	b118      	cbz	r0, 8008140 <__swsetup_r+0x14>
 8008138:	6a03      	ldr	r3, [r0, #32]
 800813a:	b90b      	cbnz	r3, 8008140 <__swsetup_r+0x14>
 800813c:	f7ff fe76 	bl	8007e2c <__sinit>
 8008140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008144:	0719      	lsls	r1, r3, #28
 8008146:	d422      	bmi.n	800818e <__swsetup_r+0x62>
 8008148:	06da      	lsls	r2, r3, #27
 800814a:	d407      	bmi.n	800815c <__swsetup_r+0x30>
 800814c:	2209      	movs	r2, #9
 800814e:	602a      	str	r2, [r5, #0]
 8008150:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008154:	81a3      	strh	r3, [r4, #12]
 8008156:	f04f 30ff 	mov.w	r0, #4294967295
 800815a:	e033      	b.n	80081c4 <__swsetup_r+0x98>
 800815c:	0758      	lsls	r0, r3, #29
 800815e:	d512      	bpl.n	8008186 <__swsetup_r+0x5a>
 8008160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008162:	b141      	cbz	r1, 8008176 <__swsetup_r+0x4a>
 8008164:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008168:	4299      	cmp	r1, r3
 800816a:	d002      	beq.n	8008172 <__swsetup_r+0x46>
 800816c:	4628      	mov	r0, r5
 800816e:	f000 f923 	bl	80083b8 <_free_r>
 8008172:	2300      	movs	r3, #0
 8008174:	6363      	str	r3, [r4, #52]	@ 0x34
 8008176:	89a3      	ldrh	r3, [r4, #12]
 8008178:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800817c:	81a3      	strh	r3, [r4, #12]
 800817e:	2300      	movs	r3, #0
 8008180:	6063      	str	r3, [r4, #4]
 8008182:	6923      	ldr	r3, [r4, #16]
 8008184:	6023      	str	r3, [r4, #0]
 8008186:	89a3      	ldrh	r3, [r4, #12]
 8008188:	f043 0308 	orr.w	r3, r3, #8
 800818c:	81a3      	strh	r3, [r4, #12]
 800818e:	6923      	ldr	r3, [r4, #16]
 8008190:	b94b      	cbnz	r3, 80081a6 <__swsetup_r+0x7a>
 8008192:	89a3      	ldrh	r3, [r4, #12]
 8008194:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800819c:	d003      	beq.n	80081a6 <__swsetup_r+0x7a>
 800819e:	4621      	mov	r1, r4
 80081a0:	4628      	mov	r0, r5
 80081a2:	f000 fef9 	bl	8008f98 <__smakebuf_r>
 80081a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081aa:	f013 0201 	ands.w	r2, r3, #1
 80081ae:	d00a      	beq.n	80081c6 <__swsetup_r+0x9a>
 80081b0:	2200      	movs	r2, #0
 80081b2:	60a2      	str	r2, [r4, #8]
 80081b4:	6962      	ldr	r2, [r4, #20]
 80081b6:	4252      	negs	r2, r2
 80081b8:	61a2      	str	r2, [r4, #24]
 80081ba:	6922      	ldr	r2, [r4, #16]
 80081bc:	b942      	cbnz	r2, 80081d0 <__swsetup_r+0xa4>
 80081be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081c2:	d1c5      	bne.n	8008150 <__swsetup_r+0x24>
 80081c4:	bd38      	pop	{r3, r4, r5, pc}
 80081c6:	0799      	lsls	r1, r3, #30
 80081c8:	bf58      	it	pl
 80081ca:	6962      	ldrpl	r2, [r4, #20]
 80081cc:	60a2      	str	r2, [r4, #8]
 80081ce:	e7f4      	b.n	80081ba <__swsetup_r+0x8e>
 80081d0:	2000      	movs	r0, #0
 80081d2:	e7f7      	b.n	80081c4 <__swsetup_r+0x98>
 80081d4:	20000024 	.word	0x20000024

080081d8 <memset>:
 80081d8:	4402      	add	r2, r0
 80081da:	4603      	mov	r3, r0
 80081dc:	4293      	cmp	r3, r2
 80081de:	d100      	bne.n	80081e2 <memset+0xa>
 80081e0:	4770      	bx	lr
 80081e2:	f803 1b01 	strb.w	r1, [r3], #1
 80081e6:	e7f9      	b.n	80081dc <memset+0x4>

080081e8 <_close_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	4d06      	ldr	r5, [pc, #24]	@ (8008204 <_close_r+0x1c>)
 80081ec:	2300      	movs	r3, #0
 80081ee:	4604      	mov	r4, r0
 80081f0:	4608      	mov	r0, r1
 80081f2:	602b      	str	r3, [r5, #0]
 80081f4:	f7f9 f81d 	bl	8001232 <_close>
 80081f8:	1c43      	adds	r3, r0, #1
 80081fa:	d102      	bne.n	8008202 <_close_r+0x1a>
 80081fc:	682b      	ldr	r3, [r5, #0]
 80081fe:	b103      	cbz	r3, 8008202 <_close_r+0x1a>
 8008200:	6023      	str	r3, [r4, #0]
 8008202:	bd38      	pop	{r3, r4, r5, pc}
 8008204:	2000cdbc 	.word	0x2000cdbc

08008208 <_reclaim_reent>:
 8008208:	4b2d      	ldr	r3, [pc, #180]	@ (80082c0 <_reclaim_reent+0xb8>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4283      	cmp	r3, r0
 800820e:	b570      	push	{r4, r5, r6, lr}
 8008210:	4604      	mov	r4, r0
 8008212:	d053      	beq.n	80082bc <_reclaim_reent+0xb4>
 8008214:	69c3      	ldr	r3, [r0, #28]
 8008216:	b31b      	cbz	r3, 8008260 <_reclaim_reent+0x58>
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	b163      	cbz	r3, 8008236 <_reclaim_reent+0x2e>
 800821c:	2500      	movs	r5, #0
 800821e:	69e3      	ldr	r3, [r4, #28]
 8008220:	68db      	ldr	r3, [r3, #12]
 8008222:	5959      	ldr	r1, [r3, r5]
 8008224:	b9b1      	cbnz	r1, 8008254 <_reclaim_reent+0x4c>
 8008226:	3504      	adds	r5, #4
 8008228:	2d80      	cmp	r5, #128	@ 0x80
 800822a:	d1f8      	bne.n	800821e <_reclaim_reent+0x16>
 800822c:	69e3      	ldr	r3, [r4, #28]
 800822e:	4620      	mov	r0, r4
 8008230:	68d9      	ldr	r1, [r3, #12]
 8008232:	f000 f8c1 	bl	80083b8 <_free_r>
 8008236:	69e3      	ldr	r3, [r4, #28]
 8008238:	6819      	ldr	r1, [r3, #0]
 800823a:	b111      	cbz	r1, 8008242 <_reclaim_reent+0x3a>
 800823c:	4620      	mov	r0, r4
 800823e:	f000 f8bb 	bl	80083b8 <_free_r>
 8008242:	69e3      	ldr	r3, [r4, #28]
 8008244:	689d      	ldr	r5, [r3, #8]
 8008246:	b15d      	cbz	r5, 8008260 <_reclaim_reent+0x58>
 8008248:	4629      	mov	r1, r5
 800824a:	4620      	mov	r0, r4
 800824c:	682d      	ldr	r5, [r5, #0]
 800824e:	f000 f8b3 	bl	80083b8 <_free_r>
 8008252:	e7f8      	b.n	8008246 <_reclaim_reent+0x3e>
 8008254:	680e      	ldr	r6, [r1, #0]
 8008256:	4620      	mov	r0, r4
 8008258:	f000 f8ae 	bl	80083b8 <_free_r>
 800825c:	4631      	mov	r1, r6
 800825e:	e7e1      	b.n	8008224 <_reclaim_reent+0x1c>
 8008260:	6961      	ldr	r1, [r4, #20]
 8008262:	b111      	cbz	r1, 800826a <_reclaim_reent+0x62>
 8008264:	4620      	mov	r0, r4
 8008266:	f000 f8a7 	bl	80083b8 <_free_r>
 800826a:	69e1      	ldr	r1, [r4, #28]
 800826c:	b111      	cbz	r1, 8008274 <_reclaim_reent+0x6c>
 800826e:	4620      	mov	r0, r4
 8008270:	f000 f8a2 	bl	80083b8 <_free_r>
 8008274:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008276:	b111      	cbz	r1, 800827e <_reclaim_reent+0x76>
 8008278:	4620      	mov	r0, r4
 800827a:	f000 f89d 	bl	80083b8 <_free_r>
 800827e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008280:	b111      	cbz	r1, 8008288 <_reclaim_reent+0x80>
 8008282:	4620      	mov	r0, r4
 8008284:	f000 f898 	bl	80083b8 <_free_r>
 8008288:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800828a:	b111      	cbz	r1, 8008292 <_reclaim_reent+0x8a>
 800828c:	4620      	mov	r0, r4
 800828e:	f000 f893 	bl	80083b8 <_free_r>
 8008292:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008294:	b111      	cbz	r1, 800829c <_reclaim_reent+0x94>
 8008296:	4620      	mov	r0, r4
 8008298:	f000 f88e 	bl	80083b8 <_free_r>
 800829c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800829e:	b111      	cbz	r1, 80082a6 <_reclaim_reent+0x9e>
 80082a0:	4620      	mov	r0, r4
 80082a2:	f000 f889 	bl	80083b8 <_free_r>
 80082a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80082a8:	b111      	cbz	r1, 80082b0 <_reclaim_reent+0xa8>
 80082aa:	4620      	mov	r0, r4
 80082ac:	f000 f884 	bl	80083b8 <_free_r>
 80082b0:	6a23      	ldr	r3, [r4, #32]
 80082b2:	b11b      	cbz	r3, 80082bc <_reclaim_reent+0xb4>
 80082b4:	4620      	mov	r0, r4
 80082b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80082ba:	4718      	bx	r3
 80082bc:	bd70      	pop	{r4, r5, r6, pc}
 80082be:	bf00      	nop
 80082c0:	20000024 	.word	0x20000024

080082c4 <_lseek_r>:
 80082c4:	b538      	push	{r3, r4, r5, lr}
 80082c6:	4d07      	ldr	r5, [pc, #28]	@ (80082e4 <_lseek_r+0x20>)
 80082c8:	4604      	mov	r4, r0
 80082ca:	4608      	mov	r0, r1
 80082cc:	4611      	mov	r1, r2
 80082ce:	2200      	movs	r2, #0
 80082d0:	602a      	str	r2, [r5, #0]
 80082d2:	461a      	mov	r2, r3
 80082d4:	f7f8 ffd4 	bl	8001280 <_lseek>
 80082d8:	1c43      	adds	r3, r0, #1
 80082da:	d102      	bne.n	80082e2 <_lseek_r+0x1e>
 80082dc:	682b      	ldr	r3, [r5, #0]
 80082de:	b103      	cbz	r3, 80082e2 <_lseek_r+0x1e>
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	bd38      	pop	{r3, r4, r5, pc}
 80082e4:	2000cdbc 	.word	0x2000cdbc

080082e8 <_read_r>:
 80082e8:	b538      	push	{r3, r4, r5, lr}
 80082ea:	4d07      	ldr	r5, [pc, #28]	@ (8008308 <_read_r+0x20>)
 80082ec:	4604      	mov	r4, r0
 80082ee:	4608      	mov	r0, r1
 80082f0:	4611      	mov	r1, r2
 80082f2:	2200      	movs	r2, #0
 80082f4:	602a      	str	r2, [r5, #0]
 80082f6:	461a      	mov	r2, r3
 80082f8:	f7f8 ff62 	bl	80011c0 <_read>
 80082fc:	1c43      	adds	r3, r0, #1
 80082fe:	d102      	bne.n	8008306 <_read_r+0x1e>
 8008300:	682b      	ldr	r3, [r5, #0]
 8008302:	b103      	cbz	r3, 8008306 <_read_r+0x1e>
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	bd38      	pop	{r3, r4, r5, pc}
 8008308:	2000cdbc 	.word	0x2000cdbc

0800830c <_write_r>:
 800830c:	b538      	push	{r3, r4, r5, lr}
 800830e:	4d07      	ldr	r5, [pc, #28]	@ (800832c <_write_r+0x20>)
 8008310:	4604      	mov	r4, r0
 8008312:	4608      	mov	r0, r1
 8008314:	4611      	mov	r1, r2
 8008316:	2200      	movs	r2, #0
 8008318:	602a      	str	r2, [r5, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	f7f8 ff6d 	bl	80011fa <_write>
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d102      	bne.n	800832a <_write_r+0x1e>
 8008324:	682b      	ldr	r3, [r5, #0]
 8008326:	b103      	cbz	r3, 800832a <_write_r+0x1e>
 8008328:	6023      	str	r3, [r4, #0]
 800832a:	bd38      	pop	{r3, r4, r5, pc}
 800832c:	2000cdbc 	.word	0x2000cdbc

08008330 <__errno>:
 8008330:	4b01      	ldr	r3, [pc, #4]	@ (8008338 <__errno+0x8>)
 8008332:	6818      	ldr	r0, [r3, #0]
 8008334:	4770      	bx	lr
 8008336:	bf00      	nop
 8008338:	20000024 	.word	0x20000024

0800833c <__libc_init_array>:
 800833c:	b570      	push	{r4, r5, r6, lr}
 800833e:	4d0d      	ldr	r5, [pc, #52]	@ (8008374 <__libc_init_array+0x38>)
 8008340:	4c0d      	ldr	r4, [pc, #52]	@ (8008378 <__libc_init_array+0x3c>)
 8008342:	1b64      	subs	r4, r4, r5
 8008344:	10a4      	asrs	r4, r4, #2
 8008346:	2600      	movs	r6, #0
 8008348:	42a6      	cmp	r6, r4
 800834a:	d109      	bne.n	8008360 <__libc_init_array+0x24>
 800834c:	4d0b      	ldr	r5, [pc, #44]	@ (800837c <__libc_init_array+0x40>)
 800834e:	4c0c      	ldr	r4, [pc, #48]	@ (8008380 <__libc_init_array+0x44>)
 8008350:	f000 fee0 	bl	8009114 <_init>
 8008354:	1b64      	subs	r4, r4, r5
 8008356:	10a4      	asrs	r4, r4, #2
 8008358:	2600      	movs	r6, #0
 800835a:	42a6      	cmp	r6, r4
 800835c:	d105      	bne.n	800836a <__libc_init_array+0x2e>
 800835e:	bd70      	pop	{r4, r5, r6, pc}
 8008360:	f855 3b04 	ldr.w	r3, [r5], #4
 8008364:	4798      	blx	r3
 8008366:	3601      	adds	r6, #1
 8008368:	e7ee      	b.n	8008348 <__libc_init_array+0xc>
 800836a:	f855 3b04 	ldr.w	r3, [r5], #4
 800836e:	4798      	blx	r3
 8008370:	3601      	adds	r6, #1
 8008372:	e7f2      	b.n	800835a <__libc_init_array+0x1e>
 8008374:	080095f8 	.word	0x080095f8
 8008378:	080095f8 	.word	0x080095f8
 800837c:	080095f8 	.word	0x080095f8
 8008380:	080095fc 	.word	0x080095fc

08008384 <__retarget_lock_init_recursive>:
 8008384:	4770      	bx	lr

08008386 <__retarget_lock_acquire_recursive>:
 8008386:	4770      	bx	lr

08008388 <__retarget_lock_release_recursive>:
 8008388:	4770      	bx	lr

0800838a <strcpy>:
 800838a:	4603      	mov	r3, r0
 800838c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008390:	f803 2b01 	strb.w	r2, [r3], #1
 8008394:	2a00      	cmp	r2, #0
 8008396:	d1f9      	bne.n	800838c <strcpy+0x2>
 8008398:	4770      	bx	lr

0800839a <memcpy>:
 800839a:	440a      	add	r2, r1
 800839c:	4291      	cmp	r1, r2
 800839e:	f100 33ff 	add.w	r3, r0, #4294967295
 80083a2:	d100      	bne.n	80083a6 <memcpy+0xc>
 80083a4:	4770      	bx	lr
 80083a6:	b510      	push	{r4, lr}
 80083a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083b0:	4291      	cmp	r1, r2
 80083b2:	d1f9      	bne.n	80083a8 <memcpy+0xe>
 80083b4:	bd10      	pop	{r4, pc}
	...

080083b8 <_free_r>:
 80083b8:	b538      	push	{r3, r4, r5, lr}
 80083ba:	4605      	mov	r5, r0
 80083bc:	2900      	cmp	r1, #0
 80083be:	d041      	beq.n	8008444 <_free_r+0x8c>
 80083c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083c4:	1f0c      	subs	r4, r1, #4
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	bfb8      	it	lt
 80083ca:	18e4      	addlt	r4, r4, r3
 80083cc:	f000 f8e0 	bl	8008590 <__malloc_lock>
 80083d0:	4a1d      	ldr	r2, [pc, #116]	@ (8008448 <_free_r+0x90>)
 80083d2:	6813      	ldr	r3, [r2, #0]
 80083d4:	b933      	cbnz	r3, 80083e4 <_free_r+0x2c>
 80083d6:	6063      	str	r3, [r4, #4]
 80083d8:	6014      	str	r4, [r2, #0]
 80083da:	4628      	mov	r0, r5
 80083dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083e0:	f000 b8dc 	b.w	800859c <__malloc_unlock>
 80083e4:	42a3      	cmp	r3, r4
 80083e6:	d908      	bls.n	80083fa <_free_r+0x42>
 80083e8:	6820      	ldr	r0, [r4, #0]
 80083ea:	1821      	adds	r1, r4, r0
 80083ec:	428b      	cmp	r3, r1
 80083ee:	bf01      	itttt	eq
 80083f0:	6819      	ldreq	r1, [r3, #0]
 80083f2:	685b      	ldreq	r3, [r3, #4]
 80083f4:	1809      	addeq	r1, r1, r0
 80083f6:	6021      	streq	r1, [r4, #0]
 80083f8:	e7ed      	b.n	80083d6 <_free_r+0x1e>
 80083fa:	461a      	mov	r2, r3
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	b10b      	cbz	r3, 8008404 <_free_r+0x4c>
 8008400:	42a3      	cmp	r3, r4
 8008402:	d9fa      	bls.n	80083fa <_free_r+0x42>
 8008404:	6811      	ldr	r1, [r2, #0]
 8008406:	1850      	adds	r0, r2, r1
 8008408:	42a0      	cmp	r0, r4
 800840a:	d10b      	bne.n	8008424 <_free_r+0x6c>
 800840c:	6820      	ldr	r0, [r4, #0]
 800840e:	4401      	add	r1, r0
 8008410:	1850      	adds	r0, r2, r1
 8008412:	4283      	cmp	r3, r0
 8008414:	6011      	str	r1, [r2, #0]
 8008416:	d1e0      	bne.n	80083da <_free_r+0x22>
 8008418:	6818      	ldr	r0, [r3, #0]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	6053      	str	r3, [r2, #4]
 800841e:	4408      	add	r0, r1
 8008420:	6010      	str	r0, [r2, #0]
 8008422:	e7da      	b.n	80083da <_free_r+0x22>
 8008424:	d902      	bls.n	800842c <_free_r+0x74>
 8008426:	230c      	movs	r3, #12
 8008428:	602b      	str	r3, [r5, #0]
 800842a:	e7d6      	b.n	80083da <_free_r+0x22>
 800842c:	6820      	ldr	r0, [r4, #0]
 800842e:	1821      	adds	r1, r4, r0
 8008430:	428b      	cmp	r3, r1
 8008432:	bf04      	itt	eq
 8008434:	6819      	ldreq	r1, [r3, #0]
 8008436:	685b      	ldreq	r3, [r3, #4]
 8008438:	6063      	str	r3, [r4, #4]
 800843a:	bf04      	itt	eq
 800843c:	1809      	addeq	r1, r1, r0
 800843e:	6021      	streq	r1, [r4, #0]
 8008440:	6054      	str	r4, [r2, #4]
 8008442:	e7ca      	b.n	80083da <_free_r+0x22>
 8008444:	bd38      	pop	{r3, r4, r5, pc}
 8008446:	bf00      	nop
 8008448:	2000cdc8 	.word	0x2000cdc8

0800844c <sbrk_aligned>:
 800844c:	b570      	push	{r4, r5, r6, lr}
 800844e:	4e0f      	ldr	r6, [pc, #60]	@ (800848c <sbrk_aligned+0x40>)
 8008450:	460c      	mov	r4, r1
 8008452:	6831      	ldr	r1, [r6, #0]
 8008454:	4605      	mov	r5, r0
 8008456:	b911      	cbnz	r1, 800845e <sbrk_aligned+0x12>
 8008458:	f000 fe16 	bl	8009088 <_sbrk_r>
 800845c:	6030      	str	r0, [r6, #0]
 800845e:	4621      	mov	r1, r4
 8008460:	4628      	mov	r0, r5
 8008462:	f000 fe11 	bl	8009088 <_sbrk_r>
 8008466:	1c43      	adds	r3, r0, #1
 8008468:	d103      	bne.n	8008472 <sbrk_aligned+0x26>
 800846a:	f04f 34ff 	mov.w	r4, #4294967295
 800846e:	4620      	mov	r0, r4
 8008470:	bd70      	pop	{r4, r5, r6, pc}
 8008472:	1cc4      	adds	r4, r0, #3
 8008474:	f024 0403 	bic.w	r4, r4, #3
 8008478:	42a0      	cmp	r0, r4
 800847a:	d0f8      	beq.n	800846e <sbrk_aligned+0x22>
 800847c:	1a21      	subs	r1, r4, r0
 800847e:	4628      	mov	r0, r5
 8008480:	f000 fe02 	bl	8009088 <_sbrk_r>
 8008484:	3001      	adds	r0, #1
 8008486:	d1f2      	bne.n	800846e <sbrk_aligned+0x22>
 8008488:	e7ef      	b.n	800846a <sbrk_aligned+0x1e>
 800848a:	bf00      	nop
 800848c:	2000cdc4 	.word	0x2000cdc4

08008490 <_malloc_r>:
 8008490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008494:	1ccd      	adds	r5, r1, #3
 8008496:	f025 0503 	bic.w	r5, r5, #3
 800849a:	3508      	adds	r5, #8
 800849c:	2d0c      	cmp	r5, #12
 800849e:	bf38      	it	cc
 80084a0:	250c      	movcc	r5, #12
 80084a2:	2d00      	cmp	r5, #0
 80084a4:	4606      	mov	r6, r0
 80084a6:	db01      	blt.n	80084ac <_malloc_r+0x1c>
 80084a8:	42a9      	cmp	r1, r5
 80084aa:	d904      	bls.n	80084b6 <_malloc_r+0x26>
 80084ac:	230c      	movs	r3, #12
 80084ae:	6033      	str	r3, [r6, #0]
 80084b0:	2000      	movs	r0, #0
 80084b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800858c <_malloc_r+0xfc>
 80084ba:	f000 f869 	bl	8008590 <__malloc_lock>
 80084be:	f8d8 3000 	ldr.w	r3, [r8]
 80084c2:	461c      	mov	r4, r3
 80084c4:	bb44      	cbnz	r4, 8008518 <_malloc_r+0x88>
 80084c6:	4629      	mov	r1, r5
 80084c8:	4630      	mov	r0, r6
 80084ca:	f7ff ffbf 	bl	800844c <sbrk_aligned>
 80084ce:	1c43      	adds	r3, r0, #1
 80084d0:	4604      	mov	r4, r0
 80084d2:	d158      	bne.n	8008586 <_malloc_r+0xf6>
 80084d4:	f8d8 4000 	ldr.w	r4, [r8]
 80084d8:	4627      	mov	r7, r4
 80084da:	2f00      	cmp	r7, #0
 80084dc:	d143      	bne.n	8008566 <_malloc_r+0xd6>
 80084de:	2c00      	cmp	r4, #0
 80084e0:	d04b      	beq.n	800857a <_malloc_r+0xea>
 80084e2:	6823      	ldr	r3, [r4, #0]
 80084e4:	4639      	mov	r1, r7
 80084e6:	4630      	mov	r0, r6
 80084e8:	eb04 0903 	add.w	r9, r4, r3
 80084ec:	f000 fdcc 	bl	8009088 <_sbrk_r>
 80084f0:	4581      	cmp	r9, r0
 80084f2:	d142      	bne.n	800857a <_malloc_r+0xea>
 80084f4:	6821      	ldr	r1, [r4, #0]
 80084f6:	1a6d      	subs	r5, r5, r1
 80084f8:	4629      	mov	r1, r5
 80084fa:	4630      	mov	r0, r6
 80084fc:	f7ff ffa6 	bl	800844c <sbrk_aligned>
 8008500:	3001      	adds	r0, #1
 8008502:	d03a      	beq.n	800857a <_malloc_r+0xea>
 8008504:	6823      	ldr	r3, [r4, #0]
 8008506:	442b      	add	r3, r5
 8008508:	6023      	str	r3, [r4, #0]
 800850a:	f8d8 3000 	ldr.w	r3, [r8]
 800850e:	685a      	ldr	r2, [r3, #4]
 8008510:	bb62      	cbnz	r2, 800856c <_malloc_r+0xdc>
 8008512:	f8c8 7000 	str.w	r7, [r8]
 8008516:	e00f      	b.n	8008538 <_malloc_r+0xa8>
 8008518:	6822      	ldr	r2, [r4, #0]
 800851a:	1b52      	subs	r2, r2, r5
 800851c:	d420      	bmi.n	8008560 <_malloc_r+0xd0>
 800851e:	2a0b      	cmp	r2, #11
 8008520:	d917      	bls.n	8008552 <_malloc_r+0xc2>
 8008522:	1961      	adds	r1, r4, r5
 8008524:	42a3      	cmp	r3, r4
 8008526:	6025      	str	r5, [r4, #0]
 8008528:	bf18      	it	ne
 800852a:	6059      	strne	r1, [r3, #4]
 800852c:	6863      	ldr	r3, [r4, #4]
 800852e:	bf08      	it	eq
 8008530:	f8c8 1000 	streq.w	r1, [r8]
 8008534:	5162      	str	r2, [r4, r5]
 8008536:	604b      	str	r3, [r1, #4]
 8008538:	4630      	mov	r0, r6
 800853a:	f000 f82f 	bl	800859c <__malloc_unlock>
 800853e:	f104 000b 	add.w	r0, r4, #11
 8008542:	1d23      	adds	r3, r4, #4
 8008544:	f020 0007 	bic.w	r0, r0, #7
 8008548:	1ac2      	subs	r2, r0, r3
 800854a:	bf1c      	itt	ne
 800854c:	1a1b      	subne	r3, r3, r0
 800854e:	50a3      	strne	r3, [r4, r2]
 8008550:	e7af      	b.n	80084b2 <_malloc_r+0x22>
 8008552:	6862      	ldr	r2, [r4, #4]
 8008554:	42a3      	cmp	r3, r4
 8008556:	bf0c      	ite	eq
 8008558:	f8c8 2000 	streq.w	r2, [r8]
 800855c:	605a      	strne	r2, [r3, #4]
 800855e:	e7eb      	b.n	8008538 <_malloc_r+0xa8>
 8008560:	4623      	mov	r3, r4
 8008562:	6864      	ldr	r4, [r4, #4]
 8008564:	e7ae      	b.n	80084c4 <_malloc_r+0x34>
 8008566:	463c      	mov	r4, r7
 8008568:	687f      	ldr	r7, [r7, #4]
 800856a:	e7b6      	b.n	80084da <_malloc_r+0x4a>
 800856c:	461a      	mov	r2, r3
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	42a3      	cmp	r3, r4
 8008572:	d1fb      	bne.n	800856c <_malloc_r+0xdc>
 8008574:	2300      	movs	r3, #0
 8008576:	6053      	str	r3, [r2, #4]
 8008578:	e7de      	b.n	8008538 <_malloc_r+0xa8>
 800857a:	230c      	movs	r3, #12
 800857c:	6033      	str	r3, [r6, #0]
 800857e:	4630      	mov	r0, r6
 8008580:	f000 f80c 	bl	800859c <__malloc_unlock>
 8008584:	e794      	b.n	80084b0 <_malloc_r+0x20>
 8008586:	6005      	str	r5, [r0, #0]
 8008588:	e7d6      	b.n	8008538 <_malloc_r+0xa8>
 800858a:	bf00      	nop
 800858c:	2000cdc8 	.word	0x2000cdc8

08008590 <__malloc_lock>:
 8008590:	4801      	ldr	r0, [pc, #4]	@ (8008598 <__malloc_lock+0x8>)
 8008592:	f7ff bef8 	b.w	8008386 <__retarget_lock_acquire_recursive>
 8008596:	bf00      	nop
 8008598:	2000cdc0 	.word	0x2000cdc0

0800859c <__malloc_unlock>:
 800859c:	4801      	ldr	r0, [pc, #4]	@ (80085a4 <__malloc_unlock+0x8>)
 800859e:	f7ff bef3 	b.w	8008388 <__retarget_lock_release_recursive>
 80085a2:	bf00      	nop
 80085a4:	2000cdc0 	.word	0x2000cdc0

080085a8 <__ssputs_r>:
 80085a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085ac:	688e      	ldr	r6, [r1, #8]
 80085ae:	461f      	mov	r7, r3
 80085b0:	42be      	cmp	r6, r7
 80085b2:	680b      	ldr	r3, [r1, #0]
 80085b4:	4682      	mov	sl, r0
 80085b6:	460c      	mov	r4, r1
 80085b8:	4690      	mov	r8, r2
 80085ba:	d82d      	bhi.n	8008618 <__ssputs_r+0x70>
 80085bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80085c4:	d026      	beq.n	8008614 <__ssputs_r+0x6c>
 80085c6:	6965      	ldr	r5, [r4, #20]
 80085c8:	6909      	ldr	r1, [r1, #16]
 80085ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80085ce:	eba3 0901 	sub.w	r9, r3, r1
 80085d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085d6:	1c7b      	adds	r3, r7, #1
 80085d8:	444b      	add	r3, r9
 80085da:	106d      	asrs	r5, r5, #1
 80085dc:	429d      	cmp	r5, r3
 80085de:	bf38      	it	cc
 80085e0:	461d      	movcc	r5, r3
 80085e2:	0553      	lsls	r3, r2, #21
 80085e4:	d527      	bpl.n	8008636 <__ssputs_r+0x8e>
 80085e6:	4629      	mov	r1, r5
 80085e8:	f7ff ff52 	bl	8008490 <_malloc_r>
 80085ec:	4606      	mov	r6, r0
 80085ee:	b360      	cbz	r0, 800864a <__ssputs_r+0xa2>
 80085f0:	6921      	ldr	r1, [r4, #16]
 80085f2:	464a      	mov	r2, r9
 80085f4:	f7ff fed1 	bl	800839a <memcpy>
 80085f8:	89a3      	ldrh	r3, [r4, #12]
 80085fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80085fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008602:	81a3      	strh	r3, [r4, #12]
 8008604:	6126      	str	r6, [r4, #16]
 8008606:	6165      	str	r5, [r4, #20]
 8008608:	444e      	add	r6, r9
 800860a:	eba5 0509 	sub.w	r5, r5, r9
 800860e:	6026      	str	r6, [r4, #0]
 8008610:	60a5      	str	r5, [r4, #8]
 8008612:	463e      	mov	r6, r7
 8008614:	42be      	cmp	r6, r7
 8008616:	d900      	bls.n	800861a <__ssputs_r+0x72>
 8008618:	463e      	mov	r6, r7
 800861a:	6820      	ldr	r0, [r4, #0]
 800861c:	4632      	mov	r2, r6
 800861e:	4641      	mov	r1, r8
 8008620:	f000 fcf6 	bl	8009010 <memmove>
 8008624:	68a3      	ldr	r3, [r4, #8]
 8008626:	1b9b      	subs	r3, r3, r6
 8008628:	60a3      	str	r3, [r4, #8]
 800862a:	6823      	ldr	r3, [r4, #0]
 800862c:	4433      	add	r3, r6
 800862e:	6023      	str	r3, [r4, #0]
 8008630:	2000      	movs	r0, #0
 8008632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008636:	462a      	mov	r2, r5
 8008638:	f000 fd36 	bl	80090a8 <_realloc_r>
 800863c:	4606      	mov	r6, r0
 800863e:	2800      	cmp	r0, #0
 8008640:	d1e0      	bne.n	8008604 <__ssputs_r+0x5c>
 8008642:	6921      	ldr	r1, [r4, #16]
 8008644:	4650      	mov	r0, sl
 8008646:	f7ff feb7 	bl	80083b8 <_free_r>
 800864a:	230c      	movs	r3, #12
 800864c:	f8ca 3000 	str.w	r3, [sl]
 8008650:	89a3      	ldrh	r3, [r4, #12]
 8008652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008656:	81a3      	strh	r3, [r4, #12]
 8008658:	f04f 30ff 	mov.w	r0, #4294967295
 800865c:	e7e9      	b.n	8008632 <__ssputs_r+0x8a>
	...

08008660 <_svfiprintf_r>:
 8008660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008664:	4698      	mov	r8, r3
 8008666:	898b      	ldrh	r3, [r1, #12]
 8008668:	061b      	lsls	r3, r3, #24
 800866a:	b09d      	sub	sp, #116	@ 0x74
 800866c:	4607      	mov	r7, r0
 800866e:	460d      	mov	r5, r1
 8008670:	4614      	mov	r4, r2
 8008672:	d510      	bpl.n	8008696 <_svfiprintf_r+0x36>
 8008674:	690b      	ldr	r3, [r1, #16]
 8008676:	b973      	cbnz	r3, 8008696 <_svfiprintf_r+0x36>
 8008678:	2140      	movs	r1, #64	@ 0x40
 800867a:	f7ff ff09 	bl	8008490 <_malloc_r>
 800867e:	6028      	str	r0, [r5, #0]
 8008680:	6128      	str	r0, [r5, #16]
 8008682:	b930      	cbnz	r0, 8008692 <_svfiprintf_r+0x32>
 8008684:	230c      	movs	r3, #12
 8008686:	603b      	str	r3, [r7, #0]
 8008688:	f04f 30ff 	mov.w	r0, #4294967295
 800868c:	b01d      	add	sp, #116	@ 0x74
 800868e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008692:	2340      	movs	r3, #64	@ 0x40
 8008694:	616b      	str	r3, [r5, #20]
 8008696:	2300      	movs	r3, #0
 8008698:	9309      	str	r3, [sp, #36]	@ 0x24
 800869a:	2320      	movs	r3, #32
 800869c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80086a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80086a4:	2330      	movs	r3, #48	@ 0x30
 80086a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008844 <_svfiprintf_r+0x1e4>
 80086aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086ae:	f04f 0901 	mov.w	r9, #1
 80086b2:	4623      	mov	r3, r4
 80086b4:	469a      	mov	sl, r3
 80086b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086ba:	b10a      	cbz	r2, 80086c0 <_svfiprintf_r+0x60>
 80086bc:	2a25      	cmp	r2, #37	@ 0x25
 80086be:	d1f9      	bne.n	80086b4 <_svfiprintf_r+0x54>
 80086c0:	ebba 0b04 	subs.w	fp, sl, r4
 80086c4:	d00b      	beq.n	80086de <_svfiprintf_r+0x7e>
 80086c6:	465b      	mov	r3, fp
 80086c8:	4622      	mov	r2, r4
 80086ca:	4629      	mov	r1, r5
 80086cc:	4638      	mov	r0, r7
 80086ce:	f7ff ff6b 	bl	80085a8 <__ssputs_r>
 80086d2:	3001      	adds	r0, #1
 80086d4:	f000 80a7 	beq.w	8008826 <_svfiprintf_r+0x1c6>
 80086d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086da:	445a      	add	r2, fp
 80086dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80086de:	f89a 3000 	ldrb.w	r3, [sl]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f000 809f 	beq.w	8008826 <_svfiprintf_r+0x1c6>
 80086e8:	2300      	movs	r3, #0
 80086ea:	f04f 32ff 	mov.w	r2, #4294967295
 80086ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086f2:	f10a 0a01 	add.w	sl, sl, #1
 80086f6:	9304      	str	r3, [sp, #16]
 80086f8:	9307      	str	r3, [sp, #28]
 80086fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8008700:	4654      	mov	r4, sl
 8008702:	2205      	movs	r2, #5
 8008704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008708:	484e      	ldr	r0, [pc, #312]	@ (8008844 <_svfiprintf_r+0x1e4>)
 800870a:	f7f7 fd69 	bl	80001e0 <memchr>
 800870e:	9a04      	ldr	r2, [sp, #16]
 8008710:	b9d8      	cbnz	r0, 800874a <_svfiprintf_r+0xea>
 8008712:	06d0      	lsls	r0, r2, #27
 8008714:	bf44      	itt	mi
 8008716:	2320      	movmi	r3, #32
 8008718:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800871c:	0711      	lsls	r1, r2, #28
 800871e:	bf44      	itt	mi
 8008720:	232b      	movmi	r3, #43	@ 0x2b
 8008722:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008726:	f89a 3000 	ldrb.w	r3, [sl]
 800872a:	2b2a      	cmp	r3, #42	@ 0x2a
 800872c:	d015      	beq.n	800875a <_svfiprintf_r+0xfa>
 800872e:	9a07      	ldr	r2, [sp, #28]
 8008730:	4654      	mov	r4, sl
 8008732:	2000      	movs	r0, #0
 8008734:	f04f 0c0a 	mov.w	ip, #10
 8008738:	4621      	mov	r1, r4
 800873a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800873e:	3b30      	subs	r3, #48	@ 0x30
 8008740:	2b09      	cmp	r3, #9
 8008742:	d94b      	bls.n	80087dc <_svfiprintf_r+0x17c>
 8008744:	b1b0      	cbz	r0, 8008774 <_svfiprintf_r+0x114>
 8008746:	9207      	str	r2, [sp, #28]
 8008748:	e014      	b.n	8008774 <_svfiprintf_r+0x114>
 800874a:	eba0 0308 	sub.w	r3, r0, r8
 800874e:	fa09 f303 	lsl.w	r3, r9, r3
 8008752:	4313      	orrs	r3, r2
 8008754:	9304      	str	r3, [sp, #16]
 8008756:	46a2      	mov	sl, r4
 8008758:	e7d2      	b.n	8008700 <_svfiprintf_r+0xa0>
 800875a:	9b03      	ldr	r3, [sp, #12]
 800875c:	1d19      	adds	r1, r3, #4
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	9103      	str	r1, [sp, #12]
 8008762:	2b00      	cmp	r3, #0
 8008764:	bfbb      	ittet	lt
 8008766:	425b      	neglt	r3, r3
 8008768:	f042 0202 	orrlt.w	r2, r2, #2
 800876c:	9307      	strge	r3, [sp, #28]
 800876e:	9307      	strlt	r3, [sp, #28]
 8008770:	bfb8      	it	lt
 8008772:	9204      	strlt	r2, [sp, #16]
 8008774:	7823      	ldrb	r3, [r4, #0]
 8008776:	2b2e      	cmp	r3, #46	@ 0x2e
 8008778:	d10a      	bne.n	8008790 <_svfiprintf_r+0x130>
 800877a:	7863      	ldrb	r3, [r4, #1]
 800877c:	2b2a      	cmp	r3, #42	@ 0x2a
 800877e:	d132      	bne.n	80087e6 <_svfiprintf_r+0x186>
 8008780:	9b03      	ldr	r3, [sp, #12]
 8008782:	1d1a      	adds	r2, r3, #4
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	9203      	str	r2, [sp, #12]
 8008788:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800878c:	3402      	adds	r4, #2
 800878e:	9305      	str	r3, [sp, #20]
 8008790:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008854 <_svfiprintf_r+0x1f4>
 8008794:	7821      	ldrb	r1, [r4, #0]
 8008796:	2203      	movs	r2, #3
 8008798:	4650      	mov	r0, sl
 800879a:	f7f7 fd21 	bl	80001e0 <memchr>
 800879e:	b138      	cbz	r0, 80087b0 <_svfiprintf_r+0x150>
 80087a0:	9b04      	ldr	r3, [sp, #16]
 80087a2:	eba0 000a 	sub.w	r0, r0, sl
 80087a6:	2240      	movs	r2, #64	@ 0x40
 80087a8:	4082      	lsls	r2, r0
 80087aa:	4313      	orrs	r3, r2
 80087ac:	3401      	adds	r4, #1
 80087ae:	9304      	str	r3, [sp, #16]
 80087b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b4:	4824      	ldr	r0, [pc, #144]	@ (8008848 <_svfiprintf_r+0x1e8>)
 80087b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087ba:	2206      	movs	r2, #6
 80087bc:	f7f7 fd10 	bl	80001e0 <memchr>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d036      	beq.n	8008832 <_svfiprintf_r+0x1d2>
 80087c4:	4b21      	ldr	r3, [pc, #132]	@ (800884c <_svfiprintf_r+0x1ec>)
 80087c6:	bb1b      	cbnz	r3, 8008810 <_svfiprintf_r+0x1b0>
 80087c8:	9b03      	ldr	r3, [sp, #12]
 80087ca:	3307      	adds	r3, #7
 80087cc:	f023 0307 	bic.w	r3, r3, #7
 80087d0:	3308      	adds	r3, #8
 80087d2:	9303      	str	r3, [sp, #12]
 80087d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087d6:	4433      	add	r3, r6
 80087d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80087da:	e76a      	b.n	80086b2 <_svfiprintf_r+0x52>
 80087dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80087e0:	460c      	mov	r4, r1
 80087e2:	2001      	movs	r0, #1
 80087e4:	e7a8      	b.n	8008738 <_svfiprintf_r+0xd8>
 80087e6:	2300      	movs	r3, #0
 80087e8:	3401      	adds	r4, #1
 80087ea:	9305      	str	r3, [sp, #20]
 80087ec:	4619      	mov	r1, r3
 80087ee:	f04f 0c0a 	mov.w	ip, #10
 80087f2:	4620      	mov	r0, r4
 80087f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087f8:	3a30      	subs	r2, #48	@ 0x30
 80087fa:	2a09      	cmp	r2, #9
 80087fc:	d903      	bls.n	8008806 <_svfiprintf_r+0x1a6>
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0c6      	beq.n	8008790 <_svfiprintf_r+0x130>
 8008802:	9105      	str	r1, [sp, #20]
 8008804:	e7c4      	b.n	8008790 <_svfiprintf_r+0x130>
 8008806:	fb0c 2101 	mla	r1, ip, r1, r2
 800880a:	4604      	mov	r4, r0
 800880c:	2301      	movs	r3, #1
 800880e:	e7f0      	b.n	80087f2 <_svfiprintf_r+0x192>
 8008810:	ab03      	add	r3, sp, #12
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	462a      	mov	r2, r5
 8008816:	4b0e      	ldr	r3, [pc, #56]	@ (8008850 <_svfiprintf_r+0x1f0>)
 8008818:	a904      	add	r1, sp, #16
 800881a:	4638      	mov	r0, r7
 800881c:	f3af 8000 	nop.w
 8008820:	1c42      	adds	r2, r0, #1
 8008822:	4606      	mov	r6, r0
 8008824:	d1d6      	bne.n	80087d4 <_svfiprintf_r+0x174>
 8008826:	89ab      	ldrh	r3, [r5, #12]
 8008828:	065b      	lsls	r3, r3, #25
 800882a:	f53f af2d 	bmi.w	8008688 <_svfiprintf_r+0x28>
 800882e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008830:	e72c      	b.n	800868c <_svfiprintf_r+0x2c>
 8008832:	ab03      	add	r3, sp, #12
 8008834:	9300      	str	r3, [sp, #0]
 8008836:	462a      	mov	r2, r5
 8008838:	4b05      	ldr	r3, [pc, #20]	@ (8008850 <_svfiprintf_r+0x1f0>)
 800883a:	a904      	add	r1, sp, #16
 800883c:	4638      	mov	r0, r7
 800883e:	f000 f9bb 	bl	8008bb8 <_printf_i>
 8008842:	e7ed      	b.n	8008820 <_svfiprintf_r+0x1c0>
 8008844:	080095bd 	.word	0x080095bd
 8008848:	080095c7 	.word	0x080095c7
 800884c:	00000000 	.word	0x00000000
 8008850:	080085a9 	.word	0x080085a9
 8008854:	080095c3 	.word	0x080095c3

08008858 <__sfputc_r>:
 8008858:	6893      	ldr	r3, [r2, #8]
 800885a:	3b01      	subs	r3, #1
 800885c:	2b00      	cmp	r3, #0
 800885e:	b410      	push	{r4}
 8008860:	6093      	str	r3, [r2, #8]
 8008862:	da08      	bge.n	8008876 <__sfputc_r+0x1e>
 8008864:	6994      	ldr	r4, [r2, #24]
 8008866:	42a3      	cmp	r3, r4
 8008868:	db01      	blt.n	800886e <__sfputc_r+0x16>
 800886a:	290a      	cmp	r1, #10
 800886c:	d103      	bne.n	8008876 <__sfputc_r+0x1e>
 800886e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008872:	f7ff bc1c 	b.w	80080ae <__swbuf_r>
 8008876:	6813      	ldr	r3, [r2, #0]
 8008878:	1c58      	adds	r0, r3, #1
 800887a:	6010      	str	r0, [r2, #0]
 800887c:	7019      	strb	r1, [r3, #0]
 800887e:	4608      	mov	r0, r1
 8008880:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008884:	4770      	bx	lr

08008886 <__sfputs_r>:
 8008886:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008888:	4606      	mov	r6, r0
 800888a:	460f      	mov	r7, r1
 800888c:	4614      	mov	r4, r2
 800888e:	18d5      	adds	r5, r2, r3
 8008890:	42ac      	cmp	r4, r5
 8008892:	d101      	bne.n	8008898 <__sfputs_r+0x12>
 8008894:	2000      	movs	r0, #0
 8008896:	e007      	b.n	80088a8 <__sfputs_r+0x22>
 8008898:	f814 1b01 	ldrb.w	r1, [r4], #1
 800889c:	463a      	mov	r2, r7
 800889e:	4630      	mov	r0, r6
 80088a0:	f7ff ffda 	bl	8008858 <__sfputc_r>
 80088a4:	1c43      	adds	r3, r0, #1
 80088a6:	d1f3      	bne.n	8008890 <__sfputs_r+0xa>
 80088a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080088ac <_vfiprintf_r>:
 80088ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	460d      	mov	r5, r1
 80088b2:	b09d      	sub	sp, #116	@ 0x74
 80088b4:	4614      	mov	r4, r2
 80088b6:	4698      	mov	r8, r3
 80088b8:	4606      	mov	r6, r0
 80088ba:	b118      	cbz	r0, 80088c4 <_vfiprintf_r+0x18>
 80088bc:	6a03      	ldr	r3, [r0, #32]
 80088be:	b90b      	cbnz	r3, 80088c4 <_vfiprintf_r+0x18>
 80088c0:	f7ff fab4 	bl	8007e2c <__sinit>
 80088c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088c6:	07d9      	lsls	r1, r3, #31
 80088c8:	d405      	bmi.n	80088d6 <_vfiprintf_r+0x2a>
 80088ca:	89ab      	ldrh	r3, [r5, #12]
 80088cc:	059a      	lsls	r2, r3, #22
 80088ce:	d402      	bmi.n	80088d6 <_vfiprintf_r+0x2a>
 80088d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088d2:	f7ff fd58 	bl	8008386 <__retarget_lock_acquire_recursive>
 80088d6:	89ab      	ldrh	r3, [r5, #12]
 80088d8:	071b      	lsls	r3, r3, #28
 80088da:	d501      	bpl.n	80088e0 <_vfiprintf_r+0x34>
 80088dc:	692b      	ldr	r3, [r5, #16]
 80088de:	b99b      	cbnz	r3, 8008908 <_vfiprintf_r+0x5c>
 80088e0:	4629      	mov	r1, r5
 80088e2:	4630      	mov	r0, r6
 80088e4:	f7ff fc22 	bl	800812c <__swsetup_r>
 80088e8:	b170      	cbz	r0, 8008908 <_vfiprintf_r+0x5c>
 80088ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088ec:	07dc      	lsls	r4, r3, #31
 80088ee:	d504      	bpl.n	80088fa <_vfiprintf_r+0x4e>
 80088f0:	f04f 30ff 	mov.w	r0, #4294967295
 80088f4:	b01d      	add	sp, #116	@ 0x74
 80088f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088fa:	89ab      	ldrh	r3, [r5, #12]
 80088fc:	0598      	lsls	r0, r3, #22
 80088fe:	d4f7      	bmi.n	80088f0 <_vfiprintf_r+0x44>
 8008900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008902:	f7ff fd41 	bl	8008388 <__retarget_lock_release_recursive>
 8008906:	e7f3      	b.n	80088f0 <_vfiprintf_r+0x44>
 8008908:	2300      	movs	r3, #0
 800890a:	9309      	str	r3, [sp, #36]	@ 0x24
 800890c:	2320      	movs	r3, #32
 800890e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008912:	f8cd 800c 	str.w	r8, [sp, #12]
 8008916:	2330      	movs	r3, #48	@ 0x30
 8008918:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ac8 <_vfiprintf_r+0x21c>
 800891c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008920:	f04f 0901 	mov.w	r9, #1
 8008924:	4623      	mov	r3, r4
 8008926:	469a      	mov	sl, r3
 8008928:	f813 2b01 	ldrb.w	r2, [r3], #1
 800892c:	b10a      	cbz	r2, 8008932 <_vfiprintf_r+0x86>
 800892e:	2a25      	cmp	r2, #37	@ 0x25
 8008930:	d1f9      	bne.n	8008926 <_vfiprintf_r+0x7a>
 8008932:	ebba 0b04 	subs.w	fp, sl, r4
 8008936:	d00b      	beq.n	8008950 <_vfiprintf_r+0xa4>
 8008938:	465b      	mov	r3, fp
 800893a:	4622      	mov	r2, r4
 800893c:	4629      	mov	r1, r5
 800893e:	4630      	mov	r0, r6
 8008940:	f7ff ffa1 	bl	8008886 <__sfputs_r>
 8008944:	3001      	adds	r0, #1
 8008946:	f000 80a7 	beq.w	8008a98 <_vfiprintf_r+0x1ec>
 800894a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800894c:	445a      	add	r2, fp
 800894e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008950:	f89a 3000 	ldrb.w	r3, [sl]
 8008954:	2b00      	cmp	r3, #0
 8008956:	f000 809f 	beq.w	8008a98 <_vfiprintf_r+0x1ec>
 800895a:	2300      	movs	r3, #0
 800895c:	f04f 32ff 	mov.w	r2, #4294967295
 8008960:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008964:	f10a 0a01 	add.w	sl, sl, #1
 8008968:	9304      	str	r3, [sp, #16]
 800896a:	9307      	str	r3, [sp, #28]
 800896c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008970:	931a      	str	r3, [sp, #104]	@ 0x68
 8008972:	4654      	mov	r4, sl
 8008974:	2205      	movs	r2, #5
 8008976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800897a:	4853      	ldr	r0, [pc, #332]	@ (8008ac8 <_vfiprintf_r+0x21c>)
 800897c:	f7f7 fc30 	bl	80001e0 <memchr>
 8008980:	9a04      	ldr	r2, [sp, #16]
 8008982:	b9d8      	cbnz	r0, 80089bc <_vfiprintf_r+0x110>
 8008984:	06d1      	lsls	r1, r2, #27
 8008986:	bf44      	itt	mi
 8008988:	2320      	movmi	r3, #32
 800898a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800898e:	0713      	lsls	r3, r2, #28
 8008990:	bf44      	itt	mi
 8008992:	232b      	movmi	r3, #43	@ 0x2b
 8008994:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008998:	f89a 3000 	ldrb.w	r3, [sl]
 800899c:	2b2a      	cmp	r3, #42	@ 0x2a
 800899e:	d015      	beq.n	80089cc <_vfiprintf_r+0x120>
 80089a0:	9a07      	ldr	r2, [sp, #28]
 80089a2:	4654      	mov	r4, sl
 80089a4:	2000      	movs	r0, #0
 80089a6:	f04f 0c0a 	mov.w	ip, #10
 80089aa:	4621      	mov	r1, r4
 80089ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089b0:	3b30      	subs	r3, #48	@ 0x30
 80089b2:	2b09      	cmp	r3, #9
 80089b4:	d94b      	bls.n	8008a4e <_vfiprintf_r+0x1a2>
 80089b6:	b1b0      	cbz	r0, 80089e6 <_vfiprintf_r+0x13a>
 80089b8:	9207      	str	r2, [sp, #28]
 80089ba:	e014      	b.n	80089e6 <_vfiprintf_r+0x13a>
 80089bc:	eba0 0308 	sub.w	r3, r0, r8
 80089c0:	fa09 f303 	lsl.w	r3, r9, r3
 80089c4:	4313      	orrs	r3, r2
 80089c6:	9304      	str	r3, [sp, #16]
 80089c8:	46a2      	mov	sl, r4
 80089ca:	e7d2      	b.n	8008972 <_vfiprintf_r+0xc6>
 80089cc:	9b03      	ldr	r3, [sp, #12]
 80089ce:	1d19      	adds	r1, r3, #4
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	9103      	str	r1, [sp, #12]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	bfbb      	ittet	lt
 80089d8:	425b      	neglt	r3, r3
 80089da:	f042 0202 	orrlt.w	r2, r2, #2
 80089de:	9307      	strge	r3, [sp, #28]
 80089e0:	9307      	strlt	r3, [sp, #28]
 80089e2:	bfb8      	it	lt
 80089e4:	9204      	strlt	r2, [sp, #16]
 80089e6:	7823      	ldrb	r3, [r4, #0]
 80089e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80089ea:	d10a      	bne.n	8008a02 <_vfiprintf_r+0x156>
 80089ec:	7863      	ldrb	r3, [r4, #1]
 80089ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80089f0:	d132      	bne.n	8008a58 <_vfiprintf_r+0x1ac>
 80089f2:	9b03      	ldr	r3, [sp, #12]
 80089f4:	1d1a      	adds	r2, r3, #4
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	9203      	str	r2, [sp, #12]
 80089fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089fe:	3402      	adds	r4, #2
 8008a00:	9305      	str	r3, [sp, #20]
 8008a02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008ad8 <_vfiprintf_r+0x22c>
 8008a06:	7821      	ldrb	r1, [r4, #0]
 8008a08:	2203      	movs	r2, #3
 8008a0a:	4650      	mov	r0, sl
 8008a0c:	f7f7 fbe8 	bl	80001e0 <memchr>
 8008a10:	b138      	cbz	r0, 8008a22 <_vfiprintf_r+0x176>
 8008a12:	9b04      	ldr	r3, [sp, #16]
 8008a14:	eba0 000a 	sub.w	r0, r0, sl
 8008a18:	2240      	movs	r2, #64	@ 0x40
 8008a1a:	4082      	lsls	r2, r0
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	3401      	adds	r4, #1
 8008a20:	9304      	str	r3, [sp, #16]
 8008a22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a26:	4829      	ldr	r0, [pc, #164]	@ (8008acc <_vfiprintf_r+0x220>)
 8008a28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a2c:	2206      	movs	r2, #6
 8008a2e:	f7f7 fbd7 	bl	80001e0 <memchr>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	d03f      	beq.n	8008ab6 <_vfiprintf_r+0x20a>
 8008a36:	4b26      	ldr	r3, [pc, #152]	@ (8008ad0 <_vfiprintf_r+0x224>)
 8008a38:	bb1b      	cbnz	r3, 8008a82 <_vfiprintf_r+0x1d6>
 8008a3a:	9b03      	ldr	r3, [sp, #12]
 8008a3c:	3307      	adds	r3, #7
 8008a3e:	f023 0307 	bic.w	r3, r3, #7
 8008a42:	3308      	adds	r3, #8
 8008a44:	9303      	str	r3, [sp, #12]
 8008a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a48:	443b      	add	r3, r7
 8008a4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a4c:	e76a      	b.n	8008924 <_vfiprintf_r+0x78>
 8008a4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a52:	460c      	mov	r4, r1
 8008a54:	2001      	movs	r0, #1
 8008a56:	e7a8      	b.n	80089aa <_vfiprintf_r+0xfe>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	3401      	adds	r4, #1
 8008a5c:	9305      	str	r3, [sp, #20]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	f04f 0c0a 	mov.w	ip, #10
 8008a64:	4620      	mov	r0, r4
 8008a66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a6a:	3a30      	subs	r2, #48	@ 0x30
 8008a6c:	2a09      	cmp	r2, #9
 8008a6e:	d903      	bls.n	8008a78 <_vfiprintf_r+0x1cc>
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d0c6      	beq.n	8008a02 <_vfiprintf_r+0x156>
 8008a74:	9105      	str	r1, [sp, #20]
 8008a76:	e7c4      	b.n	8008a02 <_vfiprintf_r+0x156>
 8008a78:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e7f0      	b.n	8008a64 <_vfiprintf_r+0x1b8>
 8008a82:	ab03      	add	r3, sp, #12
 8008a84:	9300      	str	r3, [sp, #0]
 8008a86:	462a      	mov	r2, r5
 8008a88:	4b12      	ldr	r3, [pc, #72]	@ (8008ad4 <_vfiprintf_r+0x228>)
 8008a8a:	a904      	add	r1, sp, #16
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f3af 8000 	nop.w
 8008a92:	4607      	mov	r7, r0
 8008a94:	1c78      	adds	r0, r7, #1
 8008a96:	d1d6      	bne.n	8008a46 <_vfiprintf_r+0x19a>
 8008a98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a9a:	07d9      	lsls	r1, r3, #31
 8008a9c:	d405      	bmi.n	8008aaa <_vfiprintf_r+0x1fe>
 8008a9e:	89ab      	ldrh	r3, [r5, #12]
 8008aa0:	059a      	lsls	r2, r3, #22
 8008aa2:	d402      	bmi.n	8008aaa <_vfiprintf_r+0x1fe>
 8008aa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008aa6:	f7ff fc6f 	bl	8008388 <__retarget_lock_release_recursive>
 8008aaa:	89ab      	ldrh	r3, [r5, #12]
 8008aac:	065b      	lsls	r3, r3, #25
 8008aae:	f53f af1f 	bmi.w	80088f0 <_vfiprintf_r+0x44>
 8008ab2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ab4:	e71e      	b.n	80088f4 <_vfiprintf_r+0x48>
 8008ab6:	ab03      	add	r3, sp, #12
 8008ab8:	9300      	str	r3, [sp, #0]
 8008aba:	462a      	mov	r2, r5
 8008abc:	4b05      	ldr	r3, [pc, #20]	@ (8008ad4 <_vfiprintf_r+0x228>)
 8008abe:	a904      	add	r1, sp, #16
 8008ac0:	4630      	mov	r0, r6
 8008ac2:	f000 f879 	bl	8008bb8 <_printf_i>
 8008ac6:	e7e4      	b.n	8008a92 <_vfiprintf_r+0x1e6>
 8008ac8:	080095bd 	.word	0x080095bd
 8008acc:	080095c7 	.word	0x080095c7
 8008ad0:	00000000 	.word	0x00000000
 8008ad4:	08008887 	.word	0x08008887
 8008ad8:	080095c3 	.word	0x080095c3

08008adc <_printf_common>:
 8008adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ae0:	4616      	mov	r6, r2
 8008ae2:	4698      	mov	r8, r3
 8008ae4:	688a      	ldr	r2, [r1, #8]
 8008ae6:	690b      	ldr	r3, [r1, #16]
 8008ae8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008aec:	4293      	cmp	r3, r2
 8008aee:	bfb8      	it	lt
 8008af0:	4613      	movlt	r3, r2
 8008af2:	6033      	str	r3, [r6, #0]
 8008af4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008af8:	4607      	mov	r7, r0
 8008afa:	460c      	mov	r4, r1
 8008afc:	b10a      	cbz	r2, 8008b02 <_printf_common+0x26>
 8008afe:	3301      	adds	r3, #1
 8008b00:	6033      	str	r3, [r6, #0]
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	0699      	lsls	r1, r3, #26
 8008b06:	bf42      	ittt	mi
 8008b08:	6833      	ldrmi	r3, [r6, #0]
 8008b0a:	3302      	addmi	r3, #2
 8008b0c:	6033      	strmi	r3, [r6, #0]
 8008b0e:	6825      	ldr	r5, [r4, #0]
 8008b10:	f015 0506 	ands.w	r5, r5, #6
 8008b14:	d106      	bne.n	8008b24 <_printf_common+0x48>
 8008b16:	f104 0a19 	add.w	sl, r4, #25
 8008b1a:	68e3      	ldr	r3, [r4, #12]
 8008b1c:	6832      	ldr	r2, [r6, #0]
 8008b1e:	1a9b      	subs	r3, r3, r2
 8008b20:	42ab      	cmp	r3, r5
 8008b22:	dc26      	bgt.n	8008b72 <_printf_common+0x96>
 8008b24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008b28:	6822      	ldr	r2, [r4, #0]
 8008b2a:	3b00      	subs	r3, #0
 8008b2c:	bf18      	it	ne
 8008b2e:	2301      	movne	r3, #1
 8008b30:	0692      	lsls	r2, r2, #26
 8008b32:	d42b      	bmi.n	8008b8c <_printf_common+0xb0>
 8008b34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008b38:	4641      	mov	r1, r8
 8008b3a:	4638      	mov	r0, r7
 8008b3c:	47c8      	blx	r9
 8008b3e:	3001      	adds	r0, #1
 8008b40:	d01e      	beq.n	8008b80 <_printf_common+0xa4>
 8008b42:	6823      	ldr	r3, [r4, #0]
 8008b44:	6922      	ldr	r2, [r4, #16]
 8008b46:	f003 0306 	and.w	r3, r3, #6
 8008b4a:	2b04      	cmp	r3, #4
 8008b4c:	bf02      	ittt	eq
 8008b4e:	68e5      	ldreq	r5, [r4, #12]
 8008b50:	6833      	ldreq	r3, [r6, #0]
 8008b52:	1aed      	subeq	r5, r5, r3
 8008b54:	68a3      	ldr	r3, [r4, #8]
 8008b56:	bf0c      	ite	eq
 8008b58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b5c:	2500      	movne	r5, #0
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	bfc4      	itt	gt
 8008b62:	1a9b      	subgt	r3, r3, r2
 8008b64:	18ed      	addgt	r5, r5, r3
 8008b66:	2600      	movs	r6, #0
 8008b68:	341a      	adds	r4, #26
 8008b6a:	42b5      	cmp	r5, r6
 8008b6c:	d11a      	bne.n	8008ba4 <_printf_common+0xc8>
 8008b6e:	2000      	movs	r0, #0
 8008b70:	e008      	b.n	8008b84 <_printf_common+0xa8>
 8008b72:	2301      	movs	r3, #1
 8008b74:	4652      	mov	r2, sl
 8008b76:	4641      	mov	r1, r8
 8008b78:	4638      	mov	r0, r7
 8008b7a:	47c8      	blx	r9
 8008b7c:	3001      	adds	r0, #1
 8008b7e:	d103      	bne.n	8008b88 <_printf_common+0xac>
 8008b80:	f04f 30ff 	mov.w	r0, #4294967295
 8008b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b88:	3501      	adds	r5, #1
 8008b8a:	e7c6      	b.n	8008b1a <_printf_common+0x3e>
 8008b8c:	18e1      	adds	r1, r4, r3
 8008b8e:	1c5a      	adds	r2, r3, #1
 8008b90:	2030      	movs	r0, #48	@ 0x30
 8008b92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b96:	4422      	add	r2, r4
 8008b98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ba0:	3302      	adds	r3, #2
 8008ba2:	e7c7      	b.n	8008b34 <_printf_common+0x58>
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	4622      	mov	r2, r4
 8008ba8:	4641      	mov	r1, r8
 8008baa:	4638      	mov	r0, r7
 8008bac:	47c8      	blx	r9
 8008bae:	3001      	adds	r0, #1
 8008bb0:	d0e6      	beq.n	8008b80 <_printf_common+0xa4>
 8008bb2:	3601      	adds	r6, #1
 8008bb4:	e7d9      	b.n	8008b6a <_printf_common+0x8e>
	...

08008bb8 <_printf_i>:
 8008bb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bbc:	7e0f      	ldrb	r7, [r1, #24]
 8008bbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008bc0:	2f78      	cmp	r7, #120	@ 0x78
 8008bc2:	4691      	mov	r9, r2
 8008bc4:	4680      	mov	r8, r0
 8008bc6:	460c      	mov	r4, r1
 8008bc8:	469a      	mov	sl, r3
 8008bca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008bce:	d807      	bhi.n	8008be0 <_printf_i+0x28>
 8008bd0:	2f62      	cmp	r7, #98	@ 0x62
 8008bd2:	d80a      	bhi.n	8008bea <_printf_i+0x32>
 8008bd4:	2f00      	cmp	r7, #0
 8008bd6:	f000 80d1 	beq.w	8008d7c <_printf_i+0x1c4>
 8008bda:	2f58      	cmp	r7, #88	@ 0x58
 8008bdc:	f000 80b8 	beq.w	8008d50 <_printf_i+0x198>
 8008be0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008be4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008be8:	e03a      	b.n	8008c60 <_printf_i+0xa8>
 8008bea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008bee:	2b15      	cmp	r3, #21
 8008bf0:	d8f6      	bhi.n	8008be0 <_printf_i+0x28>
 8008bf2:	a101      	add	r1, pc, #4	@ (adr r1, 8008bf8 <_printf_i+0x40>)
 8008bf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008bf8:	08008c51 	.word	0x08008c51
 8008bfc:	08008c65 	.word	0x08008c65
 8008c00:	08008be1 	.word	0x08008be1
 8008c04:	08008be1 	.word	0x08008be1
 8008c08:	08008be1 	.word	0x08008be1
 8008c0c:	08008be1 	.word	0x08008be1
 8008c10:	08008c65 	.word	0x08008c65
 8008c14:	08008be1 	.word	0x08008be1
 8008c18:	08008be1 	.word	0x08008be1
 8008c1c:	08008be1 	.word	0x08008be1
 8008c20:	08008be1 	.word	0x08008be1
 8008c24:	08008d63 	.word	0x08008d63
 8008c28:	08008c8f 	.word	0x08008c8f
 8008c2c:	08008d1d 	.word	0x08008d1d
 8008c30:	08008be1 	.word	0x08008be1
 8008c34:	08008be1 	.word	0x08008be1
 8008c38:	08008d85 	.word	0x08008d85
 8008c3c:	08008be1 	.word	0x08008be1
 8008c40:	08008c8f 	.word	0x08008c8f
 8008c44:	08008be1 	.word	0x08008be1
 8008c48:	08008be1 	.word	0x08008be1
 8008c4c:	08008d25 	.word	0x08008d25
 8008c50:	6833      	ldr	r3, [r6, #0]
 8008c52:	1d1a      	adds	r2, r3, #4
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	6032      	str	r2, [r6, #0]
 8008c58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c60:	2301      	movs	r3, #1
 8008c62:	e09c      	b.n	8008d9e <_printf_i+0x1e6>
 8008c64:	6833      	ldr	r3, [r6, #0]
 8008c66:	6820      	ldr	r0, [r4, #0]
 8008c68:	1d19      	adds	r1, r3, #4
 8008c6a:	6031      	str	r1, [r6, #0]
 8008c6c:	0606      	lsls	r6, r0, #24
 8008c6e:	d501      	bpl.n	8008c74 <_printf_i+0xbc>
 8008c70:	681d      	ldr	r5, [r3, #0]
 8008c72:	e003      	b.n	8008c7c <_printf_i+0xc4>
 8008c74:	0645      	lsls	r5, r0, #25
 8008c76:	d5fb      	bpl.n	8008c70 <_printf_i+0xb8>
 8008c78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c7c:	2d00      	cmp	r5, #0
 8008c7e:	da03      	bge.n	8008c88 <_printf_i+0xd0>
 8008c80:	232d      	movs	r3, #45	@ 0x2d
 8008c82:	426d      	negs	r5, r5
 8008c84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c88:	4858      	ldr	r0, [pc, #352]	@ (8008dec <_printf_i+0x234>)
 8008c8a:	230a      	movs	r3, #10
 8008c8c:	e011      	b.n	8008cb2 <_printf_i+0xfa>
 8008c8e:	6821      	ldr	r1, [r4, #0]
 8008c90:	6833      	ldr	r3, [r6, #0]
 8008c92:	0608      	lsls	r0, r1, #24
 8008c94:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c98:	d402      	bmi.n	8008ca0 <_printf_i+0xe8>
 8008c9a:	0649      	lsls	r1, r1, #25
 8008c9c:	bf48      	it	mi
 8008c9e:	b2ad      	uxthmi	r5, r5
 8008ca0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008ca2:	4852      	ldr	r0, [pc, #328]	@ (8008dec <_printf_i+0x234>)
 8008ca4:	6033      	str	r3, [r6, #0]
 8008ca6:	bf14      	ite	ne
 8008ca8:	230a      	movne	r3, #10
 8008caa:	2308      	moveq	r3, #8
 8008cac:	2100      	movs	r1, #0
 8008cae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008cb2:	6866      	ldr	r6, [r4, #4]
 8008cb4:	60a6      	str	r6, [r4, #8]
 8008cb6:	2e00      	cmp	r6, #0
 8008cb8:	db05      	blt.n	8008cc6 <_printf_i+0x10e>
 8008cba:	6821      	ldr	r1, [r4, #0]
 8008cbc:	432e      	orrs	r6, r5
 8008cbe:	f021 0104 	bic.w	r1, r1, #4
 8008cc2:	6021      	str	r1, [r4, #0]
 8008cc4:	d04b      	beq.n	8008d5e <_printf_i+0x1a6>
 8008cc6:	4616      	mov	r6, r2
 8008cc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ccc:	fb03 5711 	mls	r7, r3, r1, r5
 8008cd0:	5dc7      	ldrb	r7, [r0, r7]
 8008cd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008cd6:	462f      	mov	r7, r5
 8008cd8:	42bb      	cmp	r3, r7
 8008cda:	460d      	mov	r5, r1
 8008cdc:	d9f4      	bls.n	8008cc8 <_printf_i+0x110>
 8008cde:	2b08      	cmp	r3, #8
 8008ce0:	d10b      	bne.n	8008cfa <_printf_i+0x142>
 8008ce2:	6823      	ldr	r3, [r4, #0]
 8008ce4:	07df      	lsls	r7, r3, #31
 8008ce6:	d508      	bpl.n	8008cfa <_printf_i+0x142>
 8008ce8:	6923      	ldr	r3, [r4, #16]
 8008cea:	6861      	ldr	r1, [r4, #4]
 8008cec:	4299      	cmp	r1, r3
 8008cee:	bfde      	ittt	le
 8008cf0:	2330      	movle	r3, #48	@ 0x30
 8008cf2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008cf6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008cfa:	1b92      	subs	r2, r2, r6
 8008cfc:	6122      	str	r2, [r4, #16]
 8008cfe:	f8cd a000 	str.w	sl, [sp]
 8008d02:	464b      	mov	r3, r9
 8008d04:	aa03      	add	r2, sp, #12
 8008d06:	4621      	mov	r1, r4
 8008d08:	4640      	mov	r0, r8
 8008d0a:	f7ff fee7 	bl	8008adc <_printf_common>
 8008d0e:	3001      	adds	r0, #1
 8008d10:	d14a      	bne.n	8008da8 <_printf_i+0x1f0>
 8008d12:	f04f 30ff 	mov.w	r0, #4294967295
 8008d16:	b004      	add	sp, #16
 8008d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d1c:	6823      	ldr	r3, [r4, #0]
 8008d1e:	f043 0320 	orr.w	r3, r3, #32
 8008d22:	6023      	str	r3, [r4, #0]
 8008d24:	4832      	ldr	r0, [pc, #200]	@ (8008df0 <_printf_i+0x238>)
 8008d26:	2778      	movs	r7, #120	@ 0x78
 8008d28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	6831      	ldr	r1, [r6, #0]
 8008d30:	061f      	lsls	r7, r3, #24
 8008d32:	f851 5b04 	ldr.w	r5, [r1], #4
 8008d36:	d402      	bmi.n	8008d3e <_printf_i+0x186>
 8008d38:	065f      	lsls	r7, r3, #25
 8008d3a:	bf48      	it	mi
 8008d3c:	b2ad      	uxthmi	r5, r5
 8008d3e:	6031      	str	r1, [r6, #0]
 8008d40:	07d9      	lsls	r1, r3, #31
 8008d42:	bf44      	itt	mi
 8008d44:	f043 0320 	orrmi.w	r3, r3, #32
 8008d48:	6023      	strmi	r3, [r4, #0]
 8008d4a:	b11d      	cbz	r5, 8008d54 <_printf_i+0x19c>
 8008d4c:	2310      	movs	r3, #16
 8008d4e:	e7ad      	b.n	8008cac <_printf_i+0xf4>
 8008d50:	4826      	ldr	r0, [pc, #152]	@ (8008dec <_printf_i+0x234>)
 8008d52:	e7e9      	b.n	8008d28 <_printf_i+0x170>
 8008d54:	6823      	ldr	r3, [r4, #0]
 8008d56:	f023 0320 	bic.w	r3, r3, #32
 8008d5a:	6023      	str	r3, [r4, #0]
 8008d5c:	e7f6      	b.n	8008d4c <_printf_i+0x194>
 8008d5e:	4616      	mov	r6, r2
 8008d60:	e7bd      	b.n	8008cde <_printf_i+0x126>
 8008d62:	6833      	ldr	r3, [r6, #0]
 8008d64:	6825      	ldr	r5, [r4, #0]
 8008d66:	6961      	ldr	r1, [r4, #20]
 8008d68:	1d18      	adds	r0, r3, #4
 8008d6a:	6030      	str	r0, [r6, #0]
 8008d6c:	062e      	lsls	r6, r5, #24
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	d501      	bpl.n	8008d76 <_printf_i+0x1be>
 8008d72:	6019      	str	r1, [r3, #0]
 8008d74:	e002      	b.n	8008d7c <_printf_i+0x1c4>
 8008d76:	0668      	lsls	r0, r5, #25
 8008d78:	d5fb      	bpl.n	8008d72 <_printf_i+0x1ba>
 8008d7a:	8019      	strh	r1, [r3, #0]
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	6123      	str	r3, [r4, #16]
 8008d80:	4616      	mov	r6, r2
 8008d82:	e7bc      	b.n	8008cfe <_printf_i+0x146>
 8008d84:	6833      	ldr	r3, [r6, #0]
 8008d86:	1d1a      	adds	r2, r3, #4
 8008d88:	6032      	str	r2, [r6, #0]
 8008d8a:	681e      	ldr	r6, [r3, #0]
 8008d8c:	6862      	ldr	r2, [r4, #4]
 8008d8e:	2100      	movs	r1, #0
 8008d90:	4630      	mov	r0, r6
 8008d92:	f7f7 fa25 	bl	80001e0 <memchr>
 8008d96:	b108      	cbz	r0, 8008d9c <_printf_i+0x1e4>
 8008d98:	1b80      	subs	r0, r0, r6
 8008d9a:	6060      	str	r0, [r4, #4]
 8008d9c:	6863      	ldr	r3, [r4, #4]
 8008d9e:	6123      	str	r3, [r4, #16]
 8008da0:	2300      	movs	r3, #0
 8008da2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008da6:	e7aa      	b.n	8008cfe <_printf_i+0x146>
 8008da8:	6923      	ldr	r3, [r4, #16]
 8008daa:	4632      	mov	r2, r6
 8008dac:	4649      	mov	r1, r9
 8008dae:	4640      	mov	r0, r8
 8008db0:	47d0      	blx	sl
 8008db2:	3001      	adds	r0, #1
 8008db4:	d0ad      	beq.n	8008d12 <_printf_i+0x15a>
 8008db6:	6823      	ldr	r3, [r4, #0]
 8008db8:	079b      	lsls	r3, r3, #30
 8008dba:	d413      	bmi.n	8008de4 <_printf_i+0x22c>
 8008dbc:	68e0      	ldr	r0, [r4, #12]
 8008dbe:	9b03      	ldr	r3, [sp, #12]
 8008dc0:	4298      	cmp	r0, r3
 8008dc2:	bfb8      	it	lt
 8008dc4:	4618      	movlt	r0, r3
 8008dc6:	e7a6      	b.n	8008d16 <_printf_i+0x15e>
 8008dc8:	2301      	movs	r3, #1
 8008dca:	4632      	mov	r2, r6
 8008dcc:	4649      	mov	r1, r9
 8008dce:	4640      	mov	r0, r8
 8008dd0:	47d0      	blx	sl
 8008dd2:	3001      	adds	r0, #1
 8008dd4:	d09d      	beq.n	8008d12 <_printf_i+0x15a>
 8008dd6:	3501      	adds	r5, #1
 8008dd8:	68e3      	ldr	r3, [r4, #12]
 8008dda:	9903      	ldr	r1, [sp, #12]
 8008ddc:	1a5b      	subs	r3, r3, r1
 8008dde:	42ab      	cmp	r3, r5
 8008de0:	dcf2      	bgt.n	8008dc8 <_printf_i+0x210>
 8008de2:	e7eb      	b.n	8008dbc <_printf_i+0x204>
 8008de4:	2500      	movs	r5, #0
 8008de6:	f104 0619 	add.w	r6, r4, #25
 8008dea:	e7f5      	b.n	8008dd8 <_printf_i+0x220>
 8008dec:	080095ce 	.word	0x080095ce
 8008df0:	080095df 	.word	0x080095df

08008df4 <__sflush_r>:
 8008df4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dfc:	0716      	lsls	r6, r2, #28
 8008dfe:	4605      	mov	r5, r0
 8008e00:	460c      	mov	r4, r1
 8008e02:	d454      	bmi.n	8008eae <__sflush_r+0xba>
 8008e04:	684b      	ldr	r3, [r1, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	dc02      	bgt.n	8008e10 <__sflush_r+0x1c>
 8008e0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	dd48      	ble.n	8008ea2 <__sflush_r+0xae>
 8008e10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e12:	2e00      	cmp	r6, #0
 8008e14:	d045      	beq.n	8008ea2 <__sflush_r+0xae>
 8008e16:	2300      	movs	r3, #0
 8008e18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e1c:	682f      	ldr	r7, [r5, #0]
 8008e1e:	6a21      	ldr	r1, [r4, #32]
 8008e20:	602b      	str	r3, [r5, #0]
 8008e22:	d030      	beq.n	8008e86 <__sflush_r+0x92>
 8008e24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e26:	89a3      	ldrh	r3, [r4, #12]
 8008e28:	0759      	lsls	r1, r3, #29
 8008e2a:	d505      	bpl.n	8008e38 <__sflush_r+0x44>
 8008e2c:	6863      	ldr	r3, [r4, #4]
 8008e2e:	1ad2      	subs	r2, r2, r3
 8008e30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e32:	b10b      	cbz	r3, 8008e38 <__sflush_r+0x44>
 8008e34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e36:	1ad2      	subs	r2, r2, r3
 8008e38:	2300      	movs	r3, #0
 8008e3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e3c:	6a21      	ldr	r1, [r4, #32]
 8008e3e:	4628      	mov	r0, r5
 8008e40:	47b0      	blx	r6
 8008e42:	1c43      	adds	r3, r0, #1
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	d106      	bne.n	8008e56 <__sflush_r+0x62>
 8008e48:	6829      	ldr	r1, [r5, #0]
 8008e4a:	291d      	cmp	r1, #29
 8008e4c:	d82b      	bhi.n	8008ea6 <__sflush_r+0xb2>
 8008e4e:	4a2a      	ldr	r2, [pc, #168]	@ (8008ef8 <__sflush_r+0x104>)
 8008e50:	40ca      	lsrs	r2, r1
 8008e52:	07d6      	lsls	r6, r2, #31
 8008e54:	d527      	bpl.n	8008ea6 <__sflush_r+0xb2>
 8008e56:	2200      	movs	r2, #0
 8008e58:	6062      	str	r2, [r4, #4]
 8008e5a:	04d9      	lsls	r1, r3, #19
 8008e5c:	6922      	ldr	r2, [r4, #16]
 8008e5e:	6022      	str	r2, [r4, #0]
 8008e60:	d504      	bpl.n	8008e6c <__sflush_r+0x78>
 8008e62:	1c42      	adds	r2, r0, #1
 8008e64:	d101      	bne.n	8008e6a <__sflush_r+0x76>
 8008e66:	682b      	ldr	r3, [r5, #0]
 8008e68:	b903      	cbnz	r3, 8008e6c <__sflush_r+0x78>
 8008e6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e6e:	602f      	str	r7, [r5, #0]
 8008e70:	b1b9      	cbz	r1, 8008ea2 <__sflush_r+0xae>
 8008e72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e76:	4299      	cmp	r1, r3
 8008e78:	d002      	beq.n	8008e80 <__sflush_r+0x8c>
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	f7ff fa9c 	bl	80083b8 <_free_r>
 8008e80:	2300      	movs	r3, #0
 8008e82:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e84:	e00d      	b.n	8008ea2 <__sflush_r+0xae>
 8008e86:	2301      	movs	r3, #1
 8008e88:	4628      	mov	r0, r5
 8008e8a:	47b0      	blx	r6
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	1c50      	adds	r0, r2, #1
 8008e90:	d1c9      	bne.n	8008e26 <__sflush_r+0x32>
 8008e92:	682b      	ldr	r3, [r5, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d0c6      	beq.n	8008e26 <__sflush_r+0x32>
 8008e98:	2b1d      	cmp	r3, #29
 8008e9a:	d001      	beq.n	8008ea0 <__sflush_r+0xac>
 8008e9c:	2b16      	cmp	r3, #22
 8008e9e:	d11e      	bne.n	8008ede <__sflush_r+0xea>
 8008ea0:	602f      	str	r7, [r5, #0]
 8008ea2:	2000      	movs	r0, #0
 8008ea4:	e022      	b.n	8008eec <__sflush_r+0xf8>
 8008ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008eaa:	b21b      	sxth	r3, r3
 8008eac:	e01b      	b.n	8008ee6 <__sflush_r+0xf2>
 8008eae:	690f      	ldr	r7, [r1, #16]
 8008eb0:	2f00      	cmp	r7, #0
 8008eb2:	d0f6      	beq.n	8008ea2 <__sflush_r+0xae>
 8008eb4:	0793      	lsls	r3, r2, #30
 8008eb6:	680e      	ldr	r6, [r1, #0]
 8008eb8:	bf08      	it	eq
 8008eba:	694b      	ldreq	r3, [r1, #20]
 8008ebc:	600f      	str	r7, [r1, #0]
 8008ebe:	bf18      	it	ne
 8008ec0:	2300      	movne	r3, #0
 8008ec2:	eba6 0807 	sub.w	r8, r6, r7
 8008ec6:	608b      	str	r3, [r1, #8]
 8008ec8:	f1b8 0f00 	cmp.w	r8, #0
 8008ecc:	dde9      	ble.n	8008ea2 <__sflush_r+0xae>
 8008ece:	6a21      	ldr	r1, [r4, #32]
 8008ed0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008ed2:	4643      	mov	r3, r8
 8008ed4:	463a      	mov	r2, r7
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	47b0      	blx	r6
 8008eda:	2800      	cmp	r0, #0
 8008edc:	dc08      	bgt.n	8008ef0 <__sflush_r+0xfc>
 8008ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ee2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ee6:	81a3      	strh	r3, [r4, #12]
 8008ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8008eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ef0:	4407      	add	r7, r0
 8008ef2:	eba8 0800 	sub.w	r8, r8, r0
 8008ef6:	e7e7      	b.n	8008ec8 <__sflush_r+0xd4>
 8008ef8:	20400001 	.word	0x20400001

08008efc <_fflush_r>:
 8008efc:	b538      	push	{r3, r4, r5, lr}
 8008efe:	690b      	ldr	r3, [r1, #16]
 8008f00:	4605      	mov	r5, r0
 8008f02:	460c      	mov	r4, r1
 8008f04:	b913      	cbnz	r3, 8008f0c <_fflush_r+0x10>
 8008f06:	2500      	movs	r5, #0
 8008f08:	4628      	mov	r0, r5
 8008f0a:	bd38      	pop	{r3, r4, r5, pc}
 8008f0c:	b118      	cbz	r0, 8008f16 <_fflush_r+0x1a>
 8008f0e:	6a03      	ldr	r3, [r0, #32]
 8008f10:	b90b      	cbnz	r3, 8008f16 <_fflush_r+0x1a>
 8008f12:	f7fe ff8b 	bl	8007e2c <__sinit>
 8008f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d0f3      	beq.n	8008f06 <_fflush_r+0xa>
 8008f1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f20:	07d0      	lsls	r0, r2, #31
 8008f22:	d404      	bmi.n	8008f2e <_fflush_r+0x32>
 8008f24:	0599      	lsls	r1, r3, #22
 8008f26:	d402      	bmi.n	8008f2e <_fflush_r+0x32>
 8008f28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f2a:	f7ff fa2c 	bl	8008386 <__retarget_lock_acquire_recursive>
 8008f2e:	4628      	mov	r0, r5
 8008f30:	4621      	mov	r1, r4
 8008f32:	f7ff ff5f 	bl	8008df4 <__sflush_r>
 8008f36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f38:	07da      	lsls	r2, r3, #31
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	d4e4      	bmi.n	8008f08 <_fflush_r+0xc>
 8008f3e:	89a3      	ldrh	r3, [r4, #12]
 8008f40:	059b      	lsls	r3, r3, #22
 8008f42:	d4e1      	bmi.n	8008f08 <_fflush_r+0xc>
 8008f44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f46:	f7ff fa1f 	bl	8008388 <__retarget_lock_release_recursive>
 8008f4a:	e7dd      	b.n	8008f08 <_fflush_r+0xc>

08008f4c <__swhatbuf_r>:
 8008f4c:	b570      	push	{r4, r5, r6, lr}
 8008f4e:	460c      	mov	r4, r1
 8008f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f54:	2900      	cmp	r1, #0
 8008f56:	b096      	sub	sp, #88	@ 0x58
 8008f58:	4615      	mov	r5, r2
 8008f5a:	461e      	mov	r6, r3
 8008f5c:	da0d      	bge.n	8008f7a <__swhatbuf_r+0x2e>
 8008f5e:	89a3      	ldrh	r3, [r4, #12]
 8008f60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f64:	f04f 0100 	mov.w	r1, #0
 8008f68:	bf14      	ite	ne
 8008f6a:	2340      	movne	r3, #64	@ 0x40
 8008f6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f70:	2000      	movs	r0, #0
 8008f72:	6031      	str	r1, [r6, #0]
 8008f74:	602b      	str	r3, [r5, #0]
 8008f76:	b016      	add	sp, #88	@ 0x58
 8008f78:	bd70      	pop	{r4, r5, r6, pc}
 8008f7a:	466a      	mov	r2, sp
 8008f7c:	f000 f862 	bl	8009044 <_fstat_r>
 8008f80:	2800      	cmp	r0, #0
 8008f82:	dbec      	blt.n	8008f5e <__swhatbuf_r+0x12>
 8008f84:	9901      	ldr	r1, [sp, #4]
 8008f86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f8e:	4259      	negs	r1, r3
 8008f90:	4159      	adcs	r1, r3
 8008f92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f96:	e7eb      	b.n	8008f70 <__swhatbuf_r+0x24>

08008f98 <__smakebuf_r>:
 8008f98:	898b      	ldrh	r3, [r1, #12]
 8008f9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f9c:	079d      	lsls	r5, r3, #30
 8008f9e:	4606      	mov	r6, r0
 8008fa0:	460c      	mov	r4, r1
 8008fa2:	d507      	bpl.n	8008fb4 <__smakebuf_r+0x1c>
 8008fa4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008fa8:	6023      	str	r3, [r4, #0]
 8008faa:	6123      	str	r3, [r4, #16]
 8008fac:	2301      	movs	r3, #1
 8008fae:	6163      	str	r3, [r4, #20]
 8008fb0:	b003      	add	sp, #12
 8008fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fb4:	ab01      	add	r3, sp, #4
 8008fb6:	466a      	mov	r2, sp
 8008fb8:	f7ff ffc8 	bl	8008f4c <__swhatbuf_r>
 8008fbc:	9f00      	ldr	r7, [sp, #0]
 8008fbe:	4605      	mov	r5, r0
 8008fc0:	4639      	mov	r1, r7
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	f7ff fa64 	bl	8008490 <_malloc_r>
 8008fc8:	b948      	cbnz	r0, 8008fde <__smakebuf_r+0x46>
 8008fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fce:	059a      	lsls	r2, r3, #22
 8008fd0:	d4ee      	bmi.n	8008fb0 <__smakebuf_r+0x18>
 8008fd2:	f023 0303 	bic.w	r3, r3, #3
 8008fd6:	f043 0302 	orr.w	r3, r3, #2
 8008fda:	81a3      	strh	r3, [r4, #12]
 8008fdc:	e7e2      	b.n	8008fa4 <__smakebuf_r+0xc>
 8008fde:	89a3      	ldrh	r3, [r4, #12]
 8008fe0:	6020      	str	r0, [r4, #0]
 8008fe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fe6:	81a3      	strh	r3, [r4, #12]
 8008fe8:	9b01      	ldr	r3, [sp, #4]
 8008fea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fee:	b15b      	cbz	r3, 8009008 <__smakebuf_r+0x70>
 8008ff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ff4:	4630      	mov	r0, r6
 8008ff6:	f000 f837 	bl	8009068 <_isatty_r>
 8008ffa:	b128      	cbz	r0, 8009008 <__smakebuf_r+0x70>
 8008ffc:	89a3      	ldrh	r3, [r4, #12]
 8008ffe:	f023 0303 	bic.w	r3, r3, #3
 8009002:	f043 0301 	orr.w	r3, r3, #1
 8009006:	81a3      	strh	r3, [r4, #12]
 8009008:	89a3      	ldrh	r3, [r4, #12]
 800900a:	431d      	orrs	r5, r3
 800900c:	81a5      	strh	r5, [r4, #12]
 800900e:	e7cf      	b.n	8008fb0 <__smakebuf_r+0x18>

08009010 <memmove>:
 8009010:	4288      	cmp	r0, r1
 8009012:	b510      	push	{r4, lr}
 8009014:	eb01 0402 	add.w	r4, r1, r2
 8009018:	d902      	bls.n	8009020 <memmove+0x10>
 800901a:	4284      	cmp	r4, r0
 800901c:	4623      	mov	r3, r4
 800901e:	d807      	bhi.n	8009030 <memmove+0x20>
 8009020:	1e43      	subs	r3, r0, #1
 8009022:	42a1      	cmp	r1, r4
 8009024:	d008      	beq.n	8009038 <memmove+0x28>
 8009026:	f811 2b01 	ldrb.w	r2, [r1], #1
 800902a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800902e:	e7f8      	b.n	8009022 <memmove+0x12>
 8009030:	4402      	add	r2, r0
 8009032:	4601      	mov	r1, r0
 8009034:	428a      	cmp	r2, r1
 8009036:	d100      	bne.n	800903a <memmove+0x2a>
 8009038:	bd10      	pop	{r4, pc}
 800903a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800903e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009042:	e7f7      	b.n	8009034 <memmove+0x24>

08009044 <_fstat_r>:
 8009044:	b538      	push	{r3, r4, r5, lr}
 8009046:	4d07      	ldr	r5, [pc, #28]	@ (8009064 <_fstat_r+0x20>)
 8009048:	2300      	movs	r3, #0
 800904a:	4604      	mov	r4, r0
 800904c:	4608      	mov	r0, r1
 800904e:	4611      	mov	r1, r2
 8009050:	602b      	str	r3, [r5, #0]
 8009052:	f7f8 f8fa 	bl	800124a <_fstat>
 8009056:	1c43      	adds	r3, r0, #1
 8009058:	d102      	bne.n	8009060 <_fstat_r+0x1c>
 800905a:	682b      	ldr	r3, [r5, #0]
 800905c:	b103      	cbz	r3, 8009060 <_fstat_r+0x1c>
 800905e:	6023      	str	r3, [r4, #0]
 8009060:	bd38      	pop	{r3, r4, r5, pc}
 8009062:	bf00      	nop
 8009064:	2000cdbc 	.word	0x2000cdbc

08009068 <_isatty_r>:
 8009068:	b538      	push	{r3, r4, r5, lr}
 800906a:	4d06      	ldr	r5, [pc, #24]	@ (8009084 <_isatty_r+0x1c>)
 800906c:	2300      	movs	r3, #0
 800906e:	4604      	mov	r4, r0
 8009070:	4608      	mov	r0, r1
 8009072:	602b      	str	r3, [r5, #0]
 8009074:	f7f8 f8f9 	bl	800126a <_isatty>
 8009078:	1c43      	adds	r3, r0, #1
 800907a:	d102      	bne.n	8009082 <_isatty_r+0x1a>
 800907c:	682b      	ldr	r3, [r5, #0]
 800907e:	b103      	cbz	r3, 8009082 <_isatty_r+0x1a>
 8009080:	6023      	str	r3, [r4, #0]
 8009082:	bd38      	pop	{r3, r4, r5, pc}
 8009084:	2000cdbc 	.word	0x2000cdbc

08009088 <_sbrk_r>:
 8009088:	b538      	push	{r3, r4, r5, lr}
 800908a:	4d06      	ldr	r5, [pc, #24]	@ (80090a4 <_sbrk_r+0x1c>)
 800908c:	2300      	movs	r3, #0
 800908e:	4604      	mov	r4, r0
 8009090:	4608      	mov	r0, r1
 8009092:	602b      	str	r3, [r5, #0]
 8009094:	f7f8 f902 	bl	800129c <_sbrk>
 8009098:	1c43      	adds	r3, r0, #1
 800909a:	d102      	bne.n	80090a2 <_sbrk_r+0x1a>
 800909c:	682b      	ldr	r3, [r5, #0]
 800909e:	b103      	cbz	r3, 80090a2 <_sbrk_r+0x1a>
 80090a0:	6023      	str	r3, [r4, #0]
 80090a2:	bd38      	pop	{r3, r4, r5, pc}
 80090a4:	2000cdbc 	.word	0x2000cdbc

080090a8 <_realloc_r>:
 80090a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090ac:	4607      	mov	r7, r0
 80090ae:	4614      	mov	r4, r2
 80090b0:	460d      	mov	r5, r1
 80090b2:	b921      	cbnz	r1, 80090be <_realloc_r+0x16>
 80090b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090b8:	4611      	mov	r1, r2
 80090ba:	f7ff b9e9 	b.w	8008490 <_malloc_r>
 80090be:	b92a      	cbnz	r2, 80090cc <_realloc_r+0x24>
 80090c0:	f7ff f97a 	bl	80083b8 <_free_r>
 80090c4:	4625      	mov	r5, r4
 80090c6:	4628      	mov	r0, r5
 80090c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090cc:	f000 f81a 	bl	8009104 <_malloc_usable_size_r>
 80090d0:	4284      	cmp	r4, r0
 80090d2:	4606      	mov	r6, r0
 80090d4:	d802      	bhi.n	80090dc <_realloc_r+0x34>
 80090d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090da:	d8f4      	bhi.n	80090c6 <_realloc_r+0x1e>
 80090dc:	4621      	mov	r1, r4
 80090de:	4638      	mov	r0, r7
 80090e0:	f7ff f9d6 	bl	8008490 <_malloc_r>
 80090e4:	4680      	mov	r8, r0
 80090e6:	b908      	cbnz	r0, 80090ec <_realloc_r+0x44>
 80090e8:	4645      	mov	r5, r8
 80090ea:	e7ec      	b.n	80090c6 <_realloc_r+0x1e>
 80090ec:	42b4      	cmp	r4, r6
 80090ee:	4622      	mov	r2, r4
 80090f0:	4629      	mov	r1, r5
 80090f2:	bf28      	it	cs
 80090f4:	4632      	movcs	r2, r6
 80090f6:	f7ff f950 	bl	800839a <memcpy>
 80090fa:	4629      	mov	r1, r5
 80090fc:	4638      	mov	r0, r7
 80090fe:	f7ff f95b 	bl	80083b8 <_free_r>
 8009102:	e7f1      	b.n	80090e8 <_realloc_r+0x40>

08009104 <_malloc_usable_size_r>:
 8009104:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009108:	1f18      	subs	r0, r3, #4
 800910a:	2b00      	cmp	r3, #0
 800910c:	bfbc      	itt	lt
 800910e:	580b      	ldrlt	r3, [r1, r0]
 8009110:	18c0      	addlt	r0, r0, r3
 8009112:	4770      	bx	lr

08009114 <_init>:
 8009114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009116:	bf00      	nop
 8009118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800911a:	bc08      	pop	{r3}
 800911c:	469e      	mov	lr, r3
 800911e:	4770      	bx	lr

08009120 <_fini>:
 8009120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009122:	bf00      	nop
 8009124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009126:	bc08      	pop	{r3}
 8009128:	469e      	mov	lr, r3
 800912a:	4770      	bx	lr
