// Seed: 3486691519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wand id_8 = id_1;
  parameter id_9 = 1;
  assign id_8 = id_9 > -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_7 = id_1[-1'b0];
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2,
      id_7,
      id_5,
      id_6
  );
  wire  id_9;
  logic id_10;
  ;
endmodule
