 ==  Bambu executed with: bambu -O3 -fno-inline-functions -fno-move-loop-invariants -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/includes/values_32 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/astar/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    remove_min
    astarF
    astar
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 4096
    Internally allocated memory: 4096
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 13
    SIZE bus bitsize: 6
    Internally allocated memory (no private memories): 4096
    Internally allocated memory: 4096
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function remove_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.18 seconds


  Scheduling Information of function remove_min:
    Number of control steps: 16
    Minimum slack: 0.13779999999999337
    Estimated max frequency (MHz): 205.66821603389383
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function remove_min:
    Number of states: 14
    Minimum number of cycles: 13
    Maximum number of cycles 14
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function remove_min:
    Bound operations:41/100
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function remove_min:
    Number of storage values inserted: 55
  Time to compute storage value information: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 32 registers(LB:18)
  Time to perform register binding: 0.01 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.01 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.01 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.01 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.01 seconds


  Module binding information for function remove_min:
    Number of modules instantiated: 89
    Number of possible conflicts for possible false paths introduced by resource sharing: 170
    Estimated resources area (no Muxes and address logic): 1110
    Estimated area of MUX21: 234
    Total estimated area: 1344
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.06 seconds
  Time to perform module binding: 0.07 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 45 registers(LB:18)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function remove_min:
    Number of allocated multiplexers (2-to-1 equivalent): 14
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function remove_min: 549

  Module allocation information for function astarF:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.82 seconds


  Scheduling Information of function astarF:
    Number of control steps: 193
    Minimum slack: 1.8873791418627661e-15
    Estimated max frequency (MHz): 200.00000000000009
  Time to perform scheduling: 0.33 seconds


  State Transition Graph Information of function astarF:
    Number of states: 192
    Done port is registered
  Time to perform creation of STG: 0.02 seconds


  Easy binding information for function astarF:
    Bound operations:460/673
  Time to perform easy binding: 0.01 seconds


  Storage Value Information of function astarF:
    Number of storage values inserted: 312
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 196 registers(LB:90)
  Time to perform register binding: 0.24 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 211 registers(LB:90)
  Time to perform register binding: 0.24 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 213 registers(LB:90)
  Time to perform register binding: 0.24 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 215 registers(LB:90)
  Time to perform register binding: 0.24 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 216 registers(LB:90)
  Time to perform register binding: 0.25 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 216 registers(LB:90)
  Time to perform register binding: 0.25 seconds


  Module binding information for function astarF:
    Number of modules instantiated: 530
    Number of possible conflicts for possible false paths introduced by resource sharing: 77
    Estimated resources area (no Muxes and address logic): 7487
    Estimated area of MUX21: 1233.5
    Total estimated area: 8720.5
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.25 seconds
    Clique covering computation completed in 1.37 seconds
  Time to perform module binding: 1.64 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 216 registers(LB:90)
  Time to perform register binding: 0.25 seconds


  Connection Binding Information for function astarF:
    Number of allocated multiplexers (2-to-1 equivalent): 157
  Time to perform interconnection binding: 0.03 seconds

  Total number of flip-flops in function astarF: 2801

  Module allocation information for function astar:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.37 seconds


  Scheduling Information of function astar:
    Number of control steps: 124
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.11 seconds


  State Transition Graph Information of function astar:
    Number of states: 123
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function astar:
    Bound operations:217/340
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function astar:
    Number of storage values inserted: 136
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 100 registers(LB:89)
  Time to perform register binding: 0.03 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 102 registers(LB:89)
  Time to perform register binding: 0.04 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 102 registers(LB:89)
  Time to perform register binding: 0.03 seconds


  Module binding information for function astar:
    Number of modules instantiated: 254
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 4934
    Estimated area of MUX21: 578.33333333333337
    Total estimated area: 5512.333333333333
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.05 seconds
    Clique covering computation completed in 0.14 seconds
  Time to perform module binding: 0.21 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 102 registers(LB:89)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function astar:
    Number of allocated multiplexers (2-to-1 equivalent): 68
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function astar: 1838

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/files/values_32/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 967 cycles
  Number of executions     : 1
  Average execution        : 967 cycles
