// Seed: 1776343901
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
    , id_9,
    input  wand id_2,
    input  tri1 id_3,
    input  tri1 id_4,
    output wor  id_5,
    input  wand id_6,
    output wand id_7
);
  assign id_5 = id_3;
  module_0(
      id_9, id_9, id_9
  ); id_10 :
  assert property (@(1) 1'd0)
  else;
  assign id_7 = id_6;
endmodule
