

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Sun Sep 15 03:13:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln61_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_3"   --->   Operation 12 'read' 'sext_ln61_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln61_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_2"   --->   Operation 13 'read' 'sext_ln61_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln61_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_1"   --->   Operation 14 'read' 'sext_ln61_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln61_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61"   --->   Operation 15 'read' 'sext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln61_3_cast = sext i16 %sext_ln61_3_read"   --->   Operation 16 'sext' 'sext_ln61_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln61_2_cast = sext i16 %sext_ln61_2_read"   --->   Operation 17 'sext' 'sext_ln61_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln61_1_cast = sext i16 %sext_ln61_1_read"   --->   Operation 18 'sext' 'sext_ln61_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln61_cast = sext i16 %sext_ln61_read"   --->   Operation 19 'sext' 'sext_ln61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %layer1_bias, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %layer1_weights_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [nn.cpp:56]   --->   Operation 27 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln56 = icmp_eq  i4 %i_2, i4 8" [nn.cpp:56]   --->   Operation 28 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln56 = add i4 %i_2, i4 1" [nn.cpp:56]   --->   Operation 29 'add' 'add_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.body.split, void %VITIS_LOOP_68_3.exitStub" [nn.cpp:56]   --->   Operation 30 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %i_2" [nn.cpp:56]   --->   Operation 31 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i9 %layer1_weights_0, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 32 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%layer1_weights_0_load = load i3 %layer1_weights_0_addr" [nn.cpp:61]   --->   Operation 33 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i9 %layer1_weights_1, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 34 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%layer1_weights_1_load = load i3 %layer1_weights_1_addr" [nn.cpp:61]   --->   Operation 35 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln56 = store i4 %add_ln56, i4 %i" [nn.cpp:56]   --->   Operation 36 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%layer1_weights_0_load = load i3 %layer1_weights_0_addr" [nn.cpp:61]   --->   Operation 37 'load' 'layer1_weights_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%layer1_weights_1_load = load i3 %layer1_weights_1_addr" [nn.cpp:61]   --->   Operation 38 'load' 'layer1_weights_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i9 %layer1_weights_1_load" [nn.cpp:61]   --->   Operation 39 'sext' 'sext_ln61_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.45ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_5, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 40 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i9 %layer1_weights_2, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 41 'getelementptr' 'layer1_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%layer1_weights_2_load = load i3 %layer1_weights_2_addr" [nn.cpp:61]   --->   Operation 42 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i9 %layer1_weights_0_load" [nn.cpp:61]   --->   Operation 43 'sext' 'sext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (5.57ns)   --->   "%mul_ln61 = mul i24 %sext_ln61_4, i24 %sext_ln61_cast" [nn.cpp:61]   --->   Operation 44 'mul' 'mul_ln61' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/3] (1.45ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_5, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 45 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln61, i32 8, i32 23" [nn.cpp:61]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%layer1_weights_2_load = load i3 %layer1_weights_2_addr" [nn.cpp:61]   --->   Operation 47 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i9 %layer1_weights_2_load" [nn.cpp:61]   --->   Operation 48 'sext' 'sext_ln61_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_6, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 49 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i9 %layer1_weights_3, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 50 'getelementptr' 'layer1_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%layer1_weights_3_load = load i3 %layer1_weights_3_addr" [nn.cpp:61]   --->   Operation 51 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_5, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 52 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:61]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i24 %shl_ln, i24 %mul_ln61_1" [nn.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_6, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 55 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%layer1_weights_3_load = load i3 %layer1_weights_3_addr" [nn.cpp:61]   --->   Operation 56 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 8> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i9 %layer1_weights_3_load" [nn.cpp:61]   --->   Operation 57 'sext' 'sext_ln61_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_7, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 58 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 59 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i24 %shl_ln, i24 %mul_ln61_1" [nn.cpp:61]   --->   Operation 59 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_6, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 60 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61, i32 8, i32 23" [nn.cpp:61]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:61]   --->   Operation 62 'bitconcatenate' 'shl_ln61_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i24 %shl_ln61_1, i24 %mul_ln61_2" [nn.cpp:61]   --->   Operation 63 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_7, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 64 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 65 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i24 %shl_ln61_1, i24 %mul_ln61_2" [nn.cpp:61]   --->   Operation 65 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_7, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 66 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_1, i32 8, i32 23" [nn.cpp:61]   --->   Operation 67 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln61_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:61]   --->   Operation 68 'bitconcatenate' 'shl_ln61_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_2 = add i24 %shl_ln61_2, i24 %mul_ln61_3" [nn.cpp:61]   --->   Operation 69 'add' 'add_ln61_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i7 %layer1_bias, i64 0, i64 %zext_ln56" [nn.cpp:63]   --->   Operation 70 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:63]   --->   Operation 71 'load' 'layer1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 72 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_2 = add i24 %shl_ln61_2, i24 %mul_ln61_3" [nn.cpp:61]   --->   Operation 72 'add' 'add_ln61_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_2, i32 8, i32 23" [nn.cpp:61]   --->   Operation 73 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%layer1_bias_load = load i3 %layer1_bias_addr" [nn.cpp:63]   --->   Operation 74 'load' 'layer1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 8> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %layer1_bias_load" [nn.cpp:63]   --->   Operation 75 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln61_2, i32 8, i32 22" [nn.cpp:63]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i7 %layer1_bias_load" [nn.cpp:63]   --->   Operation 77 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (2.14ns)   --->   "%sum_3 = add i16 %zext_ln63, i16 %sum" [nn.cpp:63]   --->   Operation 78 'add' 'sum_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.14ns)   --->   "%add_ln58 = add i15 %zext_ln63_1, i15 %trunc_ln" [nn.cpp:58]   --->   Operation 79 'add' 'add_ln58' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.29>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [nn.cpp:57]   --->   Operation 80 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [nn.cpp:56]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [nn.cpp:56]   --->   Operation 82 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_3, i16 0" [nn.cpp:14->nn.cpp:64]   --->   Operation 83 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln58, i15 0" [nn.cpp:14->nn.cpp:64]   --->   Operation 84 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln56" [nn.cpp:64]   --->   Operation 85 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.15ns)   --->   "%store_ln64 = store i15 %select_ln14, i3 %layer1_output_addr" [nn.cpp:64]   --->   Operation 86 'store' 'store_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body" [nn.cpp:56]   --->   Operation 87 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.387ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'load' operation ('i', nn.cpp:56) on local variable 'i' [28]  (0.000 ns)
	'add' operation ('add_ln56', nn.cpp:56) [30]  (1.777 ns)
	'store' operation ('store_ln56', nn.cpp:56) of variable 'add_ln56', nn.cpp:56 on local variable 'i' [74]  (1.610 ns)

 <State 2>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_1_load', nn.cpp:61) on array 'layer1_weights_1' [42]  (3.257 ns)
	'mul' operation of DSP[47] ('mul_ln61_1', nn.cpp:61) [44]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln61', nn.cpp:61) [40]  (5.570 ns)

 <State 4>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_3_load', nn.cpp:61) on array 'layer1_weights_3' [56]  (3.257 ns)
	'mul' operation of DSP[61] ('mul_ln61_3', nn.cpp:61) [58]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[47] ('add_ln61', nn.cpp:61) [47]  (2.100 ns)
	'add' operation of DSP[54] ('add_ln61_1', nn.cpp:61) [54]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[54] ('add_ln61_1', nn.cpp:61) [54]  (2.100 ns)
	'add' operation of DSP[61] ('add_ln61_2', nn.cpp:61) [61]  (2.100 ns)

 <State 7>: 5.403ns
The critical path consists of the following:
	'load' operation ('layer1_bias_load', nn.cpp:63) on array 'layer1_bias' [64]  (3.257 ns)
	'add' operation ('sum', nn.cpp:63) [68]  (2.146 ns)

 <State 8>: 5.293ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln14', nn.cpp:14->nn.cpp:64) [70]  (2.146 ns)
	'select' operation ('select_ln14', nn.cpp:14->nn.cpp:64) [71]  (0.995 ns)
	'store' operation ('store_ln64', nn.cpp:64) of variable 'select_ln14', nn.cpp:14->nn.cpp:64 on array 'layer1_output' [73]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
