#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 19 09:19:37 2017
# Process ID: 11368
# Current directory: C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.runs/synth_1
# Command line: vivado.exe -log VGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA.tcl
# Log file: C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.runs/synth_1/VGA.vds
# Journal file: C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA.tcl -notrace
Command: synth_design -top VGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 308.508 ; gain = 78.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/VGA.vhd:19]
WARNING: [Synth 8-5640] Port 'clk_move' is missing in component declaration [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/VGA.vhd:21]
INFO: [Synth 8-3491] module 'SYNC' declared at 'C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:8' bound to instance 'C1' of component 'SYNC' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/VGA.vhd:37]
INFO: [Synth 8-638] synthesizing module 'SYNC' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:25]
INFO: [Synth 8-226] default block is never used [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:66]
WARNING: [Synth 8-614] signal 'topLifes' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:87]
WARNING: [Synth 8-614] signal 'bottomLifes' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:87]
WARNING: [Synth 8-614] signal 'gameOver' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:213]
WARNING: [Synth 8-614] signal 'randomx' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'randomy' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'HPOS' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'VPOS' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'OB_X1' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'OB_Y1' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'OB_X2' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'OB_Y2' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'OB_X3' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-614] signal 'OB_Y3' is read in the process but is not in the sensitivity list [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:325]
WARNING: [Synth 8-6014] Unused sequential element RGB_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element RGB_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element RGB_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element RGB_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:333]
INFO: [Synth 8-256] done synthesizing module 'SYNC' (1#1) [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/VGA.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.586 ; gain = 118.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.586 ; gain = 118.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 653.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.551 ; gain = 423.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.551 ; gain = 423.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 653.551 ; gain = 423.348
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "randomx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OB_X2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OB_X3" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element HPOS_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element VPOS_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element SQ_X1_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element SQ_X2_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:224]
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "randomx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OB_X2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OB_X3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Anode_Activate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LED_BCD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'gameOver_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:217]
WARNING: [Synth 8-327] inferring latch for variable 'OB_Y1_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:274]
WARNING: [Synth 8-327] inferring latch for variable 'OB_X1_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:274]
WARNING: [Synth 8-327] inferring latch for variable 'OB_Y2_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:283]
WARNING: [Synth 8-327] inferring latch for variable 'OB_X2_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:283]
WARNING: [Synth 8-327] inferring latch for variable 'OB_Y3_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'OB_X3_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:292]
WARNING: [Synth 8-327] inferring latch for variable 'DRAW4_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'DRAW5_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:134]
WARNING: [Synth 8-327] inferring latch for variable 'DRAW6_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'LED_BCD_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'randomy_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:328]
WARNING: [Synth 8-327] inferring latch for variable 'randomx_reg' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:327]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 653.551 ; gain = 423.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 11    
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 8     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SYNC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 11    
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 8     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'HPOS_reg[10:0]' into 'HPOS_reg[10:0]' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:151]
INFO: [Synth 8-4471] merging register 'VPOS_reg[9:0]' into 'VPOS_reg[9:0]' [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element HPOS_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element VPOS_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:155]
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "randomx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OB_X2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OB_X3" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element HPOS_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element VPOS_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element SQ_X2_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element SQ_X1_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:82]
DSP Report: Generating DSP DRAW_out1, operation Mode is: (D'-A)*B.
DSP Report: register HPOS_reg is absorbed into DSP DRAW_out1.
DSP Report: operator DRAW_out1 is absorbed into DSP DRAW_out1.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out1.
DSP Report: Generating DSP DRAW_out0, operation Mode is: PCIN+(D'-A)*B.
DSP Report: register VPOS_reg is absorbed into DSP DRAW_out0.
DSP Report: operator DRAW_out0 is absorbed into DSP DRAW_out0.
DSP Report: operator DRAW_out1 is absorbed into DSP DRAW_out0.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out0.
INFO: [Synth 8-3886] merging instance 'C1/G_reg[0]' (FDRE) to 'C1/G_reg[1]'
INFO: [Synth 8-3886] merging instance 'C1/G_reg[1]' (FDRE) to 'C1/G_reg[2]'
INFO: [Synth 8-3886] merging instance 'C1/G_reg[2]' (FDRE) to 'C1/G_reg[3]'
INFO: [Synth 8-3886] merging instance 'C1/B_reg[0]' (FDRE) to 'C1/B_reg[1]'
INFO: [Synth 8-3886] merging instance 'C1/B_reg[1]' (FDRE) to 'C1/B_reg[2]'
INFO: [Synth 8-3886] merging instance 'C1/B_reg[2]' (FDRE) to 'C1/B_reg[3]'
INFO: [Synth 8-3886] merging instance 'C1/R_reg[0]' (FDRE) to 'C1/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'C1/R_reg[1]' (FDRE) to 'C1/R_reg[3]'
INFO: [Synth 8-3886] merging instance 'C1/R_reg[2]' (FDRE) to 'C1/R_reg[3]'
WARNING: [Synth 8-3332] Sequential element (ballSpeedX_reg[2]) is unused and will be removed from module SYNC.
WARNING: [Synth 8-3332] Sequential element (ballSpeedX_reg[1]) is unused and will be removed from module SYNC.
WARNING: [Synth 8-3332] Sequential element (ballSpeedX_reg[0]) is unused and will be removed from module SYNC.
WARNING: [Synth 8-3332] Sequential element (BALL_X_reg[0]) is unused and will be removed from module SYNC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 653.551 ; gain = 423.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SYNC        | (D'-A)*B      | 11     | 12     | -      | 11     | 24     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|SYNC        | PCIN+(D'-A)*B | 10     | 11     | -      | 10     | 25     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 695.141 ; gain = 464.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (C1/SQ_X1_reg[0]) is unused and will be removed from module VGA.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:218]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.srcs/sources_1/new/SYNC.vhd:219]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   238|
|3     |DSP48E1 |     2|
|4     |LUT1    |   194|
|5     |LUT2    |   327|
|6     |LUT3    |   226|
|7     |LUT4    |   431|
|8     |LUT5    |   210|
|9     |LUT6    |   260|
|10    |FDCE    |    47|
|11    |FDPE    |    16|
|12    |FDRE    |   153|
|13    |LD      |    91|
|14    |IBUF    |     6|
|15    |OBUF    |    25|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2228|
|2     |  C1     |SYNC   |  2056|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 794.652 ; gain = 259.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 794.652 ; gain = 564.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'VGA' is not ideal for floorplanning, since the cellview 'SYNC' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  LD => LDCE: 90 instances
  LD => LDCE (inverted pins: G): 1 instances

45 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 794.652 ; gain = 572.215
INFO: [Common 17-1381] The checkpoint 'C:/Users/canbe/Desktop/trial2/VGA_trial/VGA_trial.runs/synth_1/VGA.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 794.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 09:20:32 2017...
