==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:131)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.17 seconds. CPU system time: 2.5 seconds. Elapsed time: 7.43 seconds; current allocated memory: 471.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'hash_to_point_vartime' (../FalconHLS/code_hls/common.c:39:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'prng_init' (../FalconHLS/code_hls/rng.c:38:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_floor' (../FalconHLS/code_hls/fpr.c:112:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u64' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_trunc' (../FalconHLS/code_hls/fpr.c:131:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' into 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' into '__hls_fptoui_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:70:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i64' into 'fpr_expm_p63' (../FalconHLS/code_hls/fpr.c:192:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_trunc' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_expm_p63' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'gaussian0_sampler' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_fft' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'FFT' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_rint' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'is_short_half' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'hash_to_point_vartime' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject.218' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'prng_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:139:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:141:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:143:16)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:379:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 2.65 seconds. Elapsed time: 5.81 seconds; current allocated memory: 473.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 473.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.59 seconds. Elapsed time: 1.08 seconds; current allocated memory: 525.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.68 seconds. Elapsed time: 0.82 seconds; current allocated memory: 593.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:405) in function 'poly_split_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:363) in function 'poly_merge_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'poly_mul_fft.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1468_3' (../FalconHLS/code_hls/fft.c:1461) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1493_4' (../FalconHLS/code_hls/fft.c:1447) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:461) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1255_1' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_3' (../FalconHLS/code_hls/fft.c:961) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1308_2' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1327_3' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:291) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (../FalconHLS/code_hls/rng.c:46) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'VITIS_LOOP_151_13' (../FalconHLS/code_hls/rng.c:152:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'VITIS_LOOP_93_1' (../FalconHLS/code_hls/rng.c:95:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:297:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 511 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:348:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'CW' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.i' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'CW' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.i' in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:421:9) in function 'poly_split_fft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:375:9) in function 'poly_merge_fft'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1' (../FalconHLS/code_hls/rng.c:136).
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.clone' (../FalconHLS/code_hls/shake.c:59:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'prng_refill.1' (../FalconHLS/code_hls/rng.c:92:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 1.1 seconds. Elapsed time: 2.19 seconds; current allocated memory: 681.641 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../FalconHLS/code_hls/common.c:54:3) in function 'sign_tree' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1918_1' (../FalconHLS/code_hls/sign.c:1911:25) in function 'sign_tree' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1459_2' (../FalconHLS/code_hls/fft.c:1461:12) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1447:19) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:314:6) in function 'ffSampling_fft_it.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_2' (../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:936:19) in function 'do_sign_tree.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' 
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:809:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:834:19)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:835:15)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/sign.c:1938:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.i' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:207:9)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:230:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:325:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:326:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:327:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:328:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:329:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:330:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:331:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:332:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:333:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:334:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:335:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:336:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:337:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:338:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:339:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:340:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:341:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:342:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:343:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:345:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:346:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:347:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:348:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:349:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:139:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:141:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:143:13)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:166:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:417:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:418:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:431:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:432:14)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:438:14)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:371:7)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:372:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:385:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:386:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:389:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:402:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:403:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:404:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:405:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:475:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:476:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:477:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:478:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' 
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/sign.c:1256:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 's2tmp' (../FalconHLS/code_hls/sign.c:1328:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0.98 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sign_tree' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.clone' to 'process_block_clone'.
WARNING: [SYN 201-103] Legalizing function name 'prng_refill.1' to 'prng_refill_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1255_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_968_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_3' to 'do_sign_tree_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1_Pipeline_VITIS_LOOP_511_1' to 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_13' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
WARNING: [SYN 201-103] Legalizing function name 'BerExp.1' to 'BerExp_1'.
WARNING: [SYN 201-103] Legalizing function name 'sampler.1' to 'sampler_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_1' to 'ffSampling_fft_it_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_464_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_511_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_532_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1' to 'ffSampling_fft_it_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_6' to 'do_sign_tree_1_Pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_7' to 'do_sign_tree_1_Pipeline_7'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_9' to 'do_sign_tree_1_Pipeline_9'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_10' to 'do_sign_tree_1_Pipeline_10'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_14' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i64' to 'p_hls_fptosi_double_i64'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1308_2' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1327_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_296_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_15' to 'do_sign_tree_1_Pipeline_15'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1' to 'do_sign_tree_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
WARNING: [HLS 200-880] The II Violation in module 'sign_tree_Pipeline_VITIS_LOOP_805_2' (loop 'VITIS_LOOP_805_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('sc_st_addr_write_ln809', ../FalconHLS/code_hls/shake.c:809) of variable 'xor_ln809', ../FalconHLS/code_hls/shake.c:809 on array 'sc_st' and 'load' operation ('sc_st_load', ../FalconHLS/code_hls/shake.c:809) on array 'sc_st'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fpr_of'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'fpr_of'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_1255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_968_3'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 26, loop 'VITIS_LOOP_968_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_3' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_2_write_ln0') of variable 'reuse_select' on array 'vla35' and 'load' operation ('vla35_load') on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('a_addr_1_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'a' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 26, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'store' operation ('f0_addr_7_write_ln438', ../FalconHLS/code_hls/fft.c:438) of variable 'mul_i7', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-885] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to schedule 'load' operation ('b_re', ../FalconHLS/code_hls/fft.c:427) on array 'f0' due to limited memory ports (II = 32). Please consider using a memory core with more ports or partitioning the array 'f0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 33, loop 'VITIS_LOOP_420_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.42 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'store' operation ('f_addr_6_write_ln388', ../FalconHLS/code_hls/fft.c:388) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'store' operation ('f_addr_7_write_ln389', ../FalconHLS/code_hls/fft.c:389) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.46 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_1' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t0_addr_4_write_ln0') of variable 'reuse_select' on array 't0' and 'load' operation ('t0_load') on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_464_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('t0_addr_2_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 26, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_6' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_8_write_ln0') of variable 'reuse_select' on array 'vla35' and 'load' operation ('vla35_load') on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_7' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_7_write_ln0') of variable 'reuse_select' on array 'vla35' and 'load' operation ('vla35_load') on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_9' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_6_write_ln0') of variable 'reuse_select' on array 'vla35' and 'load' operation ('vla35_load') on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_10' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_9_write_ln0') of variable 'reuse_select' on array 'vla35' and 'load' operation ('vla35_load') on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-885] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' (loop 'VITIS_LOOP_532_1'): Unable to schedule 'load' operation ('y', ../FalconHLS/code_hls/fft.c:534) on array 'vla35' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 10, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1468_3'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f_addr_11_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:1474) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('f_addr_11_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:1474) on array 'f'.
WARNING: [HLS 200-885] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to schedule 'load' operation ('x_im', ../FalconHLS/code_hls/fft.c:1473) on array 'f' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 26, Depth = 27, loop 'VITIS_LOOP_1468_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1493_4'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_1493_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i64'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function '__hls_fptosi_double_i64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1308_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_1308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1327_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_1327_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_296_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_2' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_2' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_21' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_22' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prng_refill_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' pipeline 'VITIS_LOOP_1255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' pipeline 'VITIS_LOOP_968_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_Pipeline_VITIS_LOOP_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_floor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BerExp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2s_5ns_1ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampler_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' pipeline 'VITIS_LOOP_464_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1468_3' pipeline 'VITIS_LOOP_1468_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1468_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1493_4' pipeline 'VITIS_LOOP_1493_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1493_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' pipeline 'VITIS_LOOP_1308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' pipeline 'VITIS_LOOP_1327_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' pipeline 'VITIS_LOOP_296_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_15' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:131)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 2.39 seconds. Elapsed time: 5.88 seconds; current allocated memory: 465.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'hash_to_point_vartime' (../FalconHLS/code_hls/common.c:39:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'prng_init' (../FalconHLS/code_hls/rng.c:38:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_floor' (../FalconHLS/code_hls/fpr.c:112:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u64' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_trunc' (../FalconHLS/code_hls/fpr.c:131:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' into 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' into '__hls_fptoui_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:70:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i64' into 'fpr_expm_p63' (../FalconHLS/code_hls/fpr.c:192:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_trunc' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_expm_p63' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'gaussian0_sampler' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_fft' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'FFT' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_rint' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'is_short_half' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'hash_to_point_vartime' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject.218' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'prng_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:139:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:141:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:143:16)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:379:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 1.27 seconds. Elapsed time: 4.56 seconds; current allocated memory: 467.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 467.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 519.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 587.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:405) in function 'poly_split_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:363) in function 'poly_merge_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'poly_mul_fft.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1468_3' (../FalconHLS/code_hls/fft.c:1461) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1493_4' (../FalconHLS/code_hls/fft.c:1447) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:461) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1255_1' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_3' (../FalconHLS/code_hls/fft.c:961) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1308_2' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1327_3' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:291) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (../FalconHLS/code_hls/rng.c:46) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'VITIS_LOOP_151_13' (../FalconHLS/code_hls/rng.c:152:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'VITIS_LOOP_93_1' (../FalconHLS/code_hls/rng.c:95:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:297:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 511 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:348:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'CW' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.i' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'CW' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.i' in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:421:9) in function 'poly_split_fft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:375:9) in function 'poly_merge_fft'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1' (../FalconHLS/code_hls/rng.c:136).
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.clone' (../FalconHLS/code_hls/shake.c:59:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'prng_refill.1' (../FalconHLS/code_hls/rng.c:92:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.17 seconds; current allocated memory: 674.551 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../FalconHLS/code_hls/common.c:54:3) in function 'sign_tree' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1918_1' (../FalconHLS/code_hls/sign.c:1911:25) in function 'sign_tree' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1459_2' (../FalconHLS/code_hls/fft.c:1461:12) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1447:19) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:314:6) in function 'ffSampling_fft_it.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_2' (../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:936:19) in function 'do_sign_tree.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' 
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:809:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:834:19)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:835:15)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/sign.c:1938:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.i' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:207:9)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:230:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:325:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:326:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:327:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:328:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:329:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:330:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:331:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:332:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:333:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:334:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:335:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:336:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:337:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:338:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:339:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:340:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:341:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:342:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:343:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:345:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:346:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:347:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:348:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:349:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:139:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:141:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:143:13)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:166:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:417:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:418:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:431:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:432:14)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:438:14)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:371:7)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:372:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:385:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:386:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:389:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:402:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:403:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:404:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:405:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:475:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:476:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:477:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:478:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' 
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/sign.c:1256:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 's2tmp' (../FalconHLS/code_hls/sign.c:1328:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.59 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sign_tree' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.clone' to 'process_block_clone'.
WARNING: [SYN 201-103] Legalizing function name 'prng_refill.1' to 'prng_refill_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1255_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_968_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_3' to 'do_sign_tree_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1_Pipeline_VITIS_LOOP_511_1' to 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_13' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
WARNING: [SYN 201-103] Legalizing function name 'BerExp.1' to 'BerExp_1'.
WARNING: [SYN 201-103] Legalizing function name 'sampler.1' to 'sampler_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_1' to 'ffSampling_fft_it_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_464_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_511_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_532_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1' to 'ffSampling_fft_it_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_6' to 'do_sign_tree_1_Pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_7' to 'do_sign_tree_1_Pipeline_7'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_9' to 'do_sign_tree_1_Pipeline_9'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_10' to 'do_sign_tree_1_Pipeline_10'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_14' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i64' to 'p_hls_fptosi_double_i64'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1308_2' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1327_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_296_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_15' to 'do_sign_tree_1_Pipeline_15'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1' to 'do_sign_tree_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fpr_of'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'fpr_of'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_1255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_968_3'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 20, loop 'VITIS_LOOP_968_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('a_addr_1_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'a' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 22, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('f0_addr_7_write_ln438', ../FalconHLS/code_hls/fft.c:438) of variable 'mul_i7', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-885] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to schedule 'load' operation ('b_re', ../FalconHLS/code_hls/fft.c:427) on array 'f0' due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array 'f0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop 'VITIS_LOOP_420_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f_addr_6_write_ln388', ../FalconHLS/code_hls/fft.c:388) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'store' operation ('f_addr_7_write_ln389', ../FalconHLS/code_hls/fft.c:389) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 22, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_464_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('t0_addr_2_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 22, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-885] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' (loop 'VITIS_LOOP_532_1'): Unable to schedule 'load' operation ('y', ../FalconHLS/code_hls/fft.c:534) on array 'vla35' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1468_3'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-885] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to schedule 'load' operation ('x_im', ../FalconHLS/code_hls/fft.c:1473) on array 'f' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 21, loop 'VITIS_LOOP_1468_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1493_4'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_1493_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i64'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function '__hls_fptosi_double_i64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1308_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_1308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1327_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_1327_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_296_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.47 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_2' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_2' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_21' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_22' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prng_refill_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_5_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' pipeline 'VITIS_LOOP_1255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' pipeline 'VITIS_LOOP_968_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_Pipeline_VITIS_LOOP_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_5_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_floor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BerExp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2s_5ns_1ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampler_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' pipeline 'VITIS_LOOP_464_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1468_3' pipeline 'VITIS_LOOP_1468_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1468_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1493_4' pipeline 'VITIS_LOOP_1493_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1493_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' pipeline 'VITIS_LOOP_1308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:131)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 2.49 seconds. Elapsed time: 6.06 seconds; current allocated memory: 449.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'hash_to_point_vartime' (../FalconHLS/code_hls/common.c:39:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'prng_init' (../FalconHLS/code_hls/rng.c:38:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_floor' (../FalconHLS/code_hls/fpr.c:112:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u64' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_trunc' (../FalconHLS/code_hls/fpr.c:131:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' into 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' into '__hls_fptoui_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:70:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i64' into 'fpr_expm_p63' (../FalconHLS/code_hls/fpr.c:192:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_trunc' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_expm_p63' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'gaussian0_sampler' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_fft' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'FFT' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_rint' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'is_short_half' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'hash_to_point_vartime' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject.218' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'prng_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:139:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:141:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:143:16)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:379:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.54 seconds; current allocated memory: 451.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 451.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 499.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 563.879 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:405) in function 'poly_split_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:363) in function 'poly_merge_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'poly_mul_fft.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1468_3' (../FalconHLS/code_hls/fft.c:1461) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1493_4' (../FalconHLS/code_hls/fft.c:1447) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:461) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1255_1' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_3' (../FalconHLS/code_hls/fft.c:961) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1308_2' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1327_3' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:291) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (../FalconHLS/code_hls/rng.c:46) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'VITIS_LOOP_151_13' (../FalconHLS/code_hls/rng.c:152:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'VITIS_LOOP_93_1' (../FalconHLS/code_hls/rng.c:95:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:297:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 511 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:348:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'CW' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.i' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'CW' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.i' in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:421:9) in function 'poly_split_fft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:375:9) in function 'poly_merge_fft'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1' (../FalconHLS/code_hls/rng.c:136).
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.clone' (../FalconHLS/code_hls/shake.c:59:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'prng_refill.1' (../FalconHLS/code_hls/rng.c:92:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.1 seconds. CPU system time: 0 seconds. Elapsed time: 2.39 seconds; current allocated memory: 659.184 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../FalconHLS/code_hls/common.c:54:3) in function 'sign_tree' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1918_1' (../FalconHLS/code_hls/sign.c:1911:25) in function 'sign_tree' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1459_2' (../FalconHLS/code_hls/fft.c:1461:12) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1447:19) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:314:6) in function 'ffSampling_fft_it.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_2' (../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:936:19) in function 'do_sign_tree.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' 
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:809:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:834:19)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:835:15)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/sign.c:1938:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.i' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:207:9)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:230:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:325:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:326:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:327:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:328:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:329:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:330:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:331:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:332:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:333:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:334:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:335:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:336:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:337:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:338:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:339:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:340:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:341:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:342:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:343:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:345:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:346:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:347:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:348:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:349:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:139:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:141:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:143:13)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:166:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:417:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:418:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:431:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:432:14)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:438:14)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:371:7)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:372:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:385:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:386:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:389:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:402:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:403:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:404:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:405:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:475:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:476:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:477:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:478:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' 
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/sign.c:1256:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 's2tmp' (../FalconHLS/code_hls/sign.c:1328:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.61 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sign_tree' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.clone' to 'process_block_clone'.
WARNING: [SYN 201-103] Legalizing function name 'prng_refill.1' to 'prng_refill_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1255_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_968_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_3' to 'do_sign_tree_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1_Pipeline_VITIS_LOOP_511_1' to 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_13' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
WARNING: [SYN 201-103] Legalizing function name 'BerExp.1' to 'BerExp_1'.
WARNING: [SYN 201-103] Legalizing function name 'sampler.1' to 'sampler_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_1' to 'ffSampling_fft_it_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_464_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_511_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_532_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1' to 'ffSampling_fft_it_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_6' to 'do_sign_tree_1_Pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_7' to 'do_sign_tree_1_Pipeline_7'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_9' to 'do_sign_tree_1_Pipeline_9'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_10' to 'do_sign_tree_1_Pipeline_10'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_14' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i64' to 'p_hls_fptosi_double_i64'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1308_2' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1327_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_296_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_15' to 'do_sign_tree_1_Pipeline_15'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1' to 'do_sign_tree_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fpr_of'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'fpr_of'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_1255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_968_3'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'VITIS_LOOP_968_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('a_addr_1_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'a' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 20, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-885] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to schedule 'load' operation ('b_re', ../FalconHLS/code_hls/fft.c:427) on array 'f0' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'f0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 22, loop 'VITIS_LOOP_420_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('f_addr_6_write_ln388', ../FalconHLS/code_hls/fft.c:388) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('f_addr_7_write_ln389', ../FalconHLS/code_hls/fft.c:389) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 20, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln466', ../FalconHLS/code_hls/fft.c:466) of variable 'sub_i_i', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:466) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln466', ../FalconHLS/code_hls/fft.c:466) of variable 'sub_i_i', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:466) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln142', ../FalconHLS/code_hls/fpr.c:142) of variable 'sub_i_i', ../FalconHLS/code_hls/fpr.c:142 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_464_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('t0_addr_2_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 20, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:534) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:534) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln137', ../FalconHLS/code_hls/fpr.c:137) of variable 'add_i_i', ../FalconHLS/code_hls/fpr.c:137 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i1', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('vla35_load', ../FalconHLS/code_hls/fft.c:534) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('vla35_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i1', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('vla35_load', ../FalconHLS/code_hls/fft.c:534) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln137', ../FalconHLS/code_hls/fpr.c:137) of variable 'add_i_i1', ../FalconHLS/code_hls/fpr.c:137 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-885] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' (loop 'VITIS_LOOP_532_1'): Unable to schedule 'load' operation ('y', ../FalconHLS/code_hls/fft.c:534) on array 'vla35' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1468_3'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('f_addr_11_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:1474) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('f_addr_12_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('y_im', ../FalconHLS/code_hls/fft.c:1475) on array 'f'.
WARNING: [HLS 200-885] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to schedule 'load' operation ('x_im', ../FalconHLS/code_hls/fft.c:1473) on array 'f' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'VITIS_LOOP_1468_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1493_4'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_1493_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i64'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function '__hls_fptosi_double_i64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1308_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_1308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1327_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_1327_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_296_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_2' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_2' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_21' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_22' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prng_refill_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_4_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' pipeline 'VITIS_LOOP_1255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' pipeline 'VITIS_LOOP_968_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_Pipeline_VITIS_LOOP_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_4_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_floor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BerExp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2s_5ns_1ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampler_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' pipeline 'VITIS_LOOP_464_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1468_3' pipeline 'VITIS_LOOP_1468_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1468_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1493_4' pipeline 'VITIS_LOOP_1493_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1493_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' pipeline 'VITIS_LOOP_1308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' pipeline 'VITIS_LOOP_1327_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:131)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.08 seconds. CPU system time: 2.29 seconds. Elapsed time: 5.7 seconds; current allocated memory: 471.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'hash_to_point_vartime' (../FalconHLS/code_hls/common.c:39:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'prng_init' (../FalconHLS/code_hls/rng.c:38:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_floor' (../FalconHLS/code_hls/fpr.c:112:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u64' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_trunc' (../FalconHLS/code_hls/fpr.c:131:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' into 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' into '__hls_fptoui_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:70:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i64' into 'fpr_expm_p63' (../FalconHLS/code_hls/fpr.c:192:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_trunc' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_expm_p63' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'gaussian0_sampler' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_fft' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'FFT' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_rint' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'is_short_half' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'hash_to_point_vartime' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject.218' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'prng_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:139:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:141:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:143:16)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:379:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.24 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.03 seconds; current allocated memory: 473.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 473.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 525.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 593.820 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:405) in function 'poly_split_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:363) in function 'poly_merge_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'poly_mul_fft.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1468_3' (../FalconHLS/code_hls/fft.c:1461) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1493_4' (../FalconHLS/code_hls/fft.c:1447) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:461) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1255_1' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_3' (../FalconHLS/code_hls/fft.c:961) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1308_2' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1327_3' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:291) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (../FalconHLS/code_hls/rng.c:46) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'VITIS_LOOP_151_13' (../FalconHLS/code_hls/rng.c:152:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'VITIS_LOOP_93_1' (../FalconHLS/code_hls/rng.c:95:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:297:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 511 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:348:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'CW' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.i' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'CW' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.i' in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:421:9) in function 'poly_split_fft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:375:9) in function 'poly_merge_fft'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1' (../FalconHLS/code_hls/rng.c:136).
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.clone' (../FalconHLS/code_hls/shake.c:59:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'prng_refill.1' (../FalconHLS/code_hls/rng.c:92:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.11 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 680.641 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../FalconHLS/code_hls/common.c:54:3) in function 'sign_tree' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1918_1' (../FalconHLS/code_hls/sign.c:1911:25) in function 'sign_tree' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1459_2' (../FalconHLS/code_hls/fft.c:1461:12) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1447:19) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:314:6) in function 'ffSampling_fft_it.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_2' (../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:936:19) in function 'do_sign_tree.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' 
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:809:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:834:19)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:835:15)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/sign.c:1938:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.i' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:207:9)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:230:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:325:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:326:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:327:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:328:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:329:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:330:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:331:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:332:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:333:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:334:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:335:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:336:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:337:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:338:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:339:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:340:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:341:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:342:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:343:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:345:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:346:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:347:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:348:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:349:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:139:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:141:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:143:13)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:166:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:417:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:418:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:431:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:432:14)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:438:14)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:371:7)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:372:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:385:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:386:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:389:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:402:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:403:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:404:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:405:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:475:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:476:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:477:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:478:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' 
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/sign.c:1256:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 's2tmp' (../FalconHLS/code_hls/sign.c:1328:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.58 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sign_tree' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.clone' to 'process_block_clone'.
WARNING: [SYN 201-103] Legalizing function name 'prng_refill.1' to 'prng_refill_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1255_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_968_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_3' to 'do_sign_tree_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1_Pipeline_VITIS_LOOP_511_1' to 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_13' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
WARNING: [SYN 201-103] Legalizing function name 'BerExp.1' to 'BerExp_1'.
WARNING: [SYN 201-103] Legalizing function name 'sampler.1' to 'sampler_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_1' to 'ffSampling_fft_it_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_464_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_511_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_532_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1' to 'ffSampling_fft_it_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_6' to 'do_sign_tree_1_Pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_7' to 'do_sign_tree_1_Pipeline_7'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_9' to 'do_sign_tree_1_Pipeline_9'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_10' to 'do_sign_tree_1_Pipeline_10'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_14' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i64' to 'p_hls_fptosi_double_i64'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1308_2' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1327_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_296_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_15' to 'do_sign_tree_1_Pipeline_15'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1' to 'do_sign_tree_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
WARNING: [HLS 200-880] The II Violation in module 'sign_tree_Pipeline_VITIS_LOOP_805_2' (loop 'VITIS_LOOP_805_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('sc_st_addr_write_ln809', ../FalconHLS/code_hls/shake.c:809) of variable 'xor_ln809', ../FalconHLS/code_hls/shake.c:809 on array 'sc_st' and 'load' operation ('sc_st_load', ../FalconHLS/code_hls/shake.c:809) on array 'sc_st'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fpr_of'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'fpr_of'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_1255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_968_3'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 20, Depth = 21, loop 'VITIS_LOOP_968_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between 'store' operation ('a_addr_1_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'a' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 23, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'store' operation ('f0_addr_7_write_ln438', ../FalconHLS/code_hls/fft.c:438) of variable 'mul_i7', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-885] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to schedule 'load' operation ('b_re', ../FalconHLS/code_hls/fft.c:427) on array 'f0' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'f0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 27, loop 'VITIS_LOOP_420_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f_addr_5_write_ln386', ../FalconHLS/code_hls/fft.c:386) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'store' operation ('f_addr_7_write_ln389', ../FalconHLS/code_hls/fft.c:389) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 23, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'dsub' operation ('sub_i_i', ../FalconHLS/code_hls/fpr.c:142) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:466).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_464_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between 'store' operation ('t0_addr_2_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 23, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'dadd' operation ('add_i_i', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'dadd' operation ('add_i_i1', ../FalconHLS/code_hls/fpr.c:137) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:534).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-885] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' (loop 'VITIS_LOOP_532_1'): Unable to schedule 'load' operation ('y', ../FalconHLS/code_hls/fft.c:534) on array 'vla35' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1468_3'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('f_addr_12_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('y_im', ../FalconHLS/code_hls/fft.c:1475) on array 'f'.
WARNING: [HLS 200-885] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to schedule 'load' operation ('x_im', ../FalconHLS/code_hls/fft.c:1473) on array 'f' due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 22, loop 'VITIS_LOOP_1468_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1493_4'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) and 'select' operation ('x', ../FalconHLS/code_hls/fft.c:1494).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_1493_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i64'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function '__hls_fptosi_double_i64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1308_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_1308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1327_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_1327_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_296_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_2' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_2' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_21' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_22' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prng_refill_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' pipeline 'VITIS_LOOP_1255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' pipeline 'VITIS_LOOP_968_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_Pipeline_VITIS_LOOP_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_6_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_floor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BerExp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2s_5ns_1ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampler_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' pipeline 'VITIS_LOOP_464_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1468_3' pipeline 'VITIS_LOOP_1468_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1468_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1493_4' pipeline 'VITIS_LOOP_1493_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1493_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' pipeline 'VITIS_LOOP_1308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' pipeline 'VITIS_LOOP_1327_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' pipeline 'VITIS_LOOP_296_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_15' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/sig' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/expanded_key' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/hm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sign_tree' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'sig', 'expanded_key', 'hm', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_15ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.275 GB.
INFO: [RTMG 210-278] Implementing memory 'sign_tree_prng_refill_1_state_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_poly_split_fft_Pipeline_VITIS_LOOP_420_1_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_sampler_1_dist_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_ffSampling_logn1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_t1_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_tree_offset_ff1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_z1_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_t0_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_z0_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_back2_global1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_back2_local1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_tmp_offset1024_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:131)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.24 seconds. CPU system time: 2.46 seconds. Elapsed time: 5.82 seconds; current allocated memory: 465.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'hash_to_point_vartime' (../FalconHLS/code_hls/common.c:39:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'prng_init' (../FalconHLS/code_hls/rng.c:38:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_floor' (../FalconHLS/code_hls/fpr.c:112:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u64' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_trunc' (../FalconHLS/code_hls/fpr.c:131:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' into 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' into '__hls_fptoui_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:70:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i64' into 'fpr_expm_p63' (../FalconHLS/code_hls/fpr.c:192:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_trunc' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_expm_p63' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'gaussian0_sampler' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_fft' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'FFT' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_rint' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'is_short_half' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'hash_to_point_vartime' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject.218' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'prng_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:139:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:141:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:143:16)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:379:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 1.11 seconds. Elapsed time: 4.73 seconds; current allocated memory: 467.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 467.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.5 seconds. Elapsed time: 1.03 seconds; current allocated memory: 519.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0.57 seconds. Elapsed time: 0.74 seconds; current allocated memory: 587.891 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:405) in function 'poly_split_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:363) in function 'poly_merge_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'poly_mul_fft.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1468_3' (../FalconHLS/code_hls/fft.c:1461) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1493_4' (../FalconHLS/code_hls/fft.c:1447) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:461) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1255_1' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_3' (../FalconHLS/code_hls/fft.c:961) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1308_2' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1327_3' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:291) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (../FalconHLS/code_hls/rng.c:46) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'VITIS_LOOP_151_13' (../FalconHLS/code_hls/rng.c:152:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'VITIS_LOOP_93_1' (../FalconHLS/code_hls/rng.c:95:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:297:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 511 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:348:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'CW' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.i' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'CW' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.i' in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:421:9) in function 'poly_split_fft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:375:9) in function 'poly_merge_fft'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1' (../FalconHLS/code_hls/rng.c:136).
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.clone' (../FalconHLS/code_hls/shake.c:59:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'prng_refill.1' (../FalconHLS/code_hls/rng.c:92:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 1.02 seconds. Elapsed time: 1.91 seconds; current allocated memory: 675.555 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../FalconHLS/code_hls/common.c:54:3) in function 'sign_tree' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1918_1' (../FalconHLS/code_hls/sign.c:1911:25) in function 'sign_tree' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1459_2' (../FalconHLS/code_hls/fft.c:1461:12) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1447:19) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:314:6) in function 'ffSampling_fft_it.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_2' (../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:936:19) in function 'do_sign_tree.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' 
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:809:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:834:19)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:835:15)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/sign.c:1938:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.i' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:207:9)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:230:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:325:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:326:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:327:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:328:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:329:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:330:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:331:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:332:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:333:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:334:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:335:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:336:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:337:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:338:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:339:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:340:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:341:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:342:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:343:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:345:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:346:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:347:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:348:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:349:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:139:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:141:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:143:13)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:166:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:417:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:418:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:431:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:432:14)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:438:14)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:371:7)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:372:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:385:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:386:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:389:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:402:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:403:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:404:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:405:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:475:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:476:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:477:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:478:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' 
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/sign.c:1256:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 's2tmp' (../FalconHLS/code_hls/sign.c:1328:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.91 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sign_tree' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.clone' to 'process_block_clone'.
WARNING: [SYN 201-103] Legalizing function name 'prng_refill.1' to 'prng_refill_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1255_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_968_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_3' to 'do_sign_tree_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1_Pipeline_VITIS_LOOP_511_1' to 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_13' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
WARNING: [SYN 201-103] Legalizing function name 'BerExp.1' to 'BerExp_1'.
WARNING: [SYN 201-103] Legalizing function name 'sampler.1' to 'sampler_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_1' to 'ffSampling_fft_it_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_464_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_511_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_532_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1' to 'ffSampling_fft_it_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_6' to 'do_sign_tree_1_Pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_7' to 'do_sign_tree_1_Pipeline_7'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_9' to 'do_sign_tree_1_Pipeline_9'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_10' to 'do_sign_tree_1_Pipeline_10'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_14' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i64' to 'p_hls_fptosi_double_i64'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1308_2' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1327_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_296_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_15' to 'do_sign_tree_1_Pipeline_15'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1' to 'do_sign_tree_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fpr_of'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'fpr_of'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_1255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_968_3'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 15, loop 'VITIS_LOOP_968_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('a_addr_1_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'a' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 19, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('f0_addr_6_write_ln437', ../FalconHLS/code_hls/fft.c:437) of variable 'mul_i6', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('f0_addr_7_write_ln438', ../FalconHLS/code_hls/fft.c:438) of variable 'mul_i7', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-885] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to schedule 'load' operation ('b_re', ../FalconHLS/code_hls/fft.c:427) on array 'f0' due to limited memory ports (II = 18). Please consider using a memory core with more ports or partitioning the array 'f0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'VITIS_LOOP_420_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('f_addr_7_write_ln389', ../FalconHLS/code_hls/fft.c:389) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln466', ../FalconHLS/code_hls/fft.c:466) of variable 'sub_i_i', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:466) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln466', ../FalconHLS/code_hls/fft.c:466) of variable 'sub_i_i', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:466) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_464_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('t0_addr_2_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 19, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:534) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:534) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i1', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('vla35_load', ../FalconHLS/code_hls/fft.c:534) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('vla35_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i1', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('vla35_load', ../FalconHLS/code_hls/fft.c:534) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-885] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' (loop 'VITIS_LOOP_532_1'): Unable to schedule 'load' operation ('y', ../FalconHLS/code_hls/fft.c:534) on array 'vla35' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1468_3'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('f_addr_11_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:1474) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('f_addr_12_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('y_im', ../FalconHLS/code_hls/fft.c:1475) on array 'f'.
WARNING: [HLS 200-885] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to schedule 'load' operation ('x_im', ../FalconHLS/code_hls/fft.c:1473) on array 'f' due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 16, loop 'VITIS_LOOP_1468_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1493_4'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('f_addr_write_ln1494', ../FalconHLS/code_hls/fft.c:1494) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:162 on array 'f' and 'load' operation ('f_load', ../FalconHLS/code_hls/fft.c:1494) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('f_addr_write_ln1494', ../FalconHLS/code_hls/fft.c:1494) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:162 on array 'f' and 'load' operation ('f_load', ../FalconHLS/code_hls/fft.c:1494) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_1493_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i64'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function '__hls_fptosi_double_i64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1308_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_1308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1327_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_1327_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_296_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_2' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_2' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_21' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_22' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prng_refill_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' pipeline 'VITIS_LOOP_1255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' pipeline 'VITIS_LOOP_968_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_Pipeline_VITIS_LOOP_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_floor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BerExp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2s_5ns_1ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampler_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' pipeline 'VITIS_LOOP_464_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1468_3' pipeline 'VITIS_LOOP_1468_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1468_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1493_4' pipeline 'VITIS_LOOP_1493_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1493_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' pipeline 'VITIS_LOOP_1308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' pipeline 'VITIS_LOOP_1327_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' pipeline 'VITIS_LOOP_296_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.251 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.72 seconds. CPU system time: 3.39 seconds. Elapsed time: 6.25 seconds; current allocated memory: 465.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 13.73 seconds. Elapsed time: 18.16 seconds; current allocated memory: 468.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 468.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.13 seconds; current allocated memory: 496.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.52 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.83 seconds; current allocated memory: 530.066 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.31 seconds. CPU system time: 0.92 seconds. Elapsed time: 3.4 seconds; current allocated memory: 593.039 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.27 seconds. CPU system time: 1.62 seconds. Elapsed time: 2.68 seconds; current allocated memory: 925.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.5 seconds; current allocated memory: 934.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.14 seconds; current allocated memory: 934.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.4 seconds; current allocated memory: 935.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 935.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 937.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 937.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 937.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 937.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 938.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 938.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 939.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 939.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 940.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 941.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 941.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 941.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 941.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 943.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 943.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 944.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 944.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 945.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 945.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 945.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 947.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 947.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 948.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 948.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 949.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 949.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 950.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 950.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 951.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 951.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 952.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 952.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 953.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 953.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 954.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 954.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 960.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 960.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 960.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 960.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 961.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 961.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 965.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 965.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 966.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 966.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 969.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 969.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1002.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1002.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.85 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1002.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1002.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.61 seconds. CPU system time: 0 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1002.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1002.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.02 seconds. CPU system time: 0 seconds. Elapsed time: 4.04 seconds; current allocated memory: 1004.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1014.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1023.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.92 seconds. CPU system time: 0 seconds. Elapsed time: 5.96 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.47 seconds. CPU system time: 0 seconds. Elapsed time: 3.49 seconds; current allocated memory: 1.202 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.24 seconds. CPU system time: 3.55 seconds. Elapsed time: 6.7 seconds; current allocated memory: 465.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.87 seconds. CPU system time: 3.83 seconds. Elapsed time: 7.07 seconds; current allocated memory: 468.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 468.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.56 seconds; current allocated memory: 496.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.29 seconds; current allocated memory: 528.062 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.11 seconds. CPU system time: 1.66 seconds. Elapsed time: 2.65 seconds; current allocated memory: 594.535 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.91 seconds. CPU system time: 1.87 seconds. Elapsed time: 2.63 seconds; current allocated memory: 926.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.44 seconds; current allocated memory: 935.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 935.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.27 seconds; current allocated memory: 936.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.12 seconds; current allocated memory: 936.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.26 seconds; current allocated memory: 938.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.12 seconds; current allocated memory: 938.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.26 seconds; current allocated memory: 938.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 938.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 939.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 939.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.14 seconds; current allocated memory: 940.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 941.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 941.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 941.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 941.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 942.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 942.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.25 seconds; current allocated memory: 943.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.32 seconds; current allocated memory: 944.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.23 seconds; current allocated memory: 944.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 944.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.03 seconds; current allocated memory: 946.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 946.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 946.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.07 seconds; current allocated memory: 946.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.15 seconds; current allocated memory: 947.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 947.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.19 seconds; current allocated memory: 948.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.09 seconds; current allocated memory: 948.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.19 seconds; current allocated memory: 950.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 950.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.14 seconds; current allocated memory: 950.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 950.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.14 seconds; current allocated memory: 951.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 951.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.2 seconds; current allocated memory: 953.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.17 seconds; current allocated memory: 953.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.25 seconds; current allocated memory: 954.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 954.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.14 seconds; current allocated memory: 955.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 955.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.4 seconds; current allocated memory: 961.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.49 seconds; current allocated memory: 961.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.74 seconds; current allocated memory: 961.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.3 seconds; current allocated memory: 961.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.51 seconds. Elapsed time: 0.7 seconds; current allocated memory: 962.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.13 seconds; current allocated memory: 962.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.36 seconds; current allocated memory: 965.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.28 seconds; current allocated memory: 965.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.47 seconds; current allocated memory: 966.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 966.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.3 seconds; current allocated memory: 971.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.36 seconds; current allocated memory: 971.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 1.42 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1000.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 1.59 seconds. Elapsed time: 2.57 seconds; current allocated memory: 1000.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 2.02 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1000.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.67 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1000.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 2.04 seconds. Elapsed time: 3.19 seconds; current allocated memory: 1000.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.92 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1000.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 2.24 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1003.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1013.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1022.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.8 seconds. CPU system time: 0 seconds. Elapsed time: 5.86 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.41 seconds. CPU system time: 0 seconds. Elapsed time: 3.43 seconds; current allocated memory: 1.196 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 17ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 17 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 17ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.49 seconds. CPU system time: 2.89 seconds. Elapsed time: 6.34 seconds; current allocated memory: 449.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.95 seconds. CPU system time: 1.54 seconds. Elapsed time: 6.69 seconds; current allocated memory: 452.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 452.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 482.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.73 seconds; current allocated memory: 514.047 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.32 seconds. CPU system time: 0 seconds. Elapsed time: 3.5 seconds; current allocated memory: 578.035 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.36 seconds. CPU system time: 0 seconds. Elapsed time: 3.47 seconds; current allocated memory: 910.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 919.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 919.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 920.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 920.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 923.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 923.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 923.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 923.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 923.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 923.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 924.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 924.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 925.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 925.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 926.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 928.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 928.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 929.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 929.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 930.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 930.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 930.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 930.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 932.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 932.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 933.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 933.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 934.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 934.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 935.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 935.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 936.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 936.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 938.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 938.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 939.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 939.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 940.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 940.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 946.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 946.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 946.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 946.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 947.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 947.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 951.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 951.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 951.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 951.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 955.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 955.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0 seconds. Elapsed time: 2.63 seconds; current allocated memory: 981.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.38 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 981.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.78 seconds. CPU system time: 0 seconds. Elapsed time: 3.79 seconds; current allocated memory: 981.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 981.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.65 seconds. CPU system time: 0 seconds. Elapsed time: 3.69 seconds; current allocated memory: 985.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 985.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.03 seconds. CPU system time: 0 seconds. Elapsed time: 4.05 seconds; current allocated memory: 989.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 999.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1008.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1013.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1014.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1017.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1020.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1022.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.13 seconds. CPU system time: 0 seconds. Elapsed time: 6.39 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.47 seconds. CPU system time: 0 seconds. Elapsed time: 3.49 seconds; current allocated memory: 1.180 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 25 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.45 seconds. CPU system time: 2.62 seconds. Elapsed time: 6.3 seconds; current allocated memory: 465.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.61 seconds. CPU system time: 1.15 seconds. Elapsed time: 6.9 seconds; current allocated memory: 468.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 468.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 496.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 528.059 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.43 seconds. CPU system time: 0 seconds. Elapsed time: 3.58 seconds; current allocated memory: 592.535 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.32 seconds. CPU system time: 0 seconds. Elapsed time: 3.38 seconds; current allocated memory: 925.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.46 seconds; current allocated memory: 934.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 934.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.28 seconds; current allocated memory: 935.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 935.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.28 seconds; current allocated memory: 937.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 937.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.26 seconds; current allocated memory: 937.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 937.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 938.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 938.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 939.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 939.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 940.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 940.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 940.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 941.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 941.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.26 seconds; current allocated memory: 943.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.35 seconds; current allocated memory: 943.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.24 seconds; current allocated memory: 944.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 944.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 945.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 945.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 947.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 947.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 948.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 948.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 949.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 949.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 950.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 950.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.18 seconds; current allocated memory: 951.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 951.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 952.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.21 seconds; current allocated memory: 952.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.27 seconds; current allocated memory: 953.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 953.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 954.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 954.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.42 seconds; current allocated memory: 960.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.58 seconds; current allocated memory: 960.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.8 seconds; current allocated memory: 960.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.34 seconds; current allocated memory: 960.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.86 seconds; current allocated memory: 961.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.16 seconds; current allocated memory: 962.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.55 seconds; current allocated memory: 965.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.32 seconds; current allocated memory: 965.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.67 seconds; current allocated memory: 966.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 966.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.38 seconds; current allocated memory: 970.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.47 seconds; current allocated memory: 970.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.72 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1002.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.17 seconds. CPU system time: 0.85 seconds. Elapsed time: 3 seconds; current allocated memory: 1002.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0.99 seconds. Elapsed time: 3.44 seconds; current allocated memory: 1002.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1002.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.94 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1002.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.51 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1002.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.67 seconds. CPU system time: 1.05 seconds. Elapsed time: 3.72 seconds; current allocated memory: 1004.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1015.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1023.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.47 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.61 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.36 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.75 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.48 seconds. CPU system time: 0 seconds. Elapsed time: 3.51 seconds; current allocated memory: 1.204 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 2.38 seconds. Elapsed time: 7.03 seconds; current allocated memory: 465.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.68 seconds. CPU system time: 1.39 seconds. Elapsed time: 7.62 seconds; current allocated memory: 468.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 468.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 496.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 528.059 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.41 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 592.535 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.31 seconds. CPU system time: 0 seconds. Elapsed time: 3.42 seconds; current allocated memory: 925.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 934.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 934.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.27 seconds; current allocated memory: 935.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 935.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.27 seconds; current allocated memory: 937.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 937.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.25 seconds; current allocated memory: 937.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 937.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 938.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 939.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 939.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.14 seconds; current allocated memory: 940.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 940.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.11 seconds; current allocated memory: 941.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 941.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 941.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 941.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.24 seconds; current allocated memory: 943.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.34 seconds; current allocated memory: 943.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.26 seconds; current allocated memory: 944.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 944.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 945.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 945.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.16 seconds; current allocated memory: 947.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 947.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.2 seconds; current allocated memory: 948.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 948.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 949.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 949.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 950.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 950.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 951.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 951.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.2 seconds; current allocated memory: 953.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.2 seconds; current allocated memory: 953.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.26 seconds; current allocated memory: 954.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 954.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 955.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 955.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.41 seconds; current allocated memory: 960.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.25 seconds; current allocated memory: 960.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.76 seconds; current allocated memory: 960.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.32 seconds; current allocated memory: 960.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.82 seconds; current allocated memory: 962.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 962.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.37 seconds; current allocated memory: 966.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.3 seconds; current allocated memory: 966.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.48 seconds; current allocated memory: 966.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 966.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.32 seconds; current allocated memory: 970.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.4 seconds; current allocated memory: 970.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.72 seconds. Elapsed time: 2.11 seconds; current allocated memory: 1004.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.86 seconds. Elapsed time: 3.02 seconds; current allocated memory: 1004.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 1 seconds. Elapsed time: 3.49 seconds; current allocated memory: 1004.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1004.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.97 seconds. Elapsed time: 3.29 seconds; current allocated memory: 1004.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.52 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1004.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.69 seconds. CPU system time: 1.05 seconds. Elapsed time: 3.75 seconds; current allocated memory: 1005.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1015.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.41 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.77 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.79 seconds. CPU system time: 1.66 seconds. Elapsed time: 5.45 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 1.16 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.206 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.46 seconds. CPU system time: 1.9 seconds. Elapsed time: 6.18 seconds; current allocated memory: 465.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 2.58 seconds. Elapsed time: 6.34 seconds; current allocated memory: 468.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 468.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.06 seconds; current allocated memory: 496.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.71 seconds; current allocated memory: 528.074 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.21 seconds. CPU system time: 0.92 seconds. Elapsed time: 2.91 seconds; current allocated memory: 592.555 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.26 seconds. CPU system time: 1.71 seconds. Elapsed time: 2.55 seconds; current allocated memory: 925.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.51 seconds; current allocated memory: 934.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 934.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 935.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 935.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 937.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 937.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 937.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 937.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 939.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 939.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 940.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 940.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 940.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 940.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 941.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 941.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 943.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 943.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 943.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 944.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 945.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 945.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 945.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 946.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 946.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 948.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 948.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 949.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 949.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 949.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 949.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 950.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 950.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 952.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 952.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 953.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 953.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 954.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 954.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 960.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 960.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 960.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 960.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 961.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 961.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 964.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 964.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 965.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 965.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 970.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 970.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0 seconds. Elapsed time: 2.6 seconds; current allocated memory: 997.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.86 seconds. CPU system time: 0 seconds. Elapsed time: 2.88 seconds; current allocated memory: 997.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.78 seconds. CPU system time: 0 seconds. Elapsed time: 3.8 seconds; current allocated memory: 997.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 997.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.7 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 998.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 998.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.13 seconds. CPU system time: 0 seconds. Elapsed time: 4.15 seconds; current allocated memory: 1001.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1011.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1020.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.95 seconds. CPU system time: 0 seconds. Elapsed time: 5.98 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0 seconds. Elapsed time: 3.61 seconds; current allocated memory: 1.194 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.24 seconds. CPU system time: 2.65 seconds. Elapsed time: 5.81 seconds; current allocated memory: 471.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD.4.5' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB.6.7' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT.3' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD.4.5' into 'FFT.3' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB.6.7' into 'FFT.3' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_neg.2' (../FalconHLS/code_hls/fft.c:446:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_mulselfadj_fft' (../FalconHLS/code_hls/fft.c:336:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_mulselfadj_fft' (../FalconHLS/code_hls/fft.c:336:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_muladj_fft.1' (../FalconHLS/code_hls/fft.c:316:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_muladj_fft.1' (../FalconHLS/code_hls/fft.c:316:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'FPC_DIV' (../FalconHLS/code_hls/fft.c:152:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_DIV' (../FalconHLS/code_hls/fft.c:152:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'FPC_DIV' (../FalconHLS/code_hls/fft.c:152:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_DIV' (../FalconHLS/code_hls/fft.c:152:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'FPC_DIV' (../FalconHLS/code_hls/fft.c:152:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_DIV' (../FalconHLS/code_hls/fft.c:152:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_DIV' into 'poly_LDLmv_fft' (../FalconHLS/code_hls/fft.c:289:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_LDLmv_fft' (../FalconHLS/code_hls/fft.c:289:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_LDLmv_fft' (../FalconHLS/code_hls/fft.c:289:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_LDLmv_fft' (../FalconHLS/code_hls/fft.c:289:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'poly_LDLmv_fft' into 'ffLDL_fft_inner_it' (../FalconHLS/code_hls/sign.c:859:0)
INFO: [HLS 214-178] Inlining function 'poly_LDLmv_fft' into 'ffLDL_fft' (../FalconHLS/code_hls/sign.c:952:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqrt' into 'ffLDL_binary_normalize_it' (../FalconHLS/code_hls/sign.c:995:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'ffLDL_binary_normalize_it' (../FalconHLS/code_hls/sign.c:995:0)
INFO: [HLS 214-178] Inlining function 'smallints_to_fpr.8.9' into 'expand_privkey' (../FalconHLS/code_hls/sign.c:1115:0)
INFO: [HLS 214-178] Inlining function 'poly_neg.2' into 'expand_privkey' (../FalconHLS/code_hls/sign.c:1115:0)
INFO: [HLS 214-178] Inlining function 'poly_mulselfadj_fft' into 'expand_privkey' (../FalconHLS/code_hls/sign.c:1115:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'expand_privkey' (../FalconHLS/code_hls/sign.c:1115:0)
INFO: [HLS 214-178] Inlining function 'poly_muladj_fft.1' into 'expand_privkey' (../FalconHLS/code_hls/sign.c:1115:0)
INFO: [HLS 214-178] Inlining function 'ffLDL_fft' into 'expand_privkey' (../FalconHLS/code_hls/sign.c:1115:0)
INFO: [HLS 214-178] Inlining function 'ffLDL_binary_normalize_it' into 'expand_privkey' (../FalconHLS/code_hls/sign.c:1115:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/sign.c:1064:17)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:349:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:350:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:351:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:352:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:534:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:534:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:534:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:325:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:326:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:64:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:65:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:299:12)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:300:12)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:301:12)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:302:12)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:303:12)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:304:12)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:32:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 64 in loop 'VITIS_LOOP_1063_1'(../FalconHLS/code_hls/sign.c:1063:21) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:1063:21)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 64 in loop 'anonymous'(../FalconHLS/code_hls/sign.c:1180:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:1180:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 64 in loop 'anonymous'(../FalconHLS/code_hls/sign.c:1182:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:1182:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 64 in loop 'anonymous'(../FalconHLS/code_hls/sign.c:1186:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:1186:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 64 in loop 'anonymous'(../FalconHLS/code_hls/sign.c:1188:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:1188:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 64 in loop 'anonymous'(../FalconHLS/code_hls/sign.c:1192:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:1192:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 64 in loop 'anonymous'(../FalconHLS/code_hls/sign.c:1194:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:1194:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 1.18 seconds. Elapsed time: 3.82 seconds; current allocated memory: 474.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 474.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.04 seconds; current allocated memory: 477.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 478.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:405) in function 'poly_split_fft.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_294_1' (../FalconHLS/code_hls/fft.c:290) in function 'ffLDL_fft_inner_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_3' (../FalconHLS/code_hls/fft.c:961) in function 'FFT.3.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1063_1' (../FalconHLS/code_hls/sign.c:1060) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1063_1' (../FalconHLS/code_hls/sign.c:1060) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1063_1' (../FalconHLS/code_hls/sign.c:1060) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1063_1' (../FalconHLS/code_hls/sign.c:1060) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_450_1' (../FalconHLS/code_hls/fft.c:447) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_450_1' (../FalconHLS/code_hls/fft.c:447) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:341) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:341) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (../FalconHLS/code_hls/fft.c:317) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (../FalconHLS/code_hls/fft.c:317) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-18' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:341) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-20' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:341) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-23' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_294_1' (../FalconHLS/code_hls/fft.c:290) in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-25' in function 'expand_privkey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1010_1' (../FalconHLS/code_hls/sign.c:1010) in function 'expand_privkey' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_294_1' (../FalconHLS/code_hls/fft.c:295:9) in function 'ffLDL_fft_inner_it.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_450_1' (../FalconHLS/code_hls/fft.c:451:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_450_1' (../FalconHLS/code_hls/fft.c:451:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_450_1' (../FalconHLS/code_hls/fft.c:451:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_450_1' (../FalconHLS/code_hls/fft.c:451:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_321_1' (../FalconHLS/code_hls/fft.c:322:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_321_1' (../FalconHLS/code_hls/fft.c:322:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_321_1' (../FalconHLS/code_hls/fft.c:322:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_321_1' (../FalconHLS/code_hls/fft.c:322:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/fft.c:346:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_294_1' (../FalconHLS/code_hls/fft.c:295:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_294_1' (../FalconHLS/code_hls/fft.c:295:9) in function 'expand_privkey'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT.3.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 503.070 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.3.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_877_1' (../FalconHLS/code_hls/sign.c:877:28) in function 'ffLDL_fft_inner_it.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_2' (../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.3.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:936:19) in function 'FFT.3.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:417:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:418:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:431:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:432:14)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:438:14)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:351:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:352:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla1' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.51 seconds; current allocated memory: 805.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'expand_privkey' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT.3.1_Pipeline_VITIS_LOOP_968_3' to 'FFT_3_1_Pipeline_VITIS_LOOP_968_3'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.3.1' to 'FFT_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_split_fft.1_Pipeline_VITIS_LOOP_420_1' to 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_split_fft.1' to 'poly_split_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffLDL_fft_inner_it.1_Pipeline_VITIS_LOOP_294_1' to 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffLDL_fft_inner_it.1' to 'ffLDL_fft_inner_it_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fpr_of'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'fpr_of'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 807.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 807.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_1063_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1063_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_1063_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_1063_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1063_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_1063_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_1063_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1063_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_1063_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.05 seconds; current allocated memory: 809.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 809.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_1063_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1063_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_1063_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 809.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 809.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_968_3'.
WARNING: [HLS 200-880] The II Violation in module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', ../FalconHLS/code_hls/fft.c:12) on port 'gmem0' (../FalconHLS/code_hls/fft.c:12) and bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/fft.c:972) on port 'gmem0' (../FalconHLS/code_hls/fft.c:972).
WARNING: [HLS 200-880] The II Violation in module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', ../FalconHLS/code_hls/fft.c:12) on port 'gmem0' (../FalconHLS/code_hls/fft.c:12) and bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/fft.c:972) on port 'gmem0' (../FalconHLS/code_hls/fft.c:972).
WARNING: [HLS 200-880] The II Violation in module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', ../FalconHLS/code_hls/fft.c:12) on port 'gmem0' (../FalconHLS/code_hls/fft.c:12) and bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/fft.c:972) on port 'gmem0' (../FalconHLS/code_hls/fft.c:972).
WARNING: [HLS 200-880] The II Violation in module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', ../FalconHLS/code_hls/fft.c:12) on port 'gmem0' (../FalconHLS/code_hls/fft.c:12) and bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/fft.c:972) on port 'gmem0' (../FalconHLS/code_hls/fft.c:972).
WARNING: [HLS 200-880] The II Violation in module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', ../FalconHLS/code_hls/fft.c:12) on port 'gmem0' (../FalconHLS/code_hls/fft.c:12) and bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/fft.c:972) on port 'gmem0' (../FalconHLS/code_hls/fft.c:972).
WARNING: [HLS 200-880] The II Violation in module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus response operation ('gmem0_addr_22_resp', ../FalconHLS/code_hls/fft.c:33) on port 'gmem0' (../FalconHLS/code_hls/fft.c:33) and bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/fft.c:972) on port 'gmem0' (../FalconHLS/code_hls/fft.c:972).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'VITIS_LOOP_968_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.15 seconds; current allocated memory: 810.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 810.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 810.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 810.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_450_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_450_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 811.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 811.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_450_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_450_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_450_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 811.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 811.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 812.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 812.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_1' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_18_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load_10', ../FalconHLS/code_hls/fft.c:350) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_1' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_18_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load_10', ../FalconHLS/code_hls/fft.c:350) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_1' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_18_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load_10', ../FalconHLS/code_hls/fft.c:350) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_345_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 812.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 812.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 812.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 812.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_345_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_15' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load_11', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_15' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load_11', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_15' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load_11', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_345_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 813.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.02 seconds; current allocated memory: 813.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla1_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'bitcast_ln534', ../FalconHLS/code_hls/fft.c:534 on array 'vla1' and 'load' operation ('vla1_load_9', ../FalconHLS/code_hls/fft.c:534) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 813.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 813.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 813.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 813.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_321_1' (loop 'VITIS_LOOP_321_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'bitcast_ln64', ../FalconHLS/code_hls/fft.c:64 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:325) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_321_1' (loop 'VITIS_LOOP_321_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'bitcast_ln64', ../FalconHLS/code_hls/fft.c:64 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:325) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_321_1' (loop 'VITIS_LOOP_321_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'bitcast_ln64', ../FalconHLS/code_hls/fft.c:64 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:325) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 814.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 814.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 814.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 814.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_321_16' (loop 'VITIS_LOOP_321_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'bitcast_ln64', ../FalconHLS/code_hls/fft.c:64 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:325) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_321_16' (loop 'VITIS_LOOP_321_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'bitcast_ln64', ../FalconHLS/code_hls/fft.c:64 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:325) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_321_16' (loop 'VITIS_LOOP_321_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'bitcast_ln64', ../FalconHLS/code_hls/fft.c:64 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:325) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.1 seconds; current allocated memory: 814.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 814.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_532_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_532_17' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla1_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'bitcast_ln534_2', ../FalconHLS/code_hls/fft.c:534 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:534) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 815.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 815.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 815.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 815.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_345_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_18' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_18' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_18' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_345_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.07 seconds; current allocated memory: 816.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 816.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 816.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 816.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_345_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_345_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_19' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_19' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_345_19' (loop 'VITIS_LOOP_345_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_write_ln351', ../FalconHLS/code_hls/fft.c:351) of variable 'bitcast_ln351', ../FalconHLS/code_hls/fft.c:351 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:349) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_345_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 816.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 816.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_532_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_532_110' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla1_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'bitcast_ln534_4', ../FalconHLS/code_hls/fft.c:534 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:534) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 817.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.04 seconds; current allocated memory: 817.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 817.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.03 seconds; current allocated memory: 817.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_26_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_26_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_26_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla1_addr_26_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('vla1_addr_26_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('vla1_addr_26_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'store' operation ('vla1_addr_26_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 21, loop 'VITIS_LOOP_294_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.24 seconds; current allocated memory: 818.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 818.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'bitcast_ln431', ../FalconHLS/code_hls/fft.c:431 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:425) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'bitcast_ln431', ../FalconHLS/code_hls/fft.c:431 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:425) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'bitcast_ln431', ../FalconHLS/code_hls/fft.c:431 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:425) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla1_addr_5_write_ln432', ../FalconHLS/code_hls/fft.c:432) of variable 'bitcast_ln432', ../FalconHLS/code_hls/fft.c:432 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:425) on array 'vla1'.
WARNING: [HLS 200-885] The II Violation in module 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to schedule 'load' operation ('vla1_load_2', ../FalconHLS/code_hls/fft.c:427) on array 'vla1' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_420_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.26 seconds; current allocated memory: 819.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.29 seconds; current allocated memory: 819.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 819.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 819.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 820.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 820.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_294_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla1_addr_11_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla1_addr_11_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla1_addr_11_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla1_addr_11_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('vla1_addr_11_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('vla1_addr_11_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'bitcast_ln32', ../FalconHLS/code_hls/fft.c:32 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
WARNING: [HLS 200-880] The II Violation in module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' (loop 'VITIS_LOOP_294_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('vla1_addr_12_write_ln33', ../FalconHLS/code_hls/fft.c:33) of variable 'bitcast_ln33', ../FalconHLS/code_hls/fft.c:33 on array 'vla1' and 'load' operation ('vla1_load', ../FalconHLS/code_hls/fft.c:299) on array 'vla1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 21, loop 'VITIS_LOOP_294_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.26 seconds; current allocated memory: 821.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.15 seconds; current allocated memory: 821.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffLDL_fft_inner_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 821.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 821.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1010_1'.
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' (loop 'VITIS_LOOP_1010_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem0_addr_19_resp', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018) and bus request operation ('gmem0_load_10_req', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018).
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' (loop 'VITIS_LOOP_1010_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem0_addr_19_resp', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018) and bus request operation ('gmem0_load_10_req', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018).
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' (loop 'VITIS_LOOP_1010_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem0_addr_19_resp', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018) and bus request operation ('gmem0_load_10_req', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018).
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' (loop 'VITIS_LOOP_1010_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem0_addr_19_resp', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018) and bus request operation ('gmem0_load_10_req', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018).
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' (loop 'VITIS_LOOP_1010_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem0_addr_19_resp', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018) and bus request operation ('gmem0_load_10_req', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018).
WARNING: [HLS 200-880] The II Violation in module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' (loop 'VITIS_LOOP_1010_1'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between bus response operation ('gmem0_addr_19_resp', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018) and bus request operation ('gmem0_load_10_req', ../FalconHLS/code_hls/sign.c:1018) on port 'gmem0' (../FalconHLS/code_hls/sign.c:1018).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 25, loop 'VITIS_LOOP_1010_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.22 seconds; current allocated memory: 822.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 822.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_privkey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.1 seconds; current allocated memory: 822.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.38 seconds; current allocated memory: 823.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_2_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.47 seconds; current allocated memory: 823.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_1063_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_1063_1' pipeline 'VITIS_LOOP_1063_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_1/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_1063_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.15 seconds; current allocated memory: 824.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_1063_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_1063_11' pipeline 'VITIS_LOOP_1063_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_11/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_1063_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.23 seconds; current allocated memory: 826.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_1063_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_1063_12' pipeline 'VITIS_LOOP_1063_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_VITIS_LOOP_1063_12/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_1063_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.2 seconds; current allocated memory: 827.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_1063_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_1063_13' pipeline 'VITIS_LOOP_1063_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_1063_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 829.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_3_1_Pipeline_VITIS_LOOP_968_3' pipeline 'VITIS_LOOP_968_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_3_1_Pipeline_VITIS_LOOP_968_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 831.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.19 seconds; current allocated memory: 833.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_450_1' pipeline 'VITIS_LOOP_450_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_450_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 835.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_450_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_450_14' pipeline 'VITIS_LOOP_450_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_450_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 837.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_7/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.27 seconds; current allocated memory: 838.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_345_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 839.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_9/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.24 seconds; current allocated memory: 840.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_345_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_345_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 841.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 842.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_12' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_12/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.16 seconds; current allocated memory: 843.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_321_1' pipeline 'VITIS_LOOP_321_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 844.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_14' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_14/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.21 seconds; current allocated memory: 846.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_321_16' pipeline 'VITIS_LOOP_321_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_321_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 848.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_532_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_532_17' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_532_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.12 seconds; current allocated memory: 849.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_17' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_17/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.17 seconds; current allocated memory: 850.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_345_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_345_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.06 seconds; current allocated memory: 851.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_19' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'expand_privkey_Pipeline_19/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.14 seconds; current allocated memory: 853.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_345_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_345_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 854.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_532_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_532_110' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_532_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 855.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_22' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 856.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_294_1' pipeline 'VITIS_LOOP_294_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_294_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 858.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_1_Pipeline_VITIS_LOOP_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 861.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 863.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_24' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 864.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1' pipeline 'VITIS_LOOP_294_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffLDL_fft_inner_it_1_Pipeline_VITIS_LOOP_294_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 866.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffLDL_fft_inner_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffLDL_fft_inner_it_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 870.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'expand_privkey_Pipeline_VITIS_LOOP_1010_1' pipeline 'VITIS_LOOP_1010_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey_Pipeline_VITIS_LOOP_1010_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 872.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expand_privkey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'expand_privkey/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'expand_privkey/expanded_key' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'expand_privkey/f' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'expand_privkey/g' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'expand_privkey/F_upper' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'expand_privkey/G_upper' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'expand_privkey' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'expanded_key', 'f', 'g', 'F_upper', 'G_upper' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expand_privkey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 881.180 MB.
INFO: [RTMG 210-279] Implementing memory 'expand_privkey_poly_split_fft_1_Pipeline_VITIS_LOOP_420_1_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'expand_privkey_ffLDL_fft_inner_it_1_logn_tree1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'expand_privkey_ffLDL_fft_inner_it_1_g0_offset1024_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:131)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.12 seconds. CPU system time: 2.52 seconds. Elapsed time: 6.08 seconds; current allocated memory: 471.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'hash_to_point_vartime' (../FalconHLS/code_hls/common.c:39:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract' into 'prng_init' (../FalconHLS/code_hls/rng.c:38:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_floor' (../FalconHLS/code_hls/fpr.c:112:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u64' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'gaussian0_sampler' (../FalconHLS/code_hls/sign.c:1345:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'fpr_trunc' (../FalconHLS/code_hls/fpr.c:131:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long>::is_signed), bool>::type)' into 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned long generic_cast_IEEE754<unsigned long, double>(double, bool)' into '__hls_fptoui_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:70:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i64' into 'fpr_expm_p63' (../FalconHLS/code_hls/fpr.c:192:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_trunc' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_expm_p63' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'BerExp' (../FalconHLS/code_hls/sign.c:1406:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'gaussian0_sampler' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'prng_get_u8' into 'sampler' (../FalconHLS/code_hls/sign.c:1473:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_split_fft' (../FalconHLS/code_hls/fft.c:398:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'poly_merge_fft' (../FalconHLS/code_hls/fft.c:362:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_half' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_fft' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'ffSampling_fft_it' (../FalconHLS/code_hls/sign.c:311:0)
INFO: [HLS 214-178] Inlining function 'FFT' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_rint' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'is_short_half' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'do_sign_tree' (../FalconHLS/code_hls/sign.c:1233:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'hash_to_point_vartime' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject.218' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
INFO: [HLS 214-178] Inlining function 'prng_init' into 'sign_tree' (../FalconHLS/code_hls/sign.c:1890:0)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:139:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:141:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/rng.c:143:16)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/sign.c:1911:25)
INFO: [HLS 214-115] Multiple burst reads of length 12 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/sign.c:379:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 1.6 seconds. Elapsed time: 4.66 seconds; current allocated memory: 473.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 473.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 525.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 593.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:405) in function 'poly_split_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:363) in function 'poly_merge_fft' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'poly_mul_fft.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1468_3' (../FalconHLS/code_hls/fft.c:1461) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1493_4' (../FalconHLS/code_hls/fft.c:1447) in function 'iFFT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2' in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:461) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:507) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'ffSampling_fft_it.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1255_1' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_3' (../FalconHLS/code_hls/fft.c:961) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:558) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:529) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1308_2' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1327_3' (../FalconHLS/code_hls/sign.c:1235) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:291) in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' in function 'do_sign_tree.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_805_2' (../FalconHLS/code_hls/shake.c:799) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_863_2' (../FalconHLS/code_hls/shake.c:843) in function 'sign_tree' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (../FalconHLS/code_hls/rng.c:46) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'VITIS_LOOP_151_13' (../FalconHLS/code_hls/rng.c:152:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'VITIS_LOOP_93_1' (../FalconHLS/code_hls/rng.c:95:9) in function 'prng_refill.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_296_1' (../FalconHLS/code_hls/common.c:297:9) in function 'do_sign_tree.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_532_1' (../FalconHLS/code_hls/fft.c:533:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 511 for loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:348:9) in function 'ffSampling_fft_it.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_511_1' (../FalconHLS/code_hls/fft.c:512:9) in function 'poly_mul_fft.1'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'sign_tree' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'CW' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.i' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'CW' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.i' in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_420_1' (../FalconHLS/code_hls/fft.c:421:9) in function 'poly_split_fft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_374_1' (../FalconHLS/code_hls/fft.c:375:9) in function 'poly_merge_fft'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P0A.i2' into 'prng_refill.1' (../FalconHLS/code_hls/rng.c:136).
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.clone' (../FalconHLS/code_hls/shake.c:59:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'prng_refill.1' (../FalconHLS/code_hls/rng.c:92:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.17 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 681.148 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../FalconHLS/code_hls/common.c:54:3) in function 'sign_tree' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_846_1' (../FalconHLS/code_hls/shake.c:854:12) in function 'sign_tree' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1918_1' (../FalconHLS/code_hls/sign.c:1911:25) in function 'sign_tree' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1459_2' (../FalconHLS/code_hls/fft.c:1461:12) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1447:19) in function 'iFFT' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_1' (../FalconHLS/code_hls/sign.c:314:6) in function 'ffSampling_fft_it.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_959_2' (../FalconHLS/code_hls/fft.c:955:17) in function 'do_sign_tree.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:936:19) in function 'do_sign_tree.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' 
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:809:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:834:19)
INFO: [HLS 200-472] Inferring partial write operation for 'sc.st' (../FalconHLS/code_hls/shake.c:835:15)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/sign.c:1938:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.i' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:207:9)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:230:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:325:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:326:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:327:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:328:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:329:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:330:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:331:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:332:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:333:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:334:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:335:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:336:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:337:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:338:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:339:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:340:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:341:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:342:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:343:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:345:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:346:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:347:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:348:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/shake.c:349:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' 
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:122:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:123:132)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:39)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:133)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:124:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:125:59)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:139:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:141:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (../FalconHLS/code_hls/rng.c:143:13)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:163:33)
INFO: [HLS 200-472] Inferring partial write operation for 'spc' (../FalconHLS/code_hls/rng.c:166:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:417:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:418:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:431:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:432:14)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f0' (../FalconHLS/code_hls/fft.c:438:14)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:371:7)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:372:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:385:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:386:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:388:19)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:389:24)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:402:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:403:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:404:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:405:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:475:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:476:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:477:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/sign.c:478:14)
INFO: [HLS 200-472] Inferring partial write operation for 't0' 
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 't0' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/sign.c:1256:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' 
INFO: [HLS 200-472] Inferring partial write operation for 's2tmp' (../FalconHLS/code_hls/sign.c:1328:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla35' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.43 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sign_tree' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.clone' to 'process_block_clone'.
WARNING: [SYN 201-103] Legalizing function name 'prng_refill.1' to 'prng_refill_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1255_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_968_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_3' to 'do_sign_tree_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1_Pipeline_VITIS_LOOP_511_1' to 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_562_13' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
WARNING: [SYN 201-103] Legalizing function name 'BerExp.1' to 'BerExp_1'.
WARNING: [SYN 201-103] Legalizing function name 'sampler.1' to 'sampler_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_1' to 'ffSampling_fft_it_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_464_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_511_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1_Pipeline_VITIS_LOOP_532_1' to 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'ffSampling_fft_it.1' to 'ffSampling_fft_it_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_6' to 'do_sign_tree_1_Pipeline_6'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_7' to 'do_sign_tree_1_Pipeline_7'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_9' to 'do_sign_tree_1_Pipeline_9'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_10' to 'do_sign_tree_1_Pipeline_10'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_532_14' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i64' to 'p_hls_fptosi_double_i64'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1308_2' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_1327_3' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_VITIS_LOOP_296_1' to 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1_Pipeline_15' to 'do_sign_tree_1_Pipeline_15'.
WARNING: [SYN 201-103] Legalizing function name 'do_sign_tree.1' to 'do_sign_tree_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_805_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_805_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_863_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_863_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fpr_of'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'fpr_of'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1255_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_1255_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_968_3'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('vla35_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:972) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' (loop 'VITIS_LOOP_968_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('vla35_addr_2_write_ln32', ../FalconHLS/code_hls/fft.c:32) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'vla35' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:974) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'VITIS_LOOP_968_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'a' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('a_addr_1_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'a' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_562_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f0_addr_4_write_ln431', ../FalconHLS/code_hls/fft.c:431) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-880] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f0_addr_5_write_ln432', ../FalconHLS/code_hls/fft.c:432) of variable 'mul_i3', ../FalconHLS/code_hls/fpr.c:152 on array 'f0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:425) on array 'f0'.
WARNING: [HLS 200-885] The II Violation in module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' (loop 'VITIS_LOOP_420_1'): Unable to schedule 'load' operation ('b_re', ../FalconHLS/code_hls/fft.c:427) on array 'f0' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'f0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_420_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_374_1'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_4_write_ln385', ../FalconHLS/code_hls/fft.c:385) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_5_write_ln386', ../FalconHLS/code_hls/fft.c:386) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_6_write_ln388', ../FalconHLS/code_hls/fft.c:388) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:379) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' (loop 'VITIS_LOOP_374_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('f_addr_7_write_ln389', ../FalconHLS/code_hls/fft.c:389) of variable 'fpct_im', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:381) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_374_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' (loop 'VITIS_LOOP_464_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln466', ../FalconHLS/code_hls/fft.c:466) of variable 'sub_i_i', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:466) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_464_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_addr_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 't0' and 'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:515) on array 't0'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' (loop 'VITIS_LOOP_511_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('t0_addr_2_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:516) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_511_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t0_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i', ../FalconHLS/code_hls/fpr.c:137 on array 't0' and 'load' operation ('t0_load', ../FalconHLS/code_hls/fft.c:534) on array 't0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-880] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' (loop 'VITIS_LOOP_532_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('vla35_addr_write_ln534', ../FalconHLS/code_hls/fft.c:534) of variable 'add_i_i1', ../FalconHLS/code_hls/fpr.c:137 on array 'vla35' and 'load' operation ('vla35_load', ../FalconHLS/code_hls/fft.c:534) on array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
WARNING: [HLS 200-885] The II Violation in module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' (loop 'VITIS_LOOP_532_1'): Unable to schedule 'load' operation ('y', ../FalconHLS/code_hls/fft.c:534) on array 'vla35' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla35'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1468_3'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('f_addr_write_ln12', ../FalconHLS/code_hls/fft.c:12) of variable 'fpct_re', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('x_re', ../FalconHLS/code_hls/fft.c:1472) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('f_addr_11_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:1474) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('f_addr_11_write_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' and 'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:1474) on array 'f'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('f_addr_12_write_ln65', ../FalconHLS/code_hls/fft.c:65) of variable 'fpct_d_im', ../FalconHLS/code_hls/fpr.c:137 on array 'f' and 'load' operation ('y_im', ../FalconHLS/code_hls/fft.c:1475) on array 'f'.
WARNING: [HLS 200-885] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1468_3' (loop 'VITIS_LOOP_1468_3'): Unable to schedule 'load' operation ('x_im', ../FalconHLS/code_hls/fft.c:1473) on array 'f' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'VITIS_LOOP_1468_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1493_4'.
WARNING: [HLS 200-880] The II Violation in module 'iFFT_Pipeline_VITIS_LOOP_1493_4' (loop 'VITIS_LOOP_1493_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('f_addr_write_ln1494', ../FalconHLS/code_hls/fft.c:1494) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:162 on array 'f' and 'load' operation ('f_load', ../FalconHLS/code_hls/fft.c:1494) on array 'f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_1493_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i64'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function '__hls_fptosi_double_i64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1308_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_1308_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1327_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1327_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_296_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_296_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_2' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_2' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_805_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_805_21' pipeline 'VITIS_LOOP_805_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_805_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_863_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_863_22' pipeline 'VITIS_LOOP_863_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_863_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sign_tree_Pipeline_VITIS_LOOP_49_1' pipeline 'VITIS_LOOP_49_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prng_refill_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prng_refill_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1' pipeline 'VITIS_LOOP_1255_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3' pipeline 'VITIS_LOOP_968_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_968_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13' pipeline 'VITIS_LOOP_562_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_562_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft_Pipeline_VITIS_LOOP_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft_Pipeline_VITIS_LOOP_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_split_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_split_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_floor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BerExp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BerExp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampler_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2s_5ns_1ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampler_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1' pipeline 'VITIS_LOOP_374_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft_Pipeline_VITIS_LOOP_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_merge_fft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_merge_fft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1' pipeline 'VITIS_LOOP_464_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1' pipeline 'VITIS_LOOP_511_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ffSampling_fft_it_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ffSampling_fft_it_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_532_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1468_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1468_3' pipeline 'VITIS_LOOP_1468_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1468_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_Pipeline_VITIS_LOOP_1493_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'iFFT_Pipeline_VITIS_LOOP_1493_4' pipeline 'VITIS_LOOP_1493_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_Pipeline_VITIS_LOOP_1493_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2' pipeline 'VITIS_LOOP_1308_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1308_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3' pipeline 'VITIS_LOOP_1327_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_1327_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1' pipeline 'VITIS_LOOP_296_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_VITIS_LOOP_296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'do_sign_tree_1_Pipeline_15' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1_Pipeline_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_sign_tree_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_sign_tree_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/sig' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/expanded_key' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/hm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/msg' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sign_tree/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sign_tree' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'sig', 'expanded_key', 'hm', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'urem_16ns_15ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_tree'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.264 GB.
INFO: [RTMG 210-278] Implementing memory 'sign_tree_prng_refill_1_state_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_poly_split_fft_Pipeline_VITIS_LOOP_420_1_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_sampler_1_dist_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_ffSampling_logn1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_t1_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_tree_offset_ff1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_z1_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_t0_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_z0_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_back2_global1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_back2_local1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_tmp_offset1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_back1_global1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_ffSampling_fft_it_1_back1_local1024_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_do_sign_tree_1_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sign_tree_do_sign_tree_1_s2tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sign_tree_do_sign_tree_1_vla35_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'sign_tree_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sign_tree_tmp_i_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sign_tree_spc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sign_tree_sc_st_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.78 seconds. CPU system time: 0 seconds. Elapsed time: 4.8 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.84 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.294 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sign_tree.
INFO: [VLOG 209-307] Generating Verilog RTL for sign_tree.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 13.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43.93 seconds. CPU system time: 4.52 seconds. Elapsed time: 50.14 seconds; current allocated memory: -177.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.27 seconds. CPU system time: 2.71 seconds. Elapsed time: 7.91 seconds; current allocated memory: 466.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.99 seconds. CPU system time: 11.71 seconds. Elapsed time: 18.9 seconds; current allocated memory: 468.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 468.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.74 seconds; current allocated memory: 496.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 528.141 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.76 seconds. CPU system time: 0 seconds. Elapsed time: 4.12 seconds; current allocated memory: 593.617 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.8 seconds. CPU system time: 0 seconds. Elapsed time: 5.51 seconds; current allocated memory: 926.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 935.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 935.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 936.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 936.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.28 seconds; current allocated memory: 938.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.13 seconds; current allocated memory: 938.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.25 seconds; current allocated memory: 938.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 938.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 939.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 939.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 940.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.13 seconds; current allocated memory: 941.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 941.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.11 seconds; current allocated memory: 941.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 941.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.09 seconds; current allocated memory: 942.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 942.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.4 seconds; current allocated memory: 944.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.35 seconds; current allocated memory: 944.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.27 seconds; current allocated memory: 944.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 945.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 946.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 946.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 946.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 946.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 947.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 947.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.25 seconds; current allocated memory: 949.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.1 seconds; current allocated memory: 949.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.22 seconds; current allocated memory: 950.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 950.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 951.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 951.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.14 seconds; current allocated memory: 951.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 951.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.21 seconds; current allocated memory: 953.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 953.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.3 seconds; current allocated memory: 954.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 954.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.16 seconds; current allocated memory: 955.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 955.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.42 seconds; current allocated memory: 961.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.47 seconds; current allocated memory: 961.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.83 seconds; current allocated memory: 961.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.19 seconds; current allocated memory: 961.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.87 seconds; current allocated memory: 962.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 962.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.4 seconds; current allocated memory: 965.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.31 seconds; current allocated memory: 965.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.6 seconds; current allocated memory: 966.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 966.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.35 seconds; current allocated memory: 971.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.36 seconds; current allocated memory: 971.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.8 seconds. Elapsed time: 2.1 seconds; current allocated memory: 998.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0.89 seconds. Elapsed time: 2.65 seconds; current allocated memory: 998.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 1.2 seconds. Elapsed time: 3.47 seconds; current allocated memory: 998.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.17 seconds; current allocated memory: 998.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 1.37 seconds. Elapsed time: 3.9 seconds; current allocated memory: 999.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.69 seconds. Elapsed time: 1.73 seconds; current allocated memory: 999.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.74 seconds. CPU system time: 1.47 seconds. Elapsed time: 4.26 seconds; current allocated memory: 1002.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1013.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1021.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.59 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.8 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.45 seconds. CPU system time: 2.04 seconds. Elapsed time: 5.5 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 1.36 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.194 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name keygen keygen 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 446.777 MB.
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (../FalconHLS/code_hls/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (../FalconHLS/code_hls/sign.c:1905:38)
INFO: [HLS 207-62] declared here (../FalconHLS/code_hls/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (../FalconHLS/code_hls/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1006:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../FalconHLS/code_hls/keygen.c:1288:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../FalconHLS/code_hls/keygen.c
WARNING: [HLS 207-5292] unused parameter 'logn' (../FalconHLS/code_hls/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:8)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:606:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../FalconHLS/code_hls/fft.c:1025:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../FalconHLS/code_hls/fft.c
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1042:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1076:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1110:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1144:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1178:27)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1212:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1246:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1280:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1314:28)
WARNING: [HLS 207-5286] expression result unused (../FalconHLS/code_hls/fft.c:1348:28)
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/common.c' ... 
INFO: [HLS 200-10] Analyzing design file '../FalconHLS/code_hls/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.2 seconds. CPU system time: 3.22 seconds. Elapsed time: 8.63 seconds; current allocated memory: 449.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'rng' (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-178] Inlining function 'i_shake256_extract.85.104' into 'get_rng_u64.82.101' (../FalconHLS/code_hls/keygen.c:2531:0)
INFO: [HLS 214-178] Inlining function 'mkgauss.79.98' into 'poly_small_mkgauss' (../FalconHLS/code_hls/keygen.c:4467:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_MUL' (../FalconHLS/code_hls/fft.c:48:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'FPC_ADD' (../FalconHLS/code_hls/fft.c:7:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'FPC_SUB' (../FalconHLS/code_hls/fft.c:27:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'FFT' (../FalconHLS/code_hls/fft.c:901:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_invnorm2_fft' (../FalconHLS/code_hls/fft.c:216:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_adj_fft' (../FalconHLS/code_hls/fft.c:542:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mulconst' (../FalconHLS/code_hls/fft.c:556:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_mul_autoadj_fft' (../FalconHLS/code_hls/fft.c:574:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_ADD' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_SUB' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'iFFT' (../FalconHLS/code_hls/fft.c:1404:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:506:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_montysqr' (../FalconHLS/code_hls/vrfy.c:431:0)
INFO: [HLS 214-178] Inlining function 'mq_add' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_sub' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_montymul' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_rshift1' into 'mq_iNTT' (../FalconHLS/code_hls/vrfy.c:540:0)
INFO: [HLS 214-178] Inlining function 'mq_conv_small' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_div_12289' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'mq_iNTT' into 'compute_public' (../FalconHLS/code_hls/vrfy.c:818:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_R2' (../FalconHLS/code_hls/keygen.c:732:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_div' into 'modp_mkgm2' (../FalconHLS/code_hls/keygen.c:939:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_NTT2_ext' (../FalconHLS/code_hls/keygen.c:1223:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'modp_iNTT2_ext' (../FalconHLS/code_hls/keygen.c:1325:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'zint_mod_small_unsigned' (../FalconHLS/code_hls/keygen.c:1508:0)
INFO: [HLS 214-178] Inlining function 'zint_sub' into 'zint_norm_zero' (../FalconHLS/code_hls/keygen.c:1579:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_add_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'zint_norm_zero' into 'zint_rebuild_CRT' (../FalconHLS/code_hls/keygen.c:1641:0)
INFO: [HLS 214-178] Inlining function 'modp_R' into 'modp_Rx' (../FalconHLS/code_hls/keygen.c:767:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_unsigned' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'zint_mod_small_signed' (../FalconHLS/code_hls/keygen.c:1537:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'make_fg_step' (../FalconHLS/code_hls/keygen.c:2833:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'make_fg' (../FalconHLS/code_hls/keygen.c:2991:0)
INFO: [HLS 214-178] Inlining function 'zint_negate' into 'zint_co_reduce' (../FalconHLS/code_hls/keygen.c:1742:0)
INFO: [HLS 214-178] Inlining function 'zint_finish_mod' into 'zint_co_reduce_mod' (../FalconHLS/code_hls/keygen.c:1828:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'zint_co_reduce' into 'zint_bezout' (../FalconHLS/code_hls/keygen.c:1888:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_big_to_fp' (../FalconHLS/code_hls/keygen.c:2330:0)
INFO: [HLS 214-178] Inlining function 'fpr_neg' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add_muladj_fft' (../FalconHLS/code_hls/fft.c:475:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long>::is_signed, bool>::type)' into 'long generic_cast_IEEE754<long, double>(double, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long generic_cast_IEEE754<long, double>(double, bool)' into '__hls_fptosi_double_i64' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'FPC_MUL' into 'poly_mul_fft' (../FalconHLS/code_hls/fft.c:506:0)
INFO: [HLS 214-178] Inlining function 'fpr_sub' into 'poly_sub' (../FalconHLS/code_hls/fft.c:460:0)
INFO: [HLS 214-178] Inlining function 'fpr_inv' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'poly_div_autoadj_fft' (../FalconHLS/code_hls/fft.c:243:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'poly_add' (../FalconHLS/code_hls/fft.c:527:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_mod_small_signed' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'modp_iNTT2_ext' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_sub_scaled' into 'poly_sub_scaled_ntt' (../FalconHLS/code_hls/keygen.c:2454:0)
INFO: [HLS 214-178] Inlining function 'zint_add_scaled_mul_small' into 'poly_sub_scaled' (../FalconHLS/code_hls/keygen.c:2410:0)
INFO: [HLS 214-178] Inlining function 'zint_mul_small' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_R2' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_Rx' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_poly_rec_res' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_fpr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add_muladj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_norm' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_div_autoadj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'align_u32' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'poly_add' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_mul' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'solve_NTRU_all' (../FalconHLS/code_hls/keygen.c:4509:0)
INFO: [HLS 214-178] Inlining function 'zint_one_to_plain' into 'poly_big_to_small' (../FalconHLS/code_hls/keygen.c:2381:0)
INFO: [HLS 214-178] Inlining function 'poly_big_to_small' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_ninv31' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_mkgm2' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_set' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'modp_sub' into 'solve_NTRU' (../FalconHLS/code_hls/keygen.c:4326:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_init' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_inject' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'i_shake256_flip' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_sqnorm' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_small_to_fp' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_invnorm2_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_adj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mulconst' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'poly_mul_autoadj_fft' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_sqr' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_add' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
INFO: [HLS 214-178] Inlining function 'fpr_lt' into 'keygen' (../FalconHLS/code_hls/keygen.c:5742:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/vrfy.c:825:9)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4788:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4790:25)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:486:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:487:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:488:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:489:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:490:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:491:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:492:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:493:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:497:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:498:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:227:9)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:228:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:229:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:230:10)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:231:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:582:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:34)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:583:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:17)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:466:7)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4933:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:4934:40)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5129:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5140:20)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:252:16)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:18)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:253:8)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:23)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/fft.c:254:13)
WARNING: [HLS 214-167] The program may have out of bound array access (../FalconHLS/code_hls/keygen.c:5151:48)
INFO: [HLS 214-248] Applying array_partition to 'rng.st': Complete partitioning on dimension 1. (../FalconHLS/code_hls/keygen.c:5795:25)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 16 in loop 'anonymous'(../FalconHLS/code_hls/keygen.c:6002:2) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../FalconHLS/code_hls/keygen.c:6002:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.24 seconds. CPU system time: 18.19 seconds. Elapsed time: 26.06 seconds; current allocated memory: 452.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 452.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.81 seconds; current allocated memory: 482.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 514.109 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_546_1' (../FalconHLS/code_hls/fft.c:547:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_562_1' (../FalconHLS/code_hls/fft.c:563:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'keygen'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_480_1' (../FalconHLS/code_hls/fft.c:481:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_225_1' (../FalconHLS/code_hls/fft.c:226:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'VITIS_LOOP_580_1' (../FalconHLS/code_hls/fft.c:581:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 186 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_464_1' (../FalconHLS/code_hls/fft.c:465:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 102 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'VITIS_LOOP_248_1' (../FalconHLS/code_hls/fft.c:249:9) in function 'solve_NTRU_all.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_1453_1' (../FalconHLS/code_hls/fft.c:1454:9) in function 'iFFT'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 9 for loop 'VITIS_LOOP_953_1' (../FalconHLS/code_hls/fft.c:954:9) in function 'FFT'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_798_1' (../FalconHLS/code_hls/shake.c:801) in function 'keygen' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'slove_NTRU_break' (../FalconHLS/code_hls/keygen.c:5989) automatically.
INFO: [XFORM 203-602] Inlining function 'mq_montymul' into 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'modp_iNTT2_ext.1' (../FalconHLS/code_hls/keygen.c:1361) automatically.
INFO: [XFORM 203-602] Inlining function 'modp_montymul' into 'zint_mod_small_signed.1' (../FalconHLS/code_hls/keygen.c:1523) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i64' into 'fpr_rint' (../FalconHLS/code_hls/fpr.c:71) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 308 for loop 'VITIS_LOOP_1591_1' in function 'zint_rebuild_CRT.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'zint_mod_small_signed.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 209 for loop 'VITIS_LOOP_1520_1' in function 'poly_sub_scaled_ntt.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2273:9) to (../FalconHLS/code_hls/keygen.c:2284:21) in function 'poly_sub_scaled_ntt.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:2214:9) to (../FalconHLS/code_hls/keygen.c:2225:21) in function 'poly_sub_scaled.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../FalconHLS/code_hls/keygen.c:5815:12) to (../FalconHLS/code_hls/keygen.c:5884:22) in function 'keygen'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_co_reduce_mod.1' (../FalconHLS/code_hls/keygen.c:1786:21)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'zint_bezout.1' (../FalconHLS/code_hls/keygen.c:655:21)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'process_block.111.112' (../FalconHLS/code_hls/shake.c:68:24)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT.1' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mq_NTT' (../FalconHLS/code_hls/vrfy.c:356:21)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'keygen' (../FalconHLS/code_hls/keygen.c:5741)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_public.1' (../FalconHLS/code_hls/vrfy.c:337:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.85 seconds. CPU system time: 0 seconds. Elapsed time: 4.28 seconds; current allocated memory: 578.586 MB.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:4446:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'solve_NTRU_all.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:748:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:749:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:750:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:751:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:752:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_2427_2'(../FalconHLS/code_hls/keygen.c:2417:11) in function 'poly_sub_scaled.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_515_2'(../FalconHLS/code_hls/vrfy.c:512:14) in function 'mq_NTT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT.1' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_959_2'(../FalconHLS/code_hls/fft.c:955:17) in function 'FFT' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1645:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1567:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1570:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1491:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1472:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1851:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1852:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1857:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1858:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1817:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1758:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1759:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1764:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1765:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1721:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2037:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2032:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4644:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4645:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4695:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4696:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1412:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4732:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4733:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4787:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4788:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4789:22)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4790:25)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4804:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4805:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:497:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:498:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:231:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:582:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:583:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4909:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:466:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4933:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4934:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4981:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4982:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4991:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4992:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5010:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5011:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5012:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5013:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5051:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5053:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5054:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5066:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5067:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5074:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5076:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5077:23)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5089:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5091:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5105:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5129:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5140:20)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:254:13)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5151:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5170:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5179:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5187:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5188:19)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5274:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5275:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5320:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5321:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5333:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5335:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5353:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5354:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5402:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5404:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5405:12)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:548:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:534:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5652:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5717:11)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:5721:11)
INFO: [HLS 200-472] Inferring partial write operation for 'F_upper' (../FalconHLS/code_hls/keygen.c:2392:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4433:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4436:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4437:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:4438:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2487:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2494:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2499:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2298:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2242:8)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/keygen.c:4503:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2366:8)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:526:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (../FalconHLS/code_hls/vrfy.c:527:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:967:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:968:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1360:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1361:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1374:6)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1249:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:1250:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2881:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2891:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2899:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2909:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2944:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2953:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2958:10)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:2967:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3009:9)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/keygen.c:3010:9)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/keygen.c:2819:8)
INFO: [HLS 200-472] Inferring partial write operation for 'rt1' (../FalconHLS/code_hls/fft.c:564:7)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:13:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'f' (../FalconHLS/code_hls/fft.c:1494:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (../FalconHLS/code_hls/shake.c:865:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp2108' (../FalconHLS/code_hls/vrfy.c:825:9)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:826:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:834:8)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:563:10)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:565:14)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (../FalconHLS/code_hls/vrfy.c:587:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:32:8)
INFO: [HLS 200-472] Inferring partial write operation for 'vla18' (../FalconHLS/code_hls/fft.c:33:8)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'solve_NTRU' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'modp_montymul' (../FalconHLS/code_hls/keygen.c:953:6) in function 'make_fg.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.65 seconds. CPU system time: 0 seconds. Elapsed time: 3.97 seconds; current allocated memory: 910.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'process_block.111.112' to 'process_block_111_112'.
WARNING: [SYN 201-103] Legalizing function name 'get_rng_u64.82.101' to 'get_rng_u64_82_101'.
WARNING: [SYN 201-103] Legalizing function name 'mq_NTT.1' to 'mq_NTT_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_public.1' to 'compute_public_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_mkgm2.1' to 'modp_mkgm2_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_NTT2_ext.1' to 'modp_NTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'modp_iNTT2_ext.1' to 'modp_iNTT2_ext_1'.
WARNING: [SYN 201-103] Legalizing function name 'FFT.1' to 'FFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'iFFT.1' to 'iFFT_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_mod_small_signed.1' to 'zint_mod_small_signed_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_rebuild_CRT.1' to 'zint_rebuild_CRT_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_big_to_fp.1' to 'poly_big_to_fp_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_mul_fft.1' to 'poly_mul_fft_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg_step.1' to 'make_fg_step_1'.
WARNING: [SYN 201-103] Legalizing function name 'make_fg.1' to 'make_fg_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_co_reduce_mod.1' to 'zint_co_reduce_mod_1'.
WARNING: [SYN 201-103] Legalizing function name 'zint_bezout.1' to 'zint_bezout_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled.1' to 'poly_sub_scaled_1'.
WARNING: [SYN 201-103] Legalizing function name 'poly_sub_scaled_ntt.1' to 'poly_sub_scaled_ntt_1'.
WARNING: [SYN 201-103] Legalizing function name 'solve_NTRU_all.1' to 'solve_NTRU_all_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 918.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 918.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 920.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 920.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 922.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 922.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 922.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 922.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 923.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 923.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 924.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 924.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 925.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 925.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 925.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 925.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 926.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=w_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=z_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=d_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln406) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 928.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 928.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 928.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 929.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 930.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 930.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1242) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 930.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 931.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 931.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 932.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 932.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 934.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 934.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 935.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 935.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 937.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 937.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 938.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 939.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 939.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 945.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 945.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 945.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 945.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 946.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 946.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 949.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 949.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 950.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 950.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 955.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 955.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0 seconds. Elapsed time: 2.47 seconds; current allocated memory: 981.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0 seconds. Elapsed time: 2.77 seconds; current allocated memory: 981.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.74 seconds. CPU system time: 0 seconds. Elapsed time: 3.75 seconds; current allocated memory: 981.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 981.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln2764_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.66 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 982.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 982.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_block_111_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_block_111_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.02 seconds; current allocated memory: 986.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_rng_u64_82_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2561_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_rng_u64_82_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 997.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_small_mkgauss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_small_mkgauss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1005.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_of' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_of'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1011.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1012.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1014.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1017.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_NTT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_NTT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1019.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_montysqr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_montysqr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1021.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_public_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_1ns_16ns_14ns_22ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_30ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_14ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_17s_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_17s_32_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_public_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_montymul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_montymul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_mkgm2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_mkgm2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_NTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_8ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_NTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'modp_iNTT2_ext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_13s_9ns_13_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'modp_iNTT2_ext_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iFFT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iFFT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpr_rint' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpr_rint'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_mod_small_signed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_mod_small_signed_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_rebuild_CRT_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_rebuild_CRT_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_big_to_fp_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_big_to_fp_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_mul_fft_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_mul_fft_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_step_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_step_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_fg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_fg_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_co_reduce_mod_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_co_reduce_mod_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zint_bezout_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_32ns_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'zint_bezout_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly_sub_scaled_ntt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13s_13ns_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_8ns_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly_sub_scaled_ntt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU_all_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_24ns_31_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_15ns_46_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_61s_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32s_6ns_6_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU_all_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solve_NTRU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solve_NTRU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.84 seconds. CPU system time: 0 seconds. Elapsed time: 5.87 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/f_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/g_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/F_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/G_upper_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/h_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'keygen/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'keygen' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'f_out', 'g_out', 'F_upper_out', 'G_upper_out', 'h_out', 'seed' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_63_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.169 GB.
INFO: [RTMG 210-279] Implementing memory 'keygen_process_block_111_112_RC_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'keygen_get_rng_u64_82_101_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_FFT_fpr_gm_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_mq_NTT_GMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_compute_public_1_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_modp_mkgm2_1_REV10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_iFFT_1_fpr_p2_tab_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
