m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ShifT/GitHub/POP_timing_FPGA/toplevel_testbench
vclocks
Z1 !s110 1645463271
!i10b 1
!s100 Z]m`6fBn6__FlkN[9nB4m3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Io1Cb0bL1l8h_@1nI050zE3
R0
w1645441425
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
!i122 20
L0 13 33
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1645463271.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
vcomparator
Z8 !s110 1645463270
!i10b 1
!s100 O6l<434<j5RzBBYLDKXTE0
R2
Ijh_C[F1VFIT8NGL_<XPDH3
R0
Z9 w1645131696
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
!i122 16
L0 1 21
R3
R4
r1
!s85 0
31
Z10 !s108 1645463270.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s101 -O0
!i113 1
R6
R7
vcomparator_testbench
R1
!i10b 1
!s100 hh3fT9_=IBP3Ce1ZIPCOc0
R2
ILX0PL@>l6VOJnKeE4c18E3
R0
R9
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
!i122 22
L0 3 34
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s101 -O0
!i113 1
R6
R7
vcount_n
R8
!i10b 1
!s100 XmXTI<1VzAf[=be6IL3SA0
R2
I5ge5Udkcm3;Z8WE[bL]o_1
R0
R9
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
!i122 17
L0 2 24
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s101 -O0
!i113 1
R6
R7
vcounter_testbench
Z11 !s110 1645463272
!i10b 1
!s100 W<U>NaR6Rb_1<A7570[T<1
R2
IPaCJG_F5eUKi51An^Fl:Y2
R0
R9
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
!i122 27
L0 3 37
R3
R4
r1
!s85 0
31
Z12 !s108 1645463272.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s101 -O0
!i113 1
R6
R7
vcountupdownpreload
R8
!i10b 1
!s100 AnVg<Y?jYR?SWEJ<aafX?1
R2
IeV3mO0ON?eCT`R76]TPG03
R0
R9
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
!i122 15
L0 2 30
R3
R4
r1
!s85 0
31
Z13 !s108 1645463269.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
!s101 -O0
!i113 1
R6
R7
vDIV4PLL
R1
!i10b 1
!s100 @LfGV^emeSGd[`7AD@7j33
R2
IiW^7YKYzOA7Sm1G`:2Pc60
R0
w1645305759
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v
!i122 19
L0 8 87
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v|
!s101 -O0
!i113 1
R6
R7
n@d@i@v4@p@l@l
vextended_counter_testbench
R11
!i10b 1
!s100 9W2k2Z75Hh2?P<WcEcI260
R2
I]ICjA[lD27hRcTI<z6;N53
R0
R9
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
!i122 26
L0 3 55
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s101 -O0
!i113 1
R6
R7
vPOPtimers
!s110 1645561591
!i10b 1
!s100 ZAeEM7UOnc?nC8<H0a7HI3
R2
I4LOGi:`Gfl95O@N;?@NDe3
R0
w1645464727
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
!i122 28
L0 1 82
R3
R4
r1
!s85 0
31
!s108 1645561591.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s101 -O0
!i113 1
R6
R7
n@p@o@ptimers
vPOPtimers_testbench
!s110 1645561592
!i10b 1
!s100 _>Hdh>BzbC[RIRX5hlhB11
R2
I<k1KHD@R3@BK[fKzzW2L=1
R0
w1645561553
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
!i122 30
L0 3 67
R3
R4
r1
!s85 0
31
!s108 1645561592.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s101 -O0
!i113 1
R6
R7
n@p@o@ptimers_testbench
vquad_state_machine
Z14 !s110 1645463269
!i10b 1
!s100 >nWkScX<?JkDKIo>>PBKJ1
R2
IRK8WeR^][PDjUaa9LWP??0
R0
Z15 w1645306226
Z16 8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Z17 FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
!i122 14
L0 30 14
R3
R4
r1
!s85 0
31
R13
Z18 !s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
!s101 -O0
!i113 1
R6
R7
vslow_clock_pulse
R14
!i10b 1
!s100 ;IdzalUA1j@OKQMG>Z5LR1
R2
I04]eDXCnngabc8EhO]Bkd1
R0
R15
R16
R17
!i122 14
L0 4 23
R3
R4
r1
!s85 0
31
R13
R18
R19
!s101 -O0
!i113 1
R6
R7
vtop_testbench
!s110 1645632266
!i10b 1
!s100 PORCIQFM_e:e2Rl5m1b_01
R2
Ig=5X24VzlYEX3bEELPHYV0
R0
w1645631988
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v
!i122 31
L0 5 105
R3
R4
r1
!s85 0
31
!s108 1645632266.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v|
!s101 -O0
!i113 1
R6
R7
vwrapper_testbench
R11
!i10b 1
!s100 796BXn2b8Q^;e2bi8[UGz2
R2
Il>W:17>5[5kR<JG<WEib40
R0
w1645461145
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
!i122 25
L0 5 35
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s101 -O0
!i113 1
R6
R7
