// Native runtime - Unified exception handling, thread context, and register defs
// Part of the AC6 Recompilation native foundation
//
// Contains VIXL-derived ARM64 load/store decoding constants
// (see VIXL license below).

#pragma once

#include <cstdint>
#include <functional>
#include <string>
#include <vector>

#include <native/assert.h>
#include <native/platform.h>
#include <native/vec128.h>

#if REX_ARCH_AMD64
#include <xmmintrin.h>
#endif

namespace rex::arch {

//=============================================================================
// ARM64 Register Definitions
//=============================================================================

enum class Arm64Register {
  kX0, kX1, kX2, kX3, kX4, kX5, kX6, kX7,
  kX8, kX9, kX10, kX11, kX12, kX13, kX14, kX15,
  kX16, kX17, kX18, kX19, kX20, kX21, kX22, kX23,
  kX24, kX25, kX26, kX27, kX28,
  kX29,  // FP (frame pointer)
  kX30,  // LR (link register)
  kSp, kPc, kPstate, kFpsr, kFpcr,
  kV0, kV1, kV2, kV3, kV4, kV5, kV6, kV7,
  kV8, kV9, kV10, kV11, kV12, kV13, kV14, kV15,
  kV16, kV17, kV18, kV19, kV20, kV21, kV22, kV23,
  kV24, kV25, kV26, kV27, kV28, kV29, kV30, kV31,
};

struct Arm64ThreadContextMembers {
  uint64_t x[31];
  uint64_t sp;
  uint64_t pc;
  uint64_t pstate;
  uint32_t fpsr;
  uint32_t fpcr;
  vec128_t v[32];
};

//=============================================================================
// AMD64 Register Definitions
//=============================================================================

#if REX_ARCH_AMD64

enum class X64Register {
  kRip, kEflags,
  kIntRegisterFirst,
  kRax = kIntRegisterFirst, kRcx, kRdx, kRbx, kRsp, kRbp, kRsi, kRdi,
  kR8, kR9, kR10, kR11, kR12, kR13, kR14, kR15,
  kIntRegisterLast = kR15,
  kXmm0, kXmm1, kXmm2, kXmm3, kXmm4, kXmm5, kXmm6, kXmm7,
  kXmm8, kXmm9, kXmm10, kXmm11, kXmm12, kXmm13, kXmm14, kXmm15,
};

struct X64ThreadContextMembers {
  uint64_t rip;
  uint32_t eflags;
  union {
    struct {
      uint64_t rax, rcx, rdx, rbx, rsp, rbp, rsi, rdi;
      uint64_t r8, r9, r10, r11, r12, r13, r14, r15;
    };
    uint64_t int_registers[16];
  };
  union {
    struct {
      vec128_t xmm0, xmm1, xmm2, xmm3, xmm4, xmm5, xmm6, xmm7;
      vec128_t xmm8, xmm9, xmm10, xmm11, xmm12, xmm13, xmm14, xmm15;
    };
    vec128_t xmm_registers[16];
  };
};

#endif  // REX_ARCH_AMD64

//=============================================================================
// Host Register Typedef
//=============================================================================

#if REX_ARCH_AMD64
using HostRegister = X64Register;
#elif REX_ARCH_ARM64
using HostRegister = Arm64Register;
#else
enum class HostRegister {};
#endif

//=============================================================================
// Host Thread Context
//=============================================================================

class HostThreadContext {
 public:
#if REX_ARCH_AMD64
  uint64_t rip;
  uint32_t eflags;
  union {
    struct {
      uint64_t rax, rcx, rdx, rbx, rsp, rbp, rsi, rdi;
      uint64_t r8, r9, r10, r11, r12, r13, r14, r15;
    };
    uint64_t int_registers[16];
  };
  union {
    struct {
      vec128_t xmm0, xmm1, xmm2, xmm3, xmm4, xmm5, xmm6, xmm7;
      vec128_t xmm8, xmm9, xmm10, xmm11, xmm12, xmm13, xmm14, xmm15;
    };
    vec128_t xmm_registers[16];
  };
#elif REX_ARCH_ARM64
  uint64_t x[31];
  uint64_t sp;
  uint64_t pc;
  uint64_t pstate;
  uint32_t fpsr;
  uint32_t fpcr;
  vec128_t v[32];
#endif

  static const char* GetRegisterName(HostRegister reg);
  std::string GetStringFromValue(HostRegister reg, bool hex) const;
};

//=============================================================================
// ARM64 Load/Store Decoding (VIXL-derived)
//=============================================================================

// Copyright 2015, VIXL authors - All rights reserved.
// Redistribution and use in source and binary forms, with or without
// modification, are permitted under the VIXL BSD-style license.

constexpr uint32_t kArm64LoadLiteralFMask = UINT32_C(0x3B000000);
constexpr uint32_t kArm64LoadLiteralFixed = UINT32_C(0x18000000);

constexpr uint32_t kArm64LoadStoreAnyFMask = UINT32_C(0x0A000000);
constexpr uint32_t kArm64LoadStoreAnyFixed = UINT32_C(0x08000000);

constexpr uint32_t kArm64LoadStorePairAnyFMask = UINT32_C(0x3A000000);
constexpr uint32_t kArm64LoadStorePairAnyFixed = UINT32_C(0x28000000);
constexpr uint32_t kArm64LoadStorePairLoadBit = UINT32_C(1) << 22;

constexpr uint32_t kArm64LoadStoreMask = UINT32_C(0xC4C00000);
enum class Arm64LoadStoreOp : uint32_t {
  kSTRB_w = UINT32_C(0x00000000), kSTRH_w = UINT32_C(0x40000000),
  kSTR_w = UINT32_C(0x80000000), kSTR_x = UINT32_C(0xC0000000),
  kLDRB_w = UINT32_C(0x00400000), kLDRH_w = UINT32_C(0x40400000),
  kLDR_w = UINT32_C(0x80400000), kLDR_x = UINT32_C(0xC0400000),
  kLDRSB_x = UINT32_C(0x00800000), kLDRSH_x = UINT32_C(0x40800000),
  kLDRSW_x = UINT32_C(0x80800000),
  kLDRSB_w = UINT32_C(0x00C00000), kLDRSH_w = UINT32_C(0x40C00000),
  kSTR_b = UINT32_C(0x04000000), kSTR_h = UINT32_C(0x44000000),
  kSTR_s = UINT32_C(0x84000000), kSTR_d = UINT32_C(0xC4000000),
  kSTR_q = UINT32_C(0x04800000),
  kLDR_b = UINT32_C(0x04400000), kLDR_h = UINT32_C(0x44400000),
  kLDR_s = UINT32_C(0x84400000), kLDR_d = UINT32_C(0xC4400000),
  kLDR_q = UINT32_C(0x04C00000),
  kPRFM = UINT32_C(0xC0800000),
};

constexpr uint32_t kArm64LoadStoreOffsetFMask = UINT32_C(0x3B200C00);
enum class Arm64LoadStoreOffsetFixed : uint32_t {
  kUnscaledOffset = UINT32_C(0x38000000),
  kPostIndex = UINT32_C(0x38000400),
  kPreIndex = UINT32_C(0x38000C00),
  kRegisterOffset = UINT32_C(0x38200800),
};

constexpr uint32_t kArm64LoadStoreUnsignedOffsetFMask = UINT32_C(0x3B000000);
constexpr uint32_t kArm64LoadStoreUnsignedOffsetFixed = UINT32_C(0x39000000);

bool IsArm64LoadPrefetchStore(uint32_t instruction, bool& is_store_out);

//=============================================================================
// Exception Class
//=============================================================================

class Exception {
 public:
  enum class Code {
    kInvalidException = 0,
    kAccessViolation,
    kIllegalInstruction,
  };

  enum class AccessViolationOperation {
    kUnknown,
    kRead,
    kWrite,
  };

  void InitializeAccessViolation(HostThreadContext* thread_context, uint64_t fault_address,
                                 AccessViolationOperation operation) {
    code_ = Code::kAccessViolation;
    thread_context_ = thread_context;
    fault_address_ = fault_address;
    access_violation_operation_ = operation;
  }
  void InitializeIllegalInstruction(HostThreadContext* thread_context) {
    code_ = Code::kIllegalInstruction;
    thread_context_ = thread_context;
  }

  Code code() const { return code_; }
  HostThreadContext* thread_context() const { return thread_context_; }

  uint64_t pc() const {
#if REX_ARCH_AMD64
    return thread_context_->rip;
#elif REX_ARCH_ARM64
    return thread_context_->pc;
#else
    assert_always();
    return 0;
#endif
  }

  void set_resume_pc(uint64_t pc) {
#if REX_ARCH_AMD64
    thread_context_->rip = pc;
#elif REX_ARCH_ARM64
    thread_context_->pc = pc;
#else
    assert_always();
#endif
  }

#if REX_ARCH_AMD64
  uint64_t& ModifyIntRegister(uint32_t index) {
    assert_true(index <= 15);
    modified_int_registers_ |= UINT16_C(1) << index;
    return thread_context_->int_registers[index];
  }
  uint16_t modified_int_registers() const { return modified_int_registers_; }
  vec128_t& ModifyXmmRegister(uint32_t index) {
    assert_true(index <= 15);
    modified_xmm_registers_ |= UINT16_C(1) << index;
    return thread_context_->xmm_registers[index];
  }
  uint16_t modified_xmm_registers() const { return modified_xmm_registers_; }
#elif REX_ARCH_ARM64
  uint64_t& ModifyXRegister(uint32_t index) {
    assert_true(index <= 30);
    modified_x_registers_ |= UINT32_C(1) << index;
    return thread_context_->x[index];
  }
  uint32_t modified_x_registers() const { return modified_x_registers_; }
  vec128_t& ModifyVRegister(uint32_t index) {
    assert_true(index <= 31);
    modified_v_registers_ |= UINT32_C(1) << index;
    return thread_context_->v[index];
  }
  uint32_t modified_v_registers() const { return modified_v_registers_; }
#endif

  uint64_t fault_address() const { return fault_address_; }
  AccessViolationOperation access_violation_operation() const {
    return access_violation_operation_;
  }

 private:
  Code code_ = Code::kInvalidException;
  HostThreadContext* thread_context_ = nullptr;
#if REX_ARCH_AMD64
  uint16_t modified_int_registers_ = 0;
  uint16_t modified_xmm_registers_ = 0;
#elif REX_ARCH_ARM64
  uint32_t modified_x_registers_ = 0;
  uint32_t modified_v_registers_ = 0;
#endif
  uint64_t fault_address_ = 0;
  AccessViolationOperation access_violation_operation_ = AccessViolationOperation::kUnknown;
};

//=============================================================================
// Exception Handler
//=============================================================================

class ExceptionHandler {
 public:
  typedef bool (*Handler)(Exception* ex, void* data);

  static void Install(Handler fn, void* data);
  static void Uninstall(Handler fn, void* data);

  // Called when no installed Handler claims a fault, just before the process is
  // allowed to die on it. Lets a higher layer that knows about guest state
  // (which this one deliberately does not) print a report first. POSIX only -
  // on Windows an unclaimed access violation already unwinds the SEH chain into
  // the crash handler.
  typedef void (*UnhandledReporter)(uint64_t fault_address, uint64_t host_pc, bool is_write);

  static void SetUnhandledReporter(UnhandledReporter fn);
};

}  // namespace rex::arch
