#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 16 08:40:13 2024
# Process ID: 3102
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV
# Command line: vivado
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/vivado.log
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7027.402 ; gain = 35.043 ; free physical = 11154 ; free virtual = 32435
update_compile_order -fileset sources_1
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_CH1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_CH2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - reset
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sign
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - led_concat
Adding component instance block -- xilinx.com:module_ref:low_threshold:1.0 - low_threshold_0
Adding component instance block -- xilinx.com:module_ref:high_threshold:1.0 - high_threshold_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - skim
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - forward_skim
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - backward_skim
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - data_concat
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - low_threshold_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - high_threshold_1
Adding component instance block -- xilinx.com:module_ref:slow_clock_generator:1.0 - slow_clock_generator_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:module_ref:trigger_mossbauer:1.0 - forward_skim_1
Adding component instance block -- xilinx.com:module_ref:trigger_mossbauer:1.0 - back_skim
Adding component instance block -- xilinx.com:module_ref:rising32:1.0 - rising32_0
Adding component instance block -- xilinx.com:module_ref:adc_smooth_mossbauer:1.0 - adc_smooth_mossbauer_0
Successfully read diagram <system> from BD file </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 16 08:44:12 2024...
