Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/vigas/Apollo/Apollo_8 --output-directory=/home/vigas/Apollo/Apollo_8/InstrumentUnit --report-file=bsf:/home/vigas/Apollo/Apollo_8/InstrumentUnit/InstrumentUnit.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/vigas/Apollo/Apollo_8/InstrumentUnit.qsys --remove-qsys-generate-warning
Progress: Loading Apollo_8/InstrumentUnit.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 14.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding pll_0 [altera_pll 14.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: InstrumentUnit.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: InstrumentUnit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: InstrumentUnit.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: InstrumentUnit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: InstrumentUnit.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: InstrumentUnit.pll_0: Able to implement PLL with user settings
Warning: InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit.
Warning: InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: InstrumentUnit.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/vigas/Apollo/Apollo_8 --output-directory=/home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/vigas/Apollo/Apollo_8/InstrumentUnit/InstrumentUnit.html --report-file=sopcinfo:/home/vigas/Apollo/Apollo_8/InstrumentUnit.sopcinfo --report-file=cmp:/home/vigas/Apollo/Apollo_8/InstrumentUnit/InstrumentUnit.cmp --report-file=qip:/home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/InstrumentUnit.qip --report-file=svd:/home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/InstrumentUnit.svd --report-file=regmap:/home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/InstrumentUnit.regmap --report-file=xml:/home/vigas/Apollo/Apollo_8/InstrumentUnit/InstrumentUnit.xml --report-file=debuginfo:/home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/InstrumentUnit.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/vigas/Apollo/Apollo_8/InstrumentUnit.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading Apollo_8/InstrumentUnit.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 14.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding pll_0 [altera_pll 14.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: InstrumentUnit.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: InstrumentUnit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: InstrumentUnit.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: InstrumentUnit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: InstrumentUnit.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: InstrumentUnit.pll_0: Able to implement PLL with user settings
Warning: InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit.
Warning: InstrumentUnit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: InstrumentUnit.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: InstrumentUnit: Generating InstrumentUnit "InstrumentUnit" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_0 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "InstrumentUnit" instantiated altera_hps "hps_0"
Info: mem_if_ddr3_emif_0: "InstrumentUnit" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: pll_0: "InstrumentUnit" instantiated altera_pll "pll_0"
Info: mm_interconnect_0: "InstrumentUnit" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "InstrumentUnit" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the InstrumentUnit_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_memory_controller "c0"
Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mem_if_ddr3_emif_0_avl_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mem_if_ddr3_emif_0_avl_0_translator"
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_merlin_slave_translator.sv
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: mem_if_ddr3_emif_0_avl_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mem_if_ddr3_emif_0_avl_0_agent"
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mem_if_ddr3_emif_0_avl_0_agent_rsp_fifo"
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: mem_if_ddr3_emif_0_avl_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mem_if_ddr3_emif_0_avl_0_burst_adapter"
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Info: Reusing file /home/vigas/Apollo/Apollo_8/InstrumentUnit/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Info: InstrumentUnit: Done "InstrumentUnit" with 26 modules, 132 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
